//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.2.01Beta"
//Wed Dec 01 07:09:47 2021

//Source file index table:
//file0 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_channel_mixer.v"
//file1 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_channel_volume.v"
//file2 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_core.v"
//file3 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_ram.v"
//file4 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_register.v"
//file5 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_for_cartridge.v"
//file6 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_selector.v"
//file7 "\C:/Users/hra/Documents/github/wave_table_sound/rtl_scc/scc_tone_generator_5ch.v"
`timescale 100 ps/100 ps
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  (\ff_active[1] ,\ff_frequency_count_a[11] ,\ff_frequency_count_b[11] ,\ff_active[0] ,\ff_frequency_count_c[11] ,\ff_frequency_count_d[11] ,\ff_frequency_count_a[10] ,\ff_frequency_count_b[10] ,\ff_frequency_count_c[10] ,\ff_frequency_count_d[10] ,\ff_frequency_count_a[9] ,\ff_frequency_count_b[9] ,\ff_frequency_count_c[9] ,\ff_frequency_count_d[9] ,\ff_frequency_count_a[8] ,\ff_frequency_count_b[8] ,\ff_frequency_count_c[8] ,\ff_frequency_count_d[8] ,\ff_frequency_count_a[7] ,\ff_frequency_count_b[7] ,\ff_frequency_count_c[7] ,\ff_frequency_count_d[7] ,\ff_frequency_count_a[6] ,\ff_frequency_count_b[6] ,\ff_frequency_count_c[6] ,\ff_frequency_count_d[6] ,\ff_frequency_count_a[5] ,\ff_frequency_count_b[5] ,\ff_frequency_count_c[5] ,\ff_frequency_count_d[5] ,\ff_frequency_count_a[4] ,\ff_frequency_count_b[4] ,\ff_frequency_count_c[4] ,\ff_frequency_count_d[4] ,\ff_frequency_count_a[3] ,\ff_frequency_count_b[3] ,\ff_frequency_count_c[3] ,\ff_frequency_count_d[3] ,\ff_frequency_count_a[2] ,\ff_frequency_count_b[2] ,\ff_frequency_count_c[2] ,\ff_frequency_count_d[2] ,\ff_frequency_count_a[1] ,\ff_frequency_count_b[1] ,\ff_frequency_count_c[1] ,\ff_frequency_count_d[1] ,\ff_frequency_count_a[0] ,\ff_frequency_count_b[0] ,\ff_frequency_count_c[0] ,\ff_frequency_count_d[0] ,n3_25_0,n3_27_1,n3_29_2,n3_31_3,n3_33_4,n3_35_5,n3_37_6,n3_39_7,n3_41_8,n3_43_9,n3_45_10,n3_47);
input \ff_active[1] ;
input \ff_frequency_count_a[11] ;
input \ff_frequency_count_b[11] ;
input \ff_active[0] ;
input \ff_frequency_count_c[11] ;
input \ff_frequency_count_d[11] ;
input \ff_frequency_count_a[10] ;
input \ff_frequency_count_b[10] ;
input \ff_frequency_count_c[10] ;
input \ff_frequency_count_d[10] ;
input \ff_frequency_count_a[9] ;
input \ff_frequency_count_b[9] ;
input \ff_frequency_count_c[9] ;
input \ff_frequency_count_d[9] ;
input \ff_frequency_count_a[8] ;
input \ff_frequency_count_b[8] ;
input \ff_frequency_count_c[8] ;
input \ff_frequency_count_d[8] ;
input \ff_frequency_count_a[7] ;
input \ff_frequency_count_b[7] ;
input \ff_frequency_count_c[7] ;
input \ff_frequency_count_d[7] ;
input \ff_frequency_count_a[6] ;
input \ff_frequency_count_b[6] ;
input \ff_frequency_count_c[6] ;
input \ff_frequency_count_d[6] ;
input \ff_frequency_count_a[5] ;
input \ff_frequency_count_b[5] ;
input \ff_frequency_count_c[5] ;
input \ff_frequency_count_d[5] ;
input \ff_frequency_count_a[4] ;
input \ff_frequency_count_b[4] ;
input \ff_frequency_count_c[4] ;
input \ff_frequency_count_d[4] ;
input \ff_frequency_count_a[3] ;
input \ff_frequency_count_b[3] ;
input \ff_frequency_count_c[3] ;
input \ff_frequency_count_d[3] ;
input \ff_frequency_count_a[2] ;
input \ff_frequency_count_b[2] ;
input \ff_frequency_count_c[2] ;
input \ff_frequency_count_d[2] ;
input \ff_frequency_count_a[1] ;
input \ff_frequency_count_b[1] ;
input \ff_frequency_count_c[1] ;
input \ff_frequency_count_d[1] ;
input \ff_frequency_count_a[0] ;
input \ff_frequency_count_b[0] ;
input \ff_frequency_count_c[0] ;
input \ff_frequency_count_d[0] ;
output n3_25_0;
output n3_27_1;
output n3_29_2;
output n3_31_3;
output n3_33_4;
output n3_35_5;
output n3_37_6;
output n3_39_7;
output n3_41_8;
output n3_43_9;
output n3_45_10;
output n3_47;
wire n3_25_0;
wire n3_27_1;
wire n3_29_2;
wire n3_31_3;
wire n3_33_4;
wire n3_35_5;
wire n3_37_6;
wire n3_39_7;
wire n3_41_8;
wire n3_43_9;
wire n3_45_10;
wire n3_47;
wire n1;
wire n2;
wire n1_29;
wire n2_27;
wire n1_31;
wire n2_29;
wire n1_33;
wire n2_31;
wire n1_35;
wire n2_33;
wire n1_37;
wire n2_35;
wire n1_39;
wire n2_37;
wire n1_41;
wire n2_39;
wire n1_43;
wire n2_41;
wire n1_45;
wire n2_43;
wire n1_47;
wire n2_45;
wire n1_49;
wire n2_47;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4949 (
.I0(n1),
.I1(n2),
.S0(\ff_active[1] ),
.O(n3_25_0) 
);
MUX2_LUT5 n3_ins4950 (
.I0(n1_29),
.I1(n2_27),
.S0(\ff_active[1] ),
.O(n3_27_1) 
);
MUX2_LUT5 n3_ins4951 (
.I0(n1_31),
.I1(n2_29),
.S0(\ff_active[1] ),
.O(n3_29_2) 
);
MUX2_LUT5 n3_ins4952 (
.I0(n1_33),
.I1(n2_31),
.S0(\ff_active[1] ),
.O(n3_31_3) 
);
MUX2_LUT5 n3_ins4953 (
.I0(n1_35),
.I1(n2_33),
.S0(\ff_active[1] ),
.O(n3_33_4) 
);
MUX2_LUT5 n3_ins4954 (
.I0(n1_37),
.I1(n2_35),
.S0(\ff_active[1] ),
.O(n3_35_5) 
);
MUX2_LUT5 n3_ins4955 (
.I0(n1_39),
.I1(n2_37),
.S0(\ff_active[1] ),
.O(n3_37_6) 
);
MUX2_LUT5 n3_ins4956 (
.I0(n1_41),
.I1(n2_39),
.S0(\ff_active[1] ),
.O(n3_39_7) 
);
MUX2_LUT5 n3_ins4957 (
.I0(n1_43),
.I1(n2_41),
.S0(\ff_active[1] ),
.O(n3_41_8) 
);
MUX2_LUT5 n3_ins4958 (
.I0(n1_45),
.I1(n2_43),
.S0(\ff_active[1] ),
.O(n3_43_9) 
);
MUX2_LUT5 n3_ins4959 (
.I0(n1_47),
.I1(n2_45),
.S0(\ff_active[1] ),
.O(n3_45_10) 
);
MUX2_LUT5 n3_ins4960 (
.I0(n1_49),
.I1(n2_47),
.S0(\ff_active[1] ),
.O(n3_47) 
);
LUT3 n1_ins5011 (
.I0(\ff_frequency_count_a[11] ),
.I1(\ff_frequency_count_b[11] ),
.I2(\ff_active[0] ),
.F(n1) 
);
defparam n1_ins5011.INIT=8'hCA;
LUT3 n2_ins5012 (
.I0(\ff_frequency_count_c[11] ),
.I1(\ff_frequency_count_d[11] ),
.I2(\ff_active[0] ),
.F(n2) 
);
defparam n2_ins5012.INIT=8'hCA;
LUT3 n1_ins5013 (
.I0(\ff_frequency_count_a[10] ),
.I1(\ff_frequency_count_b[10] ),
.I2(\ff_active[0] ),
.F(n1_29) 
);
defparam n1_ins5013.INIT=8'hCA;
LUT3 n2_ins5014 (
.I0(\ff_frequency_count_c[10] ),
.I1(\ff_frequency_count_d[10] ),
.I2(\ff_active[0] ),
.F(n2_27) 
);
defparam n2_ins5014.INIT=8'hCA;
LUT3 n1_ins5015 (
.I0(\ff_frequency_count_a[9] ),
.I1(\ff_frequency_count_b[9] ),
.I2(\ff_active[0] ),
.F(n1_31) 
);
defparam n1_ins5015.INIT=8'hCA;
LUT3 n2_ins5016 (
.I0(\ff_frequency_count_c[9] ),
.I1(\ff_frequency_count_d[9] ),
.I2(\ff_active[0] ),
.F(n2_29) 
);
defparam n2_ins5016.INIT=8'hCA;
LUT3 n1_ins5017 (
.I0(\ff_frequency_count_a[8] ),
.I1(\ff_frequency_count_b[8] ),
.I2(\ff_active[0] ),
.F(n1_33) 
);
defparam n1_ins5017.INIT=8'hCA;
LUT3 n2_ins5018 (
.I0(\ff_frequency_count_c[8] ),
.I1(\ff_frequency_count_d[8] ),
.I2(\ff_active[0] ),
.F(n2_31) 
);
defparam n2_ins5018.INIT=8'hCA;
LUT3 n1_ins5019 (
.I0(\ff_frequency_count_a[7] ),
.I1(\ff_frequency_count_b[7] ),
.I2(\ff_active[0] ),
.F(n1_35) 
);
defparam n1_ins5019.INIT=8'hCA;
LUT3 n2_ins5020 (
.I0(\ff_frequency_count_c[7] ),
.I1(\ff_frequency_count_d[7] ),
.I2(\ff_active[0] ),
.F(n2_33) 
);
defparam n2_ins5020.INIT=8'hCA;
LUT3 n1_ins5021 (
.I0(\ff_frequency_count_a[6] ),
.I1(\ff_frequency_count_b[6] ),
.I2(\ff_active[0] ),
.F(n1_37) 
);
defparam n1_ins5021.INIT=8'hCA;
LUT3 n2_ins5022 (
.I0(\ff_frequency_count_c[6] ),
.I1(\ff_frequency_count_d[6] ),
.I2(\ff_active[0] ),
.F(n2_35) 
);
defparam n2_ins5022.INIT=8'hCA;
LUT3 n1_ins5023 (
.I0(\ff_frequency_count_a[5] ),
.I1(\ff_frequency_count_b[5] ),
.I2(\ff_active[0] ),
.F(n1_39) 
);
defparam n1_ins5023.INIT=8'hCA;
LUT3 n2_ins5024 (
.I0(\ff_frequency_count_c[5] ),
.I1(\ff_frequency_count_d[5] ),
.I2(\ff_active[0] ),
.F(n2_37) 
);
defparam n2_ins5024.INIT=8'hCA;
LUT3 n1_ins5025 (
.I0(\ff_frequency_count_a[4] ),
.I1(\ff_frequency_count_b[4] ),
.I2(\ff_active[0] ),
.F(n1_41) 
);
defparam n1_ins5025.INIT=8'hCA;
LUT3 n2_ins5026 (
.I0(\ff_frequency_count_c[4] ),
.I1(\ff_frequency_count_d[4] ),
.I2(\ff_active[0] ),
.F(n2_39) 
);
defparam n2_ins5026.INIT=8'hCA;
LUT3 n1_ins5027 (
.I0(\ff_frequency_count_a[3] ),
.I1(\ff_frequency_count_b[3] ),
.I2(\ff_active[0] ),
.F(n1_43) 
);
defparam n1_ins5027.INIT=8'hCA;
LUT3 n2_ins5028 (
.I0(\ff_frequency_count_c[3] ),
.I1(\ff_frequency_count_d[3] ),
.I2(\ff_active[0] ),
.F(n2_41) 
);
defparam n2_ins5028.INIT=8'hCA;
LUT3 n1_ins5029 (
.I0(\ff_frequency_count_a[2] ),
.I1(\ff_frequency_count_b[2] ),
.I2(\ff_active[0] ),
.F(n1_45) 
);
defparam n1_ins5029.INIT=8'hCA;
LUT3 n2_ins5030 (
.I0(\ff_frequency_count_c[2] ),
.I1(\ff_frequency_count_d[2] ),
.I2(\ff_active[0] ),
.F(n2_43) 
);
defparam n2_ins5030.INIT=8'hCA;
LUT3 n1_ins5031 (
.I0(\ff_frequency_count_a[1] ),
.I1(\ff_frequency_count_b[1] ),
.I2(\ff_active[0] ),
.F(n1_47) 
);
defparam n1_ins5031.INIT=8'hCA;
LUT3 n2_ins5032 (
.I0(\ff_frequency_count_c[1] ),
.I1(\ff_frequency_count_d[1] ),
.I2(\ff_active[0] ),
.F(n2_45) 
);
defparam n2_ins5032.INIT=8'hCA;
LUT3 n1_ins5033 (
.I0(\ff_frequency_count_a[0] ),
.I1(\ff_frequency_count_b[0] ),
.I2(\ff_active[0] ),
.F(n1_49) 
);
defparam n1_ins5033.INIT=8'hCA;
LUT3 n2_ins5034 (
.I0(\ff_frequency_count_c[0] ),
.I1(\ff_frequency_count_d[0] ),
.I2(\ff_active[0] ),
.F(n2_47) 
);
defparam n2_ins5034.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  (\ff_active[1] ,\ff_wave_address_a[4] ,\ff_wave_address_b[4] ,\ff_active[0] ,\ff_wave_address_c[4] ,\ff_wave_address_d[4] ,\ff_wave_address_a[3]_5 ,\ff_wave_address_b[3] ,\ff_wave_address_c[3] ,\ff_wave_address_d[3] ,\ff_wave_address_a[2] ,\ff_wave_address_b[2] ,\ff_wave_address_c[2] ,\ff_wave_address_d[2] ,\ff_wave_address_a[1] ,\ff_wave_address_b[1] ,\ff_wave_address_c[1] ,\ff_wave_address_d[1] ,\ff_wave_address_a[0] ,\ff_wave_address_b[0] ,\ff_wave_address_c[0] ,\ff_wave_address_d[0] ,n3_11,n3_13,n3_15,n3_17,n3_19);
input \ff_active[1] ;
input \ff_wave_address_a[4] ;
input \ff_wave_address_b[4] ;
input \ff_active[0] ;
input \ff_wave_address_c[4] ;
input \ff_wave_address_d[4] ;
input \ff_wave_address_a[3]_5 ;
input \ff_wave_address_b[3] ;
input \ff_wave_address_c[3] ;
input \ff_wave_address_d[3] ;
input \ff_wave_address_a[2] ;
input \ff_wave_address_b[2] ;
input \ff_wave_address_c[2] ;
input \ff_wave_address_d[2] ;
input \ff_wave_address_a[1] ;
input \ff_wave_address_b[1] ;
input \ff_wave_address_c[1] ;
input \ff_wave_address_d[1] ;
input \ff_wave_address_a[0] ;
input \ff_wave_address_b[0] ;
input \ff_wave_address_c[0] ;
input \ff_wave_address_d[0] ;
output n3_11;
output n3_13;
output n3_15;
output n3_17;
output n3_19;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire n1_13;
wire n2_11;
wire n1_15;
wire n2_13;
wire n1_17;
wire n2_15;
wire n1_19;
wire n2_17;
wire n1_21;
wire n2_19;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4973 (
.I0(n1_13),
.I1(n2_11),
.S0(\ff_active[1] ),
.O(n3_11) 
);
MUX2_LUT5 n3_ins4974 (
.I0(n1_15),
.I1(n2_13),
.S0(\ff_active[1] ),
.O(n3_13) 
);
MUX2_LUT5 n3_ins4975 (
.I0(n1_17),
.I1(n2_15),
.S0(\ff_active[1] ),
.O(n3_15) 
);
MUX2_LUT5 n3_ins4976 (
.I0(n1_19),
.I1(n2_17),
.S0(\ff_active[1] ),
.O(n3_17) 
);
MUX2_LUT5 n3_ins4977 (
.I0(n1_21),
.I1(n2_19),
.S0(\ff_active[1] ),
.O(n3_19) 
);
LUT3 n1_ins5001 (
.I0(\ff_wave_address_a[4] ),
.I1(\ff_wave_address_b[4] ),
.I2(\ff_active[0] ),
.F(n1_13) 
);
defparam n1_ins5001.INIT=8'hCA;
LUT3 n2_ins5002 (
.I0(\ff_wave_address_c[4] ),
.I1(\ff_wave_address_d[4] ),
.I2(\ff_active[0] ),
.F(n2_11) 
);
defparam n2_ins5002.INIT=8'hCA;
LUT3 n1_ins5003 (
.I0(\ff_wave_address_a[3]_5 ),
.I1(\ff_wave_address_b[3] ),
.I2(\ff_active[0] ),
.F(n1_15) 
);
defparam n1_ins5003.INIT=8'hCA;
LUT3 n2_ins5004 (
.I0(\ff_wave_address_c[3] ),
.I1(\ff_wave_address_d[3] ),
.I2(\ff_active[0] ),
.F(n2_13) 
);
defparam n2_ins5004.INIT=8'hCA;
LUT3 n1_ins5005 (
.I0(\ff_wave_address_a[2] ),
.I1(\ff_wave_address_b[2] ),
.I2(\ff_active[0] ),
.F(n1_17) 
);
defparam n1_ins5005.INIT=8'hCA;
LUT3 n2_ins5006 (
.I0(\ff_wave_address_c[2] ),
.I1(\ff_wave_address_d[2] ),
.I2(\ff_active[0] ),
.F(n2_15) 
);
defparam n2_ins5006.INIT=8'hCA;
LUT3 n1_ins5007 (
.I0(\ff_wave_address_a[1] ),
.I1(\ff_wave_address_b[1] ),
.I2(\ff_active[0] ),
.F(n1_19) 
);
defparam n1_ins5007.INIT=8'hCA;
LUT3 n2_ins5008 (
.I0(\ff_wave_address_c[1] ),
.I1(\ff_wave_address_d[1] ),
.I2(\ff_active[0] ),
.F(n2_17) 
);
defparam n2_ins5008.INIT=8'hCA;
LUT3 n1_ins5009 (
.I0(\ff_wave_address_a[0] ),
.I1(\ff_wave_address_b[0] ),
.I2(\ff_active[0] ),
.F(n1_21) 
);
defparam n1_ins5009.INIT=8'hCA;
LUT3 n2_ins5010 (
.I0(\ff_wave_address_c[0] ),
.I1(\ff_wave_address_d[0] ),
.I2(\ff_active[0] ),
.F(n2_19) 
);
defparam n2_ins5010.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0  (clk_3,n42,\ff_active[0] ,\ff_active[2] ,ff_wave_reset,n964_7,\ff_reg_frequency_count_e0[0] ,n3,\ff_reg_frequency_count_e0[1] ,n3_45,\ff_reg_frequency_count_e0[2] ,n3_43,\ff_reg_frequency_count_e0[3] ,n3_41,\ff_reg_frequency_count_e0[4] ,n3_39,\w_sram_a0[4] ,\w_sram_a0[0] ,\w_sram_a0[1] ,\w_sram_a0[2] ,\w_sram_a0[3] ,n940_7,n952_7,n891,\ff_active[1] ,n940,n952,n964,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[9] ,n891_13,n891_9,n3_33,n3_35,n3_37,n3_25,n3_27,n3_29,n3_31,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e0[5] ,reg_scci_enable,\reg_bank3[7] ,n111_9,slot_a_13,slot_a_5,slot_a_7,slot_a_15,slot_a_17,n111,slot_a_9,slot_a_11,n145,n283,\ff_wave_address_e[4] ,\ff_wave_address_e[3] ,\ff_wave_address_e[2] ,\ff_wave_address_e[1] ,\ff_wave_address_e[0] ,n553,\ff_wave_address_a[3] ,n563,n553_9,n563_11,n563_13,n563_15,n553_11,wave_update,n3_11,n3_13,n3_15,n3_17,n3_19);
input clk_3;
input n42;
input \ff_active[0] ;
input \ff_active[2] ;
input ff_wave_reset;
input n964_7;
input \ff_reg_frequency_count_e0[0] ;
input n3;
input \ff_reg_frequency_count_e0[1] ;
input n3_45;
input \ff_reg_frequency_count_e0[2] ;
input n3_43;
input \ff_reg_frequency_count_e0[3] ;
input n3_41;
input \ff_reg_frequency_count_e0[4] ;
input n3_39;
input \w_sram_a0[4] ;
input \w_sram_a0[0] ;
input \w_sram_a0[1] ;
input \w_sram_a0[2] ;
input \w_sram_a0[3] ;
input n940_7;
input n952_7;
input n891;
input \ff_active[1] ;
input n940;
input n952;
input n964;
input \ff_reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e0[9] ;
input n891_13;
input n891_9;
input n3_33;
input n3_35;
input n3_37;
input n3_25;
input n3_27;
input n3_29;
input n3_31;
input \ff_reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e0[6] ;
input \ff_reg_frequency_count_e0[5] ;
input reg_scci_enable;
input \reg_bank3[7] ;
input n111_9;
input slot_a_13;
input slot_a_5;
input slot_a_7;
input slot_a_15;
input slot_a_17;
input n111;
input slot_a_9;
input slot_a_11;
input n145;
input n283;
output \ff_wave_address_e[4] ;
output \ff_wave_address_e[3] ;
output \ff_wave_address_e[2] ;
output \ff_wave_address_e[1] ;
output \ff_wave_address_e[0] ;
output n553;
output \ff_wave_address_a[3] ;
output n563;
output n553_9;
output n563_11;
output n563_13;
output n563_15;
output n553_11;
output wave_update;
output n3_11;
output n3_13;
output n3_15;
output n3_17;
output n3_19;
wire \ff_error_count_d[4] ;
wire \ff_error_count_d[3] ;
wire \ff_error_count_d[2] ;
wire \ff_error_count_d[1] ;
wire \ff_error_count_d[0] ;
wire \ff_error_count_e[4] ;
wire \ff_error_count_e[3] ;
wire \ff_error_count_e[2] ;
wire \ff_error_count_e[1] ;
wire \ff_error_count_e[0] ;
wire \ff_wave_address_a[3]_5 ;
wire \ff_wave_address_a[2] ;
wire \ff_wave_address_a[1] ;
wire \ff_wave_address_a[0] ;
wire \ff_frequency_count_a[11] ;
wire \ff_frequency_count_a[10] ;
wire \ff_frequency_count_a[9] ;
wire \ff_frequency_count_a[8] ;
wire \ff_frequency_count_a[7] ;
wire \ff_frequency_count_a[6] ;
wire \ff_frequency_count_a[5] ;
wire \ff_frequency_count_a[4] ;
wire \ff_frequency_count_a[3] ;
wire \ff_frequency_count_a[2] ;
wire \ff_frequency_count_a[1] ;
wire \ff_frequency_count_a[0] ;
wire \ff_wave_address_b[4] ;
wire \ff_wave_address_b[3] ;
wire \ff_wave_address_b[2] ;
wire \ff_wave_address_b[1] ;
wire \ff_wave_address_b[0] ;
wire \ff_frequency_count_b[11] ;
wire \ff_frequency_count_b[10] ;
wire \ff_frequency_count_b[9] ;
wire \ff_frequency_count_b[8] ;
wire \ff_frequency_count_b[7] ;
wire \ff_frequency_count_b[6] ;
wire \ff_frequency_count_b[5] ;
wire \ff_frequency_count_b[4] ;
wire \ff_frequency_count_b[3] ;
wire \ff_frequency_count_b[2] ;
wire \ff_frequency_count_b[1] ;
wire \ff_frequency_count_b[0] ;
wire \ff_wave_address_c[4] ;
wire \ff_wave_address_c[3] ;
wire \ff_wave_address_c[2] ;
wire \ff_wave_address_c[1] ;
wire \ff_wave_address_c[0] ;
wire \ff_frequency_count_c[11] ;
wire \ff_frequency_count_c[10] ;
wire \ff_frequency_count_c[9] ;
wire \ff_frequency_count_c[8] ;
wire \ff_frequency_count_c[7] ;
wire \ff_frequency_count_c[6] ;
wire \ff_frequency_count_c[5] ;
wire \ff_frequency_count_c[4] ;
wire \ff_frequency_count_c[3] ;
wire \ff_frequency_count_c[2] ;
wire \ff_frequency_count_c[1] ;
wire \ff_frequency_count_c[0] ;
wire \ff_wave_address_d[4] ;
wire \ff_wave_address_d[3] ;
wire \ff_wave_address_d[2] ;
wire \ff_wave_address_d[1] ;
wire \ff_wave_address_d[0] ;
wire \ff_frequency_count_d[11] ;
wire \ff_frequency_count_d[10] ;
wire \ff_frequency_count_d[9] ;
wire \ff_frequency_count_d[8] ;
wire \ff_frequency_count_d[7] ;
wire \ff_frequency_count_d[6] ;
wire \ff_frequency_count_d[5] ;
wire \ff_frequency_count_d[4] ;
wire \ff_frequency_count_d[3] ;
wire \ff_frequency_count_d[2] ;
wire \ff_frequency_count_d[1] ;
wire \ff_frequency_count_d[0] ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire \ff_frequency_count_e[11] ;
wire \ff_frequency_count_e[10] ;
wire \ff_frequency_count_e[9] ;
wire \ff_frequency_count_e[8] ;
wire \ff_frequency_count_e[7] ;
wire \ff_frequency_count_e[6] ;
wire \ff_frequency_count_e[5] ;
wire \ff_frequency_count_e[4] ;
wire \ff_frequency_count_e[3] ;
wire \ff_frequency_count_e[2] ;
wire \ff_frequency_count_e[1] ;
wire \ff_frequency_count_e[0] ;
wire \ff_wave_address_a[4] ;
wire n95_1_1;
wire n95_1_0_COUT;
wire n94_1_1;
wire n94_1_0_COUT;
wire n93_1_1;
wire n93_1_0_COUT;
wire n92_1_1;
wire n92_1_0_COUT;
wire n91_1_1;
wire n91_1_0_COUT;
wire \w_error_count[4] ;
wire \w_error_count[3] ;
wire \w_error_count[2] ;
wire \w_error_count[1] ;
wire \w_error_count[0] ;
wire \w_next_error_count[4] ;
wire \w_next_error_count[3] ;
wire \w_next_error_count[2] ;
wire \w_next_error_count[1] ;
wire \w_next_error_count[0] ;
wire \ff_wave_address_a[3]_13 ;
wire n95_1;
wire n94_1;
wire n93_1;
wire n92_1;
wire n91_1;
wire n125;
wire n387;
wire n386;
wire n385;
wire n384;
wire n310;
wire n309;
wire n308;
wire n307;
wire n249;
wire n248;
wire n247;
wire n246;
wire n188;
wire n187;
wire n186;
wire n185;
wire n128;
wire n127;
wire n126;
wire n403;
wire n402;
wire n401;
wire n400;
wire n399;
wire n397;
wire n327;
wire n326;
wire n325;
wire n324;
wire n323;
wire n321;
wire n265;
wire n264;
wire n263;
wire n262;
wire n261;
wire n259;
wire n204;
wire n203;
wire n202;
wire n201;
wire n200;
wire n198;
wire n143;
wire n142;
wire n141;
wire n140;
wire n139;
wire n137;
wire \w_next_error_count[4]_5 ;
wire wave_update_7;
wire wave_update_9;
wire n563_5;
wire n563_7;
wire n553_5;
wire n553;
wire \ff_wave_address_a[3] ;
wire n386_7;
wire n407_7;
wire n406_7;
wire n405_7;
wire n403_9;
wire n401_7;
wire n397_7;
wire n327_7;
wire n265_7;
wire n204_7;
wire n143_7;
wire \w_next_error_count[4]_7 ;
wire \w_next_error_count[4]_9 ;
wire wave_update_11;
wire wave_update_13;
wire wave_update_15;
wire wave_update_17;
wire n563;
wire n553_9;
wire n405_9;
wire n405_11;
wire n404_9;
wire n404_11;
wire n403_11;
wire n402_9;
wire n402_11;
wire n401_11;
wire n400_9;
wire n400_11;
wire n399_9;
wire n399_11;
wire n398_9;
wire n397_9;
wire n396_9;
wire n396_11;
wire \w_next_error_count[4]_11 ;
wire \w_next_error_count[4]_13 ;
wire \w_next_error_count[4]_15 ;
wire wave_update_19;
wire wave_update_21;
wire wave_update_23;
wire wave_update_25;
wire n563_11;
wire n563_13;
wire n563_15;
wire n553_11;
wire n405_13;
wire n399_13;
wire wave_update_27;
wire wave_update_29;
wire wave_update_31;
wire wave_update_33;
wire wave_update_35;
wire wave_update_37;
wire wave_update_39;
wire wave_update_41;
wire wave_update_43;
wire wave_update_45;
wire wave_update_47;
wire wave_update_49;
wire wave_update_51;
wire wave_update_53;
wire wave_update;
wire \ff_wave_address_b[4]_15 ;
wire n404;
wire n405;
wire n406;
wire n407;
wire n388;
wire \ff_wave_address_e[4]_15 ;
wire \ff_wave_address_e[4]_17 ;
wire n563_17;
wire n406_13;
wire n328;
wire n329;
wire n330;
wire n331;
wire n311;
wire \ff_wave_address_d[4]_15 ;
wire \ff_wave_address_d[4]_17 ;
wire n553_13;
wire \ff_wave_address_c[4]_15 ;
wire n266;
wire n267;
wire n268;
wire n269;
wire n250;
wire \ff_wave_address_c[4]_17 ;
wire n205;
wire n206;
wire n207;
wire n208;
wire n189;
wire \ff_wave_address_b[4]_17 ;
wire n144;
wire n145_7;
wire n146;
wire n147;
wire n129;
wire \ff_wave_address_a[3]_17 ;
wire n385_9;
wire n125_9;
wire n138;
wire n199;
wire n260;
wire n322;
wire n398;
wire n136;
wire n197;
wire n258;
wire n320;
wire n396;
wire n400_13;
wire n403_13;
wire n404_15;
wire n401_13;
wire n402_13;
wire n399_15;
wire n3_25_0;
wire n3_27_1;
wire n3_29_2;
wire n3_31_3;
wire n3_33_4;
wire n3_35_5;
wire n3_37_6;
wire n3_39_7;
wire n3_41_8;
wire n3_43_9;
wire n3_45_10;
wire n3_47;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire VCC;
wire GND;
DFFCE \ff_error_count_d[4]_ins3944  (
.D(\w_next_error_count[4] ),
.CLK(clk_3),
.CE(n553_13),
.CLEAR(n42),
.Q(\ff_error_count_d[4] ) 
);
DFFCE \ff_error_count_d[3]_ins3945  (
.D(\w_next_error_count[3] ),
.CLK(clk_3),
.CE(n553_13),
.CLEAR(n42),
.Q(\ff_error_count_d[3] ) 
);
DFFCE \ff_error_count_d[2]_ins3946  (
.D(\w_next_error_count[2] ),
.CLK(clk_3),
.CE(n553_13),
.CLEAR(n42),
.Q(\ff_error_count_d[2] ) 
);
DFFCE \ff_error_count_d[1]_ins3947  (
.D(\w_next_error_count[1] ),
.CLK(clk_3),
.CE(n553_13),
.CLEAR(n42),
.Q(\ff_error_count_d[1] ) 
);
DFFCE \ff_error_count_d[0]_ins3948  (
.D(\w_next_error_count[0] ),
.CLK(clk_3),
.CE(n553_13),
.CLEAR(n42),
.Q(\ff_error_count_d[0] ) 
);
DFFCE \ff_error_count_e[4]_ins3966  (
.D(\w_next_error_count[4] ),
.CLK(clk_3),
.CE(n563_17),
.CLEAR(n42),
.Q(\ff_error_count_e[4] ) 
);
DFFCE \ff_error_count_e[3]_ins3967  (
.D(\w_next_error_count[3] ),
.CLK(clk_3),
.CE(n563_17),
.CLEAR(n42),
.Q(\ff_error_count_e[3] ) 
);
DFFCE \ff_error_count_e[2]_ins3968  (
.D(\w_next_error_count[2] ),
.CLK(clk_3),
.CE(n563_17),
.CLEAR(n42),
.Q(\ff_error_count_e[2] ) 
);
DFFCE \ff_error_count_e[1]_ins3969  (
.D(\w_next_error_count[1] ),
.CLK(clk_3),
.CE(n563_17),
.CLEAR(n42),
.Q(\ff_error_count_e[1] ) 
);
DFFCE \ff_error_count_e[0]_ins3970  (
.D(\w_next_error_count[0] ),
.CLK(clk_3),
.CE(n563_17),
.CLEAR(n42),
.Q(\ff_error_count_e[0] ) 
);
DFFCE \ff_wave_address_a[3]_ins4160  (
.D(n126),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[3]_5 ) 
);
defparam \ff_wave_address_a[3]_ins4160 .INIT=1'b0;
DFFCE \ff_wave_address_a[2]_ins4163  (
.D(n127),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[2] ) 
);
defparam \ff_wave_address_a[2]_ins4163 .INIT=1'b0;
DFFCE \ff_wave_address_a[1]_ins4166  (
.D(n128),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[1] ) 
);
defparam \ff_wave_address_a[1]_ins4166 .INIT=1'b0;
DFFCE \ff_wave_address_a[0]_ins4169  (
.D(n129),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[0] ) 
);
defparam \ff_wave_address_a[0]_ins4169 .INIT=1'b0;
DFFCE \ff_frequency_count_a[11]_ins4172  (
.D(n136),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[11] ) 
);
defparam \ff_frequency_count_a[11]_ins4172 .INIT=1'b0;
DFFCE \ff_frequency_count_a[10]_ins4175  (
.D(n137),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[10] ) 
);
defparam \ff_frequency_count_a[10]_ins4175 .INIT=1'b0;
DFFCE \ff_frequency_count_a[9]_ins4178  (
.D(n138),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[9] ) 
);
defparam \ff_frequency_count_a[9]_ins4178 .INIT=1'b0;
DFFCE \ff_frequency_count_a[8]_ins4181  (
.D(n139),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[8] ) 
);
defparam \ff_frequency_count_a[8]_ins4181 .INIT=1'b0;
DFFCE \ff_frequency_count_a[7]_ins4184  (
.D(n140),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[7] ) 
);
defparam \ff_frequency_count_a[7]_ins4184 .INIT=1'b0;
DFFCE \ff_frequency_count_a[6]_ins4187  (
.D(n141),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[6] ) 
);
defparam \ff_frequency_count_a[6]_ins4187 .INIT=1'b0;
DFFCE \ff_frequency_count_a[5]_ins4190  (
.D(n142),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[5] ) 
);
defparam \ff_frequency_count_a[5]_ins4190 .INIT=1'b0;
DFFCE \ff_frequency_count_a[4]_ins4193  (
.D(n143),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[4] ) 
);
defparam \ff_frequency_count_a[4]_ins4193 .INIT=1'b0;
DFFCE \ff_frequency_count_a[3]_ins4196  (
.D(n144),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[3] ) 
);
defparam \ff_frequency_count_a[3]_ins4196 .INIT=1'b0;
DFFCE \ff_frequency_count_a[2]_ins4199  (
.D(n145_7),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[2] ) 
);
defparam \ff_frequency_count_a[2]_ins4199 .INIT=1'b0;
DFFCE \ff_frequency_count_a[1]_ins4202  (
.D(n146),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[1] ) 
);
defparam \ff_frequency_count_a[1]_ins4202 .INIT=1'b0;
DFFCE \ff_frequency_count_a[0]_ins4205  (
.D(n147),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_a[0] ) 
);
defparam \ff_frequency_count_a[0]_ins4205 .INIT=1'b0;
DFFCE \ff_wave_address_b[4]_ins4208  (
.D(n185),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[4] ) 
);
defparam \ff_wave_address_b[4]_ins4208 .INIT=1'b0;
DFFCE \ff_wave_address_b[3]_ins4211  (
.D(n186),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[3] ) 
);
defparam \ff_wave_address_b[3]_ins4211 .INIT=1'b0;
DFFCE \ff_wave_address_b[2]_ins4214  (
.D(n187),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[2] ) 
);
defparam \ff_wave_address_b[2]_ins4214 .INIT=1'b0;
DFFCE \ff_wave_address_b[1]_ins4217  (
.D(n188),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[1] ) 
);
defparam \ff_wave_address_b[1]_ins4217 .INIT=1'b0;
DFFCE \ff_wave_address_b[0]_ins4220  (
.D(n189),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_b[0] ) 
);
defparam \ff_wave_address_b[0]_ins4220 .INIT=1'b0;
DFFCE \ff_frequency_count_b[11]_ins4223  (
.D(n197),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[11] ) 
);
defparam \ff_frequency_count_b[11]_ins4223 .INIT=1'b0;
DFFCE \ff_frequency_count_b[10]_ins4226  (
.D(n198),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[10] ) 
);
defparam \ff_frequency_count_b[10]_ins4226 .INIT=1'b0;
DFFCE \ff_frequency_count_b[9]_ins4229  (
.D(n199),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[9] ) 
);
defparam \ff_frequency_count_b[9]_ins4229 .INIT=1'b0;
DFFCE \ff_frequency_count_b[8]_ins4232  (
.D(n200),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[8] ) 
);
defparam \ff_frequency_count_b[8]_ins4232 .INIT=1'b0;
DFFCE \ff_frequency_count_b[7]_ins4235  (
.D(n201),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[7] ) 
);
defparam \ff_frequency_count_b[7]_ins4235 .INIT=1'b0;
DFFCE \ff_frequency_count_b[6]_ins4238  (
.D(n202),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[6] ) 
);
defparam \ff_frequency_count_b[6]_ins4238 .INIT=1'b0;
DFFCE \ff_frequency_count_b[5]_ins4241  (
.D(n203),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[5] ) 
);
defparam \ff_frequency_count_b[5]_ins4241 .INIT=1'b0;
DFFCE \ff_frequency_count_b[4]_ins4244  (
.D(n204),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[4] ) 
);
defparam \ff_frequency_count_b[4]_ins4244 .INIT=1'b0;
DFFCE \ff_frequency_count_b[3]_ins4247  (
.D(n205),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[3] ) 
);
defparam \ff_frequency_count_b[3]_ins4247 .INIT=1'b0;
DFFCE \ff_frequency_count_b[2]_ins4250  (
.D(n206),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[2] ) 
);
defparam \ff_frequency_count_b[2]_ins4250 .INIT=1'b0;
DFFCE \ff_frequency_count_b[1]_ins4253  (
.D(n207),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[1] ) 
);
defparam \ff_frequency_count_b[1]_ins4253 .INIT=1'b0;
DFFCE \ff_frequency_count_b[0]_ins4256  (
.D(n208),
.CLK(clk_3),
.CE(\ff_wave_address_b[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_b[0] ) 
);
defparam \ff_frequency_count_b[0]_ins4256 .INIT=1'b0;
DFFCE \ff_wave_address_c[4]_ins4259  (
.D(n246),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[4] ) 
);
defparam \ff_wave_address_c[4]_ins4259 .INIT=1'b0;
DFFCE \ff_wave_address_c[3]_ins4262  (
.D(n247),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[3] ) 
);
defparam \ff_wave_address_c[3]_ins4262 .INIT=1'b0;
DFFCE \ff_wave_address_c[2]_ins4265  (
.D(n248),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[2] ) 
);
defparam \ff_wave_address_c[2]_ins4265 .INIT=1'b0;
DFFCE \ff_wave_address_c[1]_ins4268  (
.D(n249),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[1] ) 
);
defparam \ff_wave_address_c[1]_ins4268 .INIT=1'b0;
DFFCE \ff_wave_address_c[0]_ins4271  (
.D(n250),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_17 ),
.CLEAR(n42),
.Q(\ff_wave_address_c[0] ) 
);
defparam \ff_wave_address_c[0]_ins4271 .INIT=1'b0;
DFFCE \ff_frequency_count_c[11]_ins4274  (
.D(n258),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[11] ) 
);
defparam \ff_frequency_count_c[11]_ins4274 .INIT=1'b0;
DFFCE \ff_frequency_count_c[10]_ins4277  (
.D(n259),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[10] ) 
);
defparam \ff_frequency_count_c[10]_ins4277 .INIT=1'b0;
DFFCE \ff_frequency_count_c[9]_ins4280  (
.D(n260),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[9] ) 
);
defparam \ff_frequency_count_c[9]_ins4280 .INIT=1'b0;
DFFCE \ff_frequency_count_c[8]_ins4283  (
.D(n261),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[8] ) 
);
defparam \ff_frequency_count_c[8]_ins4283 .INIT=1'b0;
DFFCE \ff_frequency_count_c[7]_ins4286  (
.D(n262),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[7] ) 
);
defparam \ff_frequency_count_c[7]_ins4286 .INIT=1'b0;
DFFCE \ff_frequency_count_c[6]_ins4289  (
.D(n263),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[6] ) 
);
defparam \ff_frequency_count_c[6]_ins4289 .INIT=1'b0;
DFFCE \ff_frequency_count_c[5]_ins4292  (
.D(n264),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[5] ) 
);
defparam \ff_frequency_count_c[5]_ins4292 .INIT=1'b0;
DFFCE \ff_frequency_count_c[4]_ins4295  (
.D(n265),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[4] ) 
);
defparam \ff_frequency_count_c[4]_ins4295 .INIT=1'b0;
DFFCE \ff_frequency_count_c[3]_ins4298  (
.D(n266),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[3] ) 
);
defparam \ff_frequency_count_c[3]_ins4298 .INIT=1'b0;
DFFCE \ff_frequency_count_c[2]_ins4301  (
.D(n267),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[2] ) 
);
defparam \ff_frequency_count_c[2]_ins4301 .INIT=1'b0;
DFFCE \ff_frequency_count_c[1]_ins4304  (
.D(n268),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[1] ) 
);
defparam \ff_frequency_count_c[1]_ins4304 .INIT=1'b0;
DFFCE \ff_frequency_count_c[0]_ins4307  (
.D(n269),
.CLK(clk_3),
.CE(\ff_wave_address_c[4]_15 ),
.CLEAR(n42),
.Q(\ff_frequency_count_c[0] ) 
);
defparam \ff_frequency_count_c[0]_ins4307 .INIT=1'b0;
DFFCE \ff_wave_address_d[4]_ins4310  (
.D(n307),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[4] ) 
);
defparam \ff_wave_address_d[4]_ins4310 .INIT=1'b0;
DFFCE \ff_wave_address_d[3]_ins4313  (
.D(n308),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[3] ) 
);
defparam \ff_wave_address_d[3]_ins4313 .INIT=1'b0;
DFFCE \ff_wave_address_d[2]_ins4316  (
.D(n309),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[2] ) 
);
defparam \ff_wave_address_d[2]_ins4316 .INIT=1'b0;
DFFCE \ff_wave_address_d[1]_ins4319  (
.D(n310),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[1] ) 
);
defparam \ff_wave_address_d[1]_ins4319 .INIT=1'b0;
DFFCE \ff_wave_address_d[0]_ins4322  (
.D(n311),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_d[0] ) 
);
defparam \ff_wave_address_d[0]_ins4322 .INIT=1'b0;
DFFCE \ff_frequency_count_d[11]_ins4325  (
.D(n320),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[11] ) 
);
defparam \ff_frequency_count_d[11]_ins4325 .INIT=1'b0;
DFFCE \ff_frequency_count_d[10]_ins4328  (
.D(n321),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[10] ) 
);
defparam \ff_frequency_count_d[10]_ins4328 .INIT=1'b0;
DFFCE \ff_frequency_count_d[9]_ins4331  (
.D(n322),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[9] ) 
);
defparam \ff_frequency_count_d[9]_ins4331 .INIT=1'b0;
DFFCE \ff_frequency_count_d[8]_ins4334  (
.D(n323),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[8] ) 
);
defparam \ff_frequency_count_d[8]_ins4334 .INIT=1'b0;
DFFCE \ff_frequency_count_d[7]_ins4337  (
.D(n324),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[7] ) 
);
defparam \ff_frequency_count_d[7]_ins4337 .INIT=1'b0;
DFFCE \ff_frequency_count_d[6]_ins4340  (
.D(n325),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[6] ) 
);
defparam \ff_frequency_count_d[6]_ins4340 .INIT=1'b0;
DFFCE \ff_frequency_count_d[5]_ins4343  (
.D(n326),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[5] ) 
);
defparam \ff_frequency_count_d[5]_ins4343 .INIT=1'b0;
DFFCE \ff_frequency_count_d[4]_ins4346  (
.D(n327),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[4] ) 
);
defparam \ff_frequency_count_d[4]_ins4346 .INIT=1'b0;
DFFCE \ff_frequency_count_d[3]_ins4349  (
.D(n328),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[3] ) 
);
defparam \ff_frequency_count_d[3]_ins4349 .INIT=1'b0;
DFFCE \ff_frequency_count_d[2]_ins4352  (
.D(n329),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[2] ) 
);
defparam \ff_frequency_count_d[2]_ins4352 .INIT=1'b0;
DFFCE \ff_frequency_count_d[1]_ins4355  (
.D(n330),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[1] ) 
);
defparam \ff_frequency_count_d[1]_ins4355 .INIT=1'b0;
DFFCE \ff_frequency_count_d[0]_ins4358  (
.D(n331),
.CLK(clk_3),
.CE(\ff_wave_address_d[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_d[0] ) 
);
defparam \ff_frequency_count_d[0]_ins4358 .INIT=1'b0;
DFFCE \ff_wave_address_e[4]_ins4361  (
.D(n384),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[4] ) 
);
defparam \ff_wave_address_e[4]_ins4361 .INIT=1'b0;
DFFCE \ff_wave_address_e[3]_ins4364  (
.D(n385),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[3] ) 
);
defparam \ff_wave_address_e[3]_ins4364 .INIT=1'b0;
DFFCE \ff_wave_address_e[2]_ins4367  (
.D(n386),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[2] ) 
);
defparam \ff_wave_address_e[2]_ins4367 .INIT=1'b0;
DFFCE \ff_wave_address_e[1]_ins4370  (
.D(n387),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[1] ) 
);
defparam \ff_wave_address_e[1]_ins4370 .INIT=1'b0;
DFFCE \ff_wave_address_e[0]_ins4373  (
.D(n388),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_15 ),
.CLEAR(n42),
.Q(\ff_wave_address_e[0] ) 
);
defparam \ff_wave_address_e[0]_ins4373 .INIT=1'b0;
DFFCE \ff_frequency_count_e[11]_ins4376  (
.D(n396),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[11] ) 
);
defparam \ff_frequency_count_e[11]_ins4376 .INIT=1'b0;
DFFCE \ff_frequency_count_e[10]_ins4379  (
.D(n397),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[10] ) 
);
defparam \ff_frequency_count_e[10]_ins4379 .INIT=1'b0;
DFFCE \ff_frequency_count_e[9]_ins4382  (
.D(n398),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[9] ) 
);
defparam \ff_frequency_count_e[9]_ins4382 .INIT=1'b0;
DFFCE \ff_frequency_count_e[8]_ins4385  (
.D(n399),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[8] ) 
);
defparam \ff_frequency_count_e[8]_ins4385 .INIT=1'b0;
DFFCE \ff_frequency_count_e[7]_ins4388  (
.D(n400),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[7] ) 
);
defparam \ff_frequency_count_e[7]_ins4388 .INIT=1'b0;
DFFCE \ff_frequency_count_e[6]_ins4391  (
.D(n401),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[6] ) 
);
defparam \ff_frequency_count_e[6]_ins4391 .INIT=1'b0;
DFFCE \ff_frequency_count_e[5]_ins4394  (
.D(n402),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[5] ) 
);
defparam \ff_frequency_count_e[5]_ins4394 .INIT=1'b0;
DFFCE \ff_frequency_count_e[4]_ins4397  (
.D(n403),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[4] ) 
);
defparam \ff_frequency_count_e[4]_ins4397 .INIT=1'b0;
DFFCE \ff_frequency_count_e[3]_ins4400  (
.D(n404),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[3] ) 
);
defparam \ff_frequency_count_e[3]_ins4400 .INIT=1'b0;
DFFCE \ff_frequency_count_e[2]_ins4403  (
.D(n405),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[2] ) 
);
defparam \ff_frequency_count_e[2]_ins4403 .INIT=1'b0;
DFFCE \ff_frequency_count_e[1]_ins4406  (
.D(n406),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[1] ) 
);
defparam \ff_frequency_count_e[1]_ins4406 .INIT=1'b0;
DFFCE \ff_frequency_count_e[0]_ins4409  (
.D(n407),
.CLK(clk_3),
.CE(\ff_wave_address_e[4]_17 ),
.CLEAR(n42),
.Q(\ff_frequency_count_e[0] ) 
);
defparam \ff_frequency_count_e[0]_ins4409 .INIT=1'b0;
DFFCE \ff_wave_address_a[4]_ins4412  (
.D(n125),
.CLK(clk_3),
.CE(\ff_wave_address_a[3]_13 ),
.CLEAR(n42),
.Q(\ff_wave_address_a[4] ) 
);
defparam \ff_wave_address_a[4]_ins4412 .INIT=1'b0;
ALU n95_1_ins4691 (
.I0(\w_error_count[0] ),
.I1(n95_1),
.I3(GND),
.CIN(GND),
.SUM(n95_1_1),
.COUT(n95_1_0_COUT) 
);
defparam n95_1_ins4691.ALU_MODE=0;
ALU n94_1_ins4693 (
.I0(\w_error_count[1] ),
.I1(n94_1),
.I3(GND),
.CIN(n95_1_0_COUT),
.SUM(n94_1_1),
.COUT(n94_1_0_COUT) 
);
defparam n94_1_ins4693.ALU_MODE=0;
ALU n93_1_ins4695 (
.I0(\w_error_count[2] ),
.I1(n93_1),
.I3(GND),
.CIN(n94_1_0_COUT),
.SUM(n93_1_1),
.COUT(n93_1_0_COUT) 
);
defparam n93_1_ins4695.ALU_MODE=0;
ALU n92_1_ins4697 (
.I0(\w_error_count[3] ),
.I1(n92_1),
.I3(GND),
.CIN(n93_1_0_COUT),
.SUM(n92_1_1),
.COUT(n92_1_0_COUT) 
);
defparam n92_1_ins4697.ALU_MODE=0;
ALU n91_1_ins4699 (
.I0(\w_error_count[4] ),
.I1(n91_1),
.I3(GND),
.CIN(n92_1_0_COUT),
.SUM(n91_1_1),
.COUT(n91_1_0_COUT) 
);
defparam n91_1_ins4699.ALU_MODE=0;
LUT3 \w_error_count[4]_ins4988  (
.I0(\ff_error_count_e[4] ),
.I1(\ff_error_count_d[4] ),
.I2(\ff_active[0] ),
.F(\w_error_count[4] ) 
);
defparam \w_error_count[4]_ins4988 .INIT=8'hCA;
LUT3 \w_error_count[3]_ins4989  (
.I0(\ff_error_count_e[3] ),
.I1(\ff_error_count_d[3] ),
.I2(\ff_active[0] ),
.F(\w_error_count[3] ) 
);
defparam \w_error_count[3]_ins4989 .INIT=8'hCA;
LUT3 \w_error_count[2]_ins4990  (
.I0(\ff_error_count_e[2] ),
.I1(\ff_error_count_d[2] ),
.I2(\ff_active[0] ),
.F(\w_error_count[2] ) 
);
defparam \w_error_count[2]_ins4990 .INIT=8'hCA;
LUT3 \w_error_count[1]_ins4991  (
.I0(\ff_error_count_e[1] ),
.I1(\ff_error_count_d[1] ),
.I2(\ff_active[0] ),
.F(\w_error_count[1] ) 
);
defparam \w_error_count[1]_ins4991 .INIT=8'hCA;
LUT3 \w_error_count[0]_ins4992  (
.I0(\ff_error_count_e[0] ),
.I1(\ff_error_count_d[0] ),
.I2(\ff_active[0] ),
.F(\w_error_count[0] ) 
);
defparam \w_error_count[0]_ins4992 .INIT=8'hCA;
LUT4 \w_next_error_count[4]_ins4993  (
.I0(\w_error_count[4] ),
.I1(n95_1),
.I2(n91_1_1),
.I3(\w_next_error_count[4]_5 ),
.F(\w_next_error_count[4] ) 
);
defparam \w_next_error_count[4]_ins4993 .INIT=16'hF044;
LUT4 \w_next_error_count[3]_ins4994  (
.I0(\w_error_count[3] ),
.I1(n95_1),
.I2(n92_1_1),
.I3(\w_next_error_count[4]_5 ),
.F(\w_next_error_count[3] ) 
);
defparam \w_next_error_count[3]_ins4994 .INIT=16'hF088;
LUT4 \w_next_error_count[2]_ins4995  (
.I0(\w_error_count[2] ),
.I1(n95_1),
.I2(n93_1_1),
.I3(\w_next_error_count[4]_5 ),
.F(\w_next_error_count[2] ) 
);
defparam \w_next_error_count[2]_ins4995 .INIT=16'hF088;
LUT4 \w_next_error_count[1]_ins4996  (
.I0(\w_error_count[1] ),
.I1(n95_1),
.I2(n94_1_1),
.I3(\w_next_error_count[4]_5 ),
.F(\w_next_error_count[1] ) 
);
defparam \w_next_error_count[1]_ins4996 .INIT=16'hF088;
LUT4 \w_next_error_count[0]_ins4997  (
.I0(\w_error_count[0] ),
.I1(n95_1),
.I2(n95_1_1),
.I3(\w_next_error_count[4]_5 ),
.F(\w_next_error_count[0] ) 
);
defparam \w_next_error_count[0]_ins4997 .INIT=16'hF088;
LUT4 \ff_wave_address_a[3]_ins5111  (
.I0(\ff_active[2] ),
.I1(\ff_wave_address_a[3] ),
.I2(ff_wave_reset),
.I3(n964_7),
.F(\ff_wave_address_a[3]_13 ) 
);
defparam \ff_wave_address_a[3]_ins5111 .INIT=16'hF044;
LUT4 n95_1_ins5148 (
.I0(\ff_reg_frequency_count_e0[0] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3),
.I3(\ff_active[2] ),
.F(n95_1) 
);
defparam n95_1_ins5148.INIT=16'h770F;
LUT4 n94_1_ins5149 (
.I0(\ff_reg_frequency_count_e0[1] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_45),
.I3(\ff_active[2] ),
.F(n94_1) 
);
defparam n94_1_ins5149.INIT=16'h770F;
LUT4 n93_1_ins5150 (
.I0(\ff_reg_frequency_count_e0[2] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_43),
.I3(\ff_active[2] ),
.F(n93_1) 
);
defparam n93_1_ins5150.INIT=16'h770F;
LUT4 n92_1_ins5151 (
.I0(\ff_reg_frequency_count_e0[3] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_41),
.I3(\ff_active[2] ),
.F(n92_1) 
);
defparam n92_1_ins5151.INIT=16'h770F;
LUT4 n91_1_ins5152 (
.I0(\ff_reg_frequency_count_e0[4] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_39),
.I3(\ff_active[2] ),
.F(n91_1) 
);
defparam n91_1_ins5152.INIT=16'h770F;
LUT4 n125_ins5153 (
.I0(wave_update_9),
.I1(n125_9),
.I2(n964_7),
.I3(\w_sram_a0[4] ),
.F(n125) 
);
defparam n125_ins5153.INIT=16'h0807;
LUT4 n387_ins5155 (
.I0(\w_sram_a0[0] ),
.I1(wave_update_9),
.I2(n563_5),
.I3(\w_sram_a0[1] ),
.F(n387) 
);
defparam n387_ins5155.INIT=16'h040B;
LUT4 n386_ins5156 (
.I0(wave_update_9),
.I1(n386_7),
.I2(n563_5),
.I3(\w_sram_a0[2] ),
.F(n386) 
);
defparam n386_ins5156.INIT=16'h0807;
LUT4 n385_ins5157 (
.I0(wave_update_9),
.I1(n385_9),
.I2(n563_5),
.I3(\w_sram_a0[3] ),
.F(n385) 
);
defparam n385_ins5157.INIT=16'h0807;
LUT4 n384_ins5158 (
.I0(wave_update_9),
.I1(n125_9),
.I2(n563_5),
.I3(\w_sram_a0[4] ),
.F(n384) 
);
defparam n384_ins5158.INIT=16'h0807;
LUT4 n310_ins5160 (
.I0(\w_sram_a0[0] ),
.I1(wave_update_9),
.I2(n553_5),
.I3(\w_sram_a0[1] ),
.F(n310) 
);
defparam n310_ins5160.INIT=16'h040B;
LUT4 n309_ins5161 (
.I0(wave_update_9),
.I1(n386_7),
.I2(n553_5),
.I3(\w_sram_a0[2] ),
.F(n309) 
);
defparam n309_ins5161.INIT=16'h0807;
LUT4 n308_ins5162 (
.I0(wave_update_9),
.I1(n385_9),
.I2(n553_5),
.I3(\w_sram_a0[3] ),
.F(n308) 
);
defparam n308_ins5162.INIT=16'h0807;
LUT4 n307_ins5163 (
.I0(wave_update_9),
.I1(n125_9),
.I2(n553_5),
.I3(\w_sram_a0[4] ),
.F(n307) 
);
defparam n307_ins5163.INIT=16'h0807;
LUT4 n249_ins5165 (
.I0(\w_sram_a0[0] ),
.I1(wave_update_9),
.I2(n940_7),
.I3(\w_sram_a0[1] ),
.F(n249) 
);
defparam n249_ins5165.INIT=16'h040B;
LUT4 n248_ins5166 (
.I0(wave_update_9),
.I1(n386_7),
.I2(n940_7),
.I3(\w_sram_a0[2] ),
.F(n248) 
);
defparam n248_ins5166.INIT=16'h0807;
LUT4 n247_ins5167 (
.I0(wave_update_9),
.I1(n385_9),
.I2(n940_7),
.I3(\w_sram_a0[3] ),
.F(n247) 
);
defparam n247_ins5167.INIT=16'h0807;
LUT4 n246_ins5168 (
.I0(wave_update_9),
.I1(n125_9),
.I2(n940_7),
.I3(\w_sram_a0[4] ),
.F(n246) 
);
defparam n246_ins5168.INIT=16'h0807;
LUT4 n188_ins5170 (
.I0(\w_sram_a0[0] ),
.I1(wave_update_9),
.I2(n952_7),
.I3(\w_sram_a0[1] ),
.F(n188) 
);
defparam n188_ins5170.INIT=16'h040B;
LUT4 n187_ins5171 (
.I0(wave_update_9),
.I1(n386_7),
.I2(n952_7),
.I3(\w_sram_a0[2] ),
.F(n187) 
);
defparam n187_ins5171.INIT=16'h0807;
LUT4 n186_ins5172 (
.I0(wave_update_9),
.I1(n385_9),
.I2(n952_7),
.I3(\w_sram_a0[3] ),
.F(n186) 
);
defparam n186_ins5172.INIT=16'h0807;
LUT4 n185_ins5173 (
.I0(wave_update_9),
.I1(n125_9),
.I2(n952_7),
.I3(\w_sram_a0[4] ),
.F(n185) 
);
defparam n185_ins5173.INIT=16'h0807;
LUT4 n128_ins5175 (
.I0(\w_sram_a0[0] ),
.I1(wave_update_9),
.I2(n964_7),
.I3(\w_sram_a0[1] ),
.F(n128) 
);
defparam n128_ins5175.INIT=16'h040B;
LUT4 n127_ins5176 (
.I0(wave_update_9),
.I1(n386_7),
.I2(n964_7),
.I3(\w_sram_a0[2] ),
.F(n127) 
);
defparam n127_ins5176.INIT=16'h0807;
LUT4 n126_ins5177 (
.I0(wave_update_9),
.I1(n385_9),
.I2(n964_7),
.I3(\w_sram_a0[3] ),
.F(n126) 
);
defparam n126_ins5177.INIT=16'h0807;
LUT2 n403_ins5183 (
.I0(n403_13),
.I1(n403_9),
.F(n403) 
);
defparam n403_ins5183.INIT=4'h8;
LUT2 n402_ins5184 (
.I0(n402_13),
.I1(n403_9),
.F(n402) 
);
defparam n402_ins5184.INIT=4'h8;
LUT2 n401_ins5185 (
.I0(n401_7),
.I1(n403_9),
.F(n401) 
);
defparam n401_ins5185.INIT=4'h8;
LUT2 n400_ins5186 (
.I0(n400_13),
.I1(n403_9),
.F(n400) 
);
defparam n400_ins5186.INIT=4'h8;
LUT2 n399_ins5187 (
.I0(n399_15),
.I1(n403_9),
.F(n399) 
);
defparam n399_ins5187.INIT=4'h8;
LUT2 n397_ins5189 (
.I0(n397_7),
.I1(n403_9),
.F(n397) 
);
defparam n397_ins5189.INIT=4'h8;
LUT2 n327_ins5195 (
.I0(n403_13),
.I1(n327_7),
.F(n327) 
);
defparam n327_ins5195.INIT=4'h8;
LUT2 n326_ins5196 (
.I0(n402_13),
.I1(n327_7),
.F(n326) 
);
defparam n326_ins5196.INIT=4'h8;
LUT2 n325_ins5197 (
.I0(n401_7),
.I1(n327_7),
.F(n325) 
);
defparam n325_ins5197.INIT=4'h8;
LUT2 n324_ins5198 (
.I0(n400_13),
.I1(n327_7),
.F(n324) 
);
defparam n324_ins5198.INIT=4'h8;
LUT2 n323_ins5199 (
.I0(n399_15),
.I1(n327_7),
.F(n323) 
);
defparam n323_ins5199.INIT=4'h8;
LUT2 n321_ins5201 (
.I0(n397_7),
.I1(n327_7),
.F(n321) 
);
defparam n321_ins5201.INIT=4'h8;
LUT2 n265_ins5207 (
.I0(n403_13),
.I1(n265_7),
.F(n265) 
);
defparam n265_ins5207.INIT=4'h8;
LUT2 n264_ins5208 (
.I0(n402_13),
.I1(n265_7),
.F(n264) 
);
defparam n264_ins5208.INIT=4'h8;
LUT2 n263_ins5209 (
.I0(n401_7),
.I1(n265_7),
.F(n263) 
);
defparam n263_ins5209.INIT=4'h8;
LUT2 n262_ins5210 (
.I0(n400_13),
.I1(n265_7),
.F(n262) 
);
defparam n262_ins5210.INIT=4'h8;
LUT2 n261_ins5211 (
.I0(n399_15),
.I1(n265_7),
.F(n261) 
);
defparam n261_ins5211.INIT=4'h8;
LUT2 n259_ins5213 (
.I0(n397_7),
.I1(n265_7),
.F(n259) 
);
defparam n259_ins5213.INIT=4'h8;
LUT2 n204_ins5219 (
.I0(n403_13),
.I1(n204_7),
.F(n204) 
);
defparam n204_ins5219.INIT=4'h8;
LUT2 n203_ins5220 (
.I0(n402_13),
.I1(n204_7),
.F(n203) 
);
defparam n203_ins5220.INIT=4'h8;
LUT2 n202_ins5221 (
.I0(n401_7),
.I1(n204_7),
.F(n202) 
);
defparam n202_ins5221.INIT=4'h8;
LUT2 n201_ins5222 (
.I0(n400_13),
.I1(n204_7),
.F(n201) 
);
defparam n201_ins5222.INIT=4'h8;
LUT2 n200_ins5223 (
.I0(n399_15),
.I1(n204_7),
.F(n200) 
);
defparam n200_ins5223.INIT=4'h8;
LUT2 n198_ins5225 (
.I0(n397_7),
.I1(n204_7),
.F(n198) 
);
defparam n198_ins5225.INIT=4'h8;
LUT2 n143_ins5231 (
.I0(n403_13),
.I1(n143_7),
.F(n143) 
);
defparam n143_ins5231.INIT=4'h8;
LUT2 n142_ins5232 (
.I0(n402_13),
.I1(n143_7),
.F(n142) 
);
defparam n142_ins5232.INIT=4'h8;
LUT2 n141_ins5233 (
.I0(n401_7),
.I1(n143_7),
.F(n141) 
);
defparam n141_ins5233.INIT=4'h8;
LUT2 n140_ins5234 (
.I0(n400_13),
.I1(n143_7),
.F(n140) 
);
defparam n140_ins5234.INIT=4'h8;
LUT2 n139_ins5235 (
.I0(n399_15),
.I1(n143_7),
.F(n139) 
);
defparam n139_ins5235.INIT=4'h8;
LUT2 n137_ins5237 (
.I0(n397_7),
.I1(n143_7),
.F(n137) 
);
defparam n137_ins5237.INIT=4'h8;
LUT3 \w_next_error_count[4]_ins5269  (
.I0(\w_next_error_count[4]_7 ),
.I1(\w_next_error_count[4]_9 ),
.I2(n563_7),
.F(\w_next_error_count[4]_5 ) 
);
defparam \w_next_error_count[4]_ins5269 .INIT=8'hC5;
LUT4 wave_update_ins5271 (
.I0(\w_error_count[4] ),
.I1(n95_1),
.I2(n91_1_0_COUT),
.I3(\w_next_error_count[4]_5 ),
.F(wave_update_7) 
);
defparam wave_update_ins5271.INIT=16'h0F77;
LUT4 wave_update_ins5272 (
.I0(wave_update_11),
.I1(wave_update_13),
.I2(wave_update_15),
.I3(wave_update_17),
.F(wave_update_9) 
);
defparam wave_update_ins5272.INIT=16'hD000;
LUT2 n563_ins5273 (
.I0(n891),
.I1(n563),
.F(n563_5) 
);
defparam n563_ins5273.INIT=4'h4;
LUT3 n563_ins5274 (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.F(n563_7) 
);
defparam n563_ins5274.INIT=8'h10;
LUT2 n553_ins5275 (
.I0(n891),
.I1(n553_9),
.F(n553_5) 
);
defparam n553_ins5275.INIT=4'h4;
LUT3 n553_ins5276 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n553) 
);
defparam n553_ins5276.INIT=8'h40;
LUT2 \ff_wave_address_a[3]_ins5303  (
.I0(\ff_active[0] ),
.I1(\ff_active[1] ),
.F(\ff_wave_address_a[3] ) 
);
defparam \ff_wave_address_a[3]_ins5303 .INIT=4'h1;
LUT2 n386_ins5319 (
.I0(\w_sram_a0[1] ),
.I1(\w_sram_a0[0] ),
.F(n386_7) 
);
defparam n386_ins5319.INIT=4'h1;
LUT4 n407_ins5321 (
.I0(\ff_frequency_count_e[0] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_47),
.I3(\ff_active[2] ),
.F(n407_7) 
);
defparam n407_ins5321.INIT=16'h770F;
LUT4 n406_ins5322 (
.I0(\ff_active[2] ),
.I1(n3_45_10),
.I2(n406_13),
.I3(n407_7),
.F(n406_7) 
);
defparam n406_ins5322.INIT=16'hF40B;
LUT2 n405_ins5323 (
.I0(n405_9),
.I1(n405_11),
.F(n405_7) 
);
defparam n405_ins5323.INIT=4'h9;
LUT4 n403_ins5326 (
.I0(n891),
.I1(n563),
.I2(wave_update_17),
.I3(wave_update_15),
.F(n403_9) 
);
defparam n403_ins5326.INIT=16'h0BBB;
LUT4 n401_ins5328 (
.I0(n404_9),
.I1(n404_11),
.I2(n401_13),
.I3(n401_11),
.F(n401_7) 
);
defparam n401_ins5328.INIT=16'hBF40;
LUT4 n397_ins5332 (
.I0(n399_9),
.I1(n398_9),
.I2(n399_11),
.I3(n397_9),
.F(n397_7) 
);
defparam n397_ins5332.INIT=16'h7F80;
LUT4 n327_ins5334 (
.I0(n891),
.I1(n553_9),
.I2(wave_update_17),
.I3(wave_update_15),
.F(n327_7) 
);
defparam n327_ins5334.INIT=16'h0BBB;
LUT4 n265_ins5335 (
.I0(n891),
.I1(n940),
.I2(wave_update_17),
.I3(wave_update_15),
.F(n265_7) 
);
defparam n265_ins5335.INIT=16'h0BBB;
LUT4 n204_ins5336 (
.I0(n891),
.I1(n952),
.I2(wave_update_17),
.I3(wave_update_15),
.F(n204_7) 
);
defparam n204_ins5336.INIT=16'h0BBB;
LUT4 n143_ins5337 (
.I0(n891),
.I1(n964),
.I2(wave_update_17),
.I3(wave_update_15),
.F(n143_7) 
);
defparam n143_ins5337.INIT=16'h0BBB;
LUT3 \w_next_error_count[4]_ins5341  (
.I0(\w_next_error_count[4]_11 ),
.I1(\w_next_error_count[4]_13 ),
.I2(\ff_active[2] ),
.F(\w_next_error_count[4]_7 ) 
);
defparam \w_next_error_count[4]_ins5341 .INIT=8'h07;
LUT4 \w_next_error_count[4]_ins5342  (
.I0(\ff_reg_frequency_count_e0[11] ),
.I1(\ff_reg_frequency_count_e0[10] ),
.I2(\ff_reg_frequency_count_e0[9] ),
.I3(\w_next_error_count[4]_15 ),
.F(\w_next_error_count[4]_9 ) 
);
defparam \w_next_error_count[4]_ins5342 .INIT=16'h0100;
LUT4 wave_update_ins5343 (
.I0(\w_next_error_count[4]_9 ),
.I1(n563_7),
.I2(\w_next_error_count[4]_7 ),
.I3(n91_1),
.F(wave_update_11) 
);
defparam wave_update_ins5343.INIT=16'h0B00;
LUT4 wave_update_ins5344 (
.I0(n94_1),
.I1(n93_1),
.I2(n95_1),
.I3(n92_1),
.F(wave_update_13) 
);
defparam wave_update_ins5344.INIT=16'h007F;
LUT4 wave_update_ins5345 (
.I0(wave_update_19),
.I1(n563_7),
.I2(\ff_active[2] ),
.I3(wave_update_21),
.F(wave_update_15) 
);
defparam wave_update_ins5345.INIT=16'hBBB0;
LUT2 wave_update_ins5346 (
.I0(wave_update_23),
.I1(wave_update_25),
.F(wave_update_17) 
);
defparam wave_update_ins5346.INIT=4'h8;
LUT4 n563_ins5347 (
.I0(n563_11),
.I1(n891_13),
.I2(n563_13),
.I3(n563_15),
.F(n563) 
);
defparam n563_ins5347.INIT=16'h4000;
LUT4 n553_ins5348 (
.I0(n563_11),
.I1(n563_15),
.I2(n553_11),
.I3(n891_9),
.F(n553_9) 
);
defparam n553_ins5348.INIT=16'h4000;
LUT4 n405_ins5389 (
.I0(\ff_frequency_count_e[0] ),
.I1(n563_7),
.I2(\ff_frequency_count_e[1] ),
.I3(n405_13),
.F(n405_9) 
);
defparam n405_ins5389.INIT=16'h007F;
LUT4 n405_ins5390 (
.I0(\ff_frequency_count_e[2] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_43_9),
.I3(\ff_active[2] ),
.F(n405_11) 
);
defparam n405_ins5390.INIT=16'h770F;
LUT4 n404_ins5391 (
.I0(\ff_frequency_count_e[3] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_41_8),
.I3(\ff_active[2] ),
.F(n404_9) 
);
defparam n404_ins5391.INIT=16'h770F;
LUT2 n404_ins5392 (
.I0(n405_9),
.I1(n405_11),
.F(n404_11) 
);
defparam n404_ins5392.INIT=4'h1;
LUT3 n403_ins5393 (
.I0(n3_39_7),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_active[2] ),
.F(n403_11) 
);
defparam n403_ins5393.INIT=8'hCA;
LUT3 n402_ins5394 (
.I0(n3_37_6),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_active[2] ),
.F(n402_9) 
);
defparam n402_ins5394.INIT=8'hCA;
LUT4 n402_ins5395 (
.I0(n405_9),
.I1(n405_11),
.I2(n404_9),
.I3(n403_11),
.F(n402_11) 
);
defparam n402_ins5395.INIT=16'h0100;
LUT3 n401_ins5397 (
.I0(n3_35_5),
.I1(\ff_frequency_count_e[6] ),
.I2(\ff_active[2] ),
.F(n401_11) 
);
defparam n401_ins5397.INIT=8'hCA;
LUT3 n400_ins5398 (
.I0(n404_9),
.I1(n401_11),
.I2(n401_13),
.F(n400_9) 
);
defparam n400_ins5398.INIT=8'h40;
LUT3 n400_ins5399 (
.I0(n3_33_4),
.I1(\ff_frequency_count_e[7] ),
.I2(\ff_active[2] ),
.F(n400_11) 
);
defparam n400_ins5399.INIT=8'hCA;
LUT3 n399_ins5400 (
.I0(n3_31_3),
.I1(\ff_frequency_count_e[8] ),
.I2(\ff_active[2] ),
.F(n399_9) 
);
defparam n399_ins5400.INIT=8'hCA;
LUT4 n399_ins5401 (
.I0(n405_9),
.I1(n405_11),
.I2(n404_9),
.I3(n399_13),
.F(n399_11) 
);
defparam n399_ins5401.INIT=16'h0100;
LUT3 n398_ins5402 (
.I0(n3_29_2),
.I1(\ff_frequency_count_e[9] ),
.I2(\ff_active[2] ),
.F(n398_9) 
);
defparam n398_ins5402.INIT=8'hCA;
LUT3 n397_ins5403 (
.I0(n3_27_1),
.I1(\ff_frequency_count_e[10] ),
.I2(\ff_active[2] ),
.F(n397_9) 
);
defparam n397_ins5403.INIT=8'hCA;
LUT3 n396_ins5404 (
.I0(n399_9),
.I1(n398_9),
.I2(n397_9),
.F(n396_9) 
);
defparam n396_ins5404.INIT=8'h80;
LUT3 n396_ins5405 (
.I0(n3_25_0),
.I1(\ff_frequency_count_e[11] ),
.I2(\ff_active[2] ),
.F(n396_11) 
);
defparam n396_ins5405.INIT=8'hCA;
LUT3 \w_next_error_count[4]_ins5406  (
.I0(n3_33),
.I1(n3_35),
.I2(n3_37),
.F(\w_next_error_count[4]_11 ) 
);
defparam \w_next_error_count[4]_ins5406 .INIT=8'h01;
LUT4 \w_next_error_count[4]_ins5407  (
.I0(n3_25),
.I1(n3_27),
.I2(n3_29),
.I3(n3_31),
.F(\w_next_error_count[4]_13 ) 
);
defparam \w_next_error_count[4]_ins5407 .INIT=16'h0001;
LUT4 \w_next_error_count[4]_ins5408  (
.I0(\ff_reg_frequency_count_e0[8] ),
.I1(\ff_reg_frequency_count_e0[7] ),
.I2(\ff_reg_frequency_count_e0[6] ),
.I3(\ff_reg_frequency_count_e0[5] ),
.F(\w_next_error_count[4]_15 ) 
);
defparam \w_next_error_count[4]_ins5408 .INIT=16'h0001;
LUT4 wave_update_ins5409 (
.I0(wave_update_27),
.I1(wave_update_29),
.I2(wave_update_31),
.I3(wave_update_33),
.F(wave_update_19) 
);
defparam wave_update_ins5409.INIT=16'h8000;
LUT4 wave_update_ins5410 (
.I0(wave_update_35),
.I1(wave_update_37),
.I2(wave_update_39),
.I3(wave_update_41),
.F(wave_update_21) 
);
defparam wave_update_ins5410.INIT=16'h8000;
LUT4 wave_update_ins5411 (
.I0(wave_update_43),
.I1(\ff_wave_address_a[3] ),
.I2(wave_update_45),
.I3(\ff_active[2] ),
.F(wave_update_23) 
);
defparam wave_update_ins5411.INIT=16'hBBF0;
LUT4 wave_update_ins5412 (
.I0(wave_update_47),
.I1(\ff_wave_address_a[3] ),
.I2(wave_update_49),
.I3(\ff_active[2] ),
.F(wave_update_25) 
);
defparam wave_update_ins5412.INIT=16'hBBF0;
LUT4 n563_ins5413 (
.I0(reg_scci_enable),
.I1(\reg_bank3[7] ),
.I2(n111_9),
.I3(slot_a_13),
.F(n563_11) 
);
defparam n563_ins5413.INIT=16'h7F00;
LUT2 n563_ins5414 (
.I0(slot_a_5),
.I1(slot_a_7),
.F(n563_13) 
);
defparam n563_ins5414.INIT=4'h1;
LUT3 n563_ins5415 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n111),
.F(n563_15) 
);
defparam n563_ins5415.INIT=8'h40;
LUT2 n553_ins5416 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n553_11) 
);
defparam n553_ins5416.INIT=4'h1;
LUT3 n405_ins5423 (
.I0(\ff_active[2] ),
.I1(n3_45_10),
.I2(n3_47),
.F(n405_13) 
);
defparam n405_ins5423.INIT=8'h40;
LUT4 n399_ins5424 (
.I0(n403_11),
.I1(n402_9),
.I2(n401_11),
.I3(n400_11),
.F(n399_13) 
);
defparam n399_ins5424.INIT=16'h8000;
LUT4 wave_update_ins5425 (
.I0(\ff_reg_frequency_count_e0[5] ),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_reg_frequency_count_e0[0] ),
.I3(\ff_frequency_count_e[0] ),
.F(wave_update_27) 
);
defparam wave_update_ins5425.INIT=16'h9009;
LUT4 wave_update_ins5426 (
.I0(\ff_reg_frequency_count_e0[3] ),
.I1(\ff_frequency_count_e[3] ),
.I2(\ff_reg_frequency_count_e0[2] ),
.I3(\ff_frequency_count_e[2] ),
.F(wave_update_29) 
);
defparam wave_update_ins5426.INIT=16'h9009;
LUT4 wave_update_ins5427 (
.I0(\ff_reg_frequency_count_e0[7] ),
.I1(\ff_frequency_count_e[7] ),
.I2(\ff_reg_frequency_count_e0[1] ),
.I3(\ff_frequency_count_e[1] ),
.F(wave_update_31) 
);
defparam wave_update_ins5427.INIT=16'h9009;
LUT4 wave_update_ins5428 (
.I0(\ff_reg_frequency_count_e0[6] ),
.I1(\ff_frequency_count_e[6] ),
.I2(\ff_reg_frequency_count_e0[4] ),
.I3(\ff_frequency_count_e[4] ),
.F(wave_update_33) 
);
defparam wave_update_ins5428.INIT=16'h9009;
LUT4 wave_update_ins5429 (
.I0(n3_43_9),
.I1(n3_43),
.I2(n3_45_10),
.I3(n3_45),
.F(wave_update_35) 
);
defparam wave_update_ins5429.INIT=16'h9009;
LUT4 wave_update_ins5430 (
.I0(n3_41_8),
.I1(n3_41),
.I2(n3_47),
.I3(n3),
.F(wave_update_37) 
);
defparam wave_update_ins5430.INIT=16'h9009;
LUT4 wave_update_ins5431 (
.I0(n3_35_5),
.I1(n3_35),
.I2(n3_39_7),
.I3(n3_39),
.F(wave_update_39) 
);
defparam wave_update_ins5431.INIT=16'h9009;
LUT4 wave_update_ins5432 (
.I0(n3_33_4),
.I1(n3_33),
.I2(n3_37_6),
.I3(n3_37),
.F(wave_update_41) 
);
defparam wave_update_ins5432.INIT=16'h9009;
LUT4 wave_update_ins5433 (
.I0(\ff_reg_frequency_count_e0[11] ),
.I1(\ff_frequency_count_e[11] ),
.I2(\ff_reg_frequency_count_e0[9] ),
.I3(\ff_frequency_count_e[9] ),
.F(wave_update_43) 
);
defparam wave_update_ins5433.INIT=16'h9009;
LUT4 wave_update_ins5434 (
.I0(n3_25_0),
.I1(n3_25),
.I2(n3_29_2),
.I3(n3_29),
.F(wave_update_45) 
);
defparam wave_update_ins5434.INIT=16'h9009;
LUT4 wave_update_ins5435 (
.I0(\ff_reg_frequency_count_e0[10] ),
.I1(\ff_frequency_count_e[10] ),
.I2(\ff_reg_frequency_count_e0[8] ),
.I3(\ff_frequency_count_e[8] ),
.F(wave_update_47) 
);
defparam wave_update_ins5435.INIT=16'h9009;
LUT4 wave_update_ins5436 (
.I0(n3_27_1),
.I1(n3_27),
.I2(n3_31_3),
.I3(n3_31),
.F(wave_update_49) 
);
defparam wave_update_ins5436.INIT=16'h9009;
LUT4 wave_update_ins5437 (
.I0(wave_update_9),
.I1(wave_update_7),
.I2(reg_scci_enable),
.I3(n563_7),
.F(wave_update_51) 
);
defparam wave_update_ins5437.INIT=16'hA8AA;
LUT3 wave_update_ins5438 (
.I0(wave_update_9),
.I1(wave_update_7),
.I2(reg_scci_enable),
.F(wave_update_53) 
);
defparam wave_update_ins5438.INIT=8'hA8;
MUX2_LUT5 wave_update_ins5439 (
.I0(wave_update_51),
.I1(wave_update_53),
.S0(n553),
.O(wave_update) 
);
LUT4 \ff_wave_address_b[4]_ins5484  (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n952_7),
.F(\ff_wave_address_b[4]_15 ) 
);
defparam \ff_wave_address_b[4]_ins5484 .INIT=16'hFF10;
LUT4 n404_ins5493 (
.I0(wave_update_9),
.I1(n891),
.I2(n563),
.I3(n404_15),
.F(n404) 
);
defparam n404_ins5493.INIT=16'h0045;
LUT4 n405_ins5494 (
.I0(wave_update_9),
.I1(n891),
.I2(n563),
.I3(n405_7),
.F(n405) 
);
defparam n405_ins5494.INIT=16'h0045;
LUT4 n406_ins5495 (
.I0(wave_update_9),
.I1(n891),
.I2(n563),
.I3(n406_7),
.F(n406) 
);
defparam n406_ins5495.INIT=16'h4500;
LUT4 n407_ins5496 (
.I0(wave_update_9),
.I1(n891),
.I2(n563),
.I3(n407_7),
.F(n407) 
);
defparam n407_ins5496.INIT=16'h4500;
LUT4 n388_ins5497 (
.I0(n891),
.I1(n563),
.I2(wave_update_9),
.I3(\w_sram_a0[0] ),
.F(n388) 
);
defparam n388_ins5497.INIT=16'hB00B;
LUT4 \ff_wave_address_e[4]_ins5498  (
.I0(n563_7),
.I1(ff_wave_reset),
.I2(n891),
.I3(n563),
.F(\ff_wave_address_e[4]_15 ) 
);
defparam \ff_wave_address_e[4]_ins5498 .INIT=16'hACAA;
LUT3 \ff_wave_address_e[4]_ins5499  (
.I0(n563_7),
.I1(n891),
.I2(n563),
.F(\ff_wave_address_e[4]_17 ) 
);
defparam \ff_wave_address_e[4]_ins5499 .INIT=8'hBA;
LUT3 n563_ins5502 (
.I0(n891),
.I1(n563),
.I2(n563_7),
.F(n563_17) 
);
defparam n563_ins5502.INIT=8'hB0;
LUT4 n406_ins5503 (
.I0(\ff_frequency_count_e[1] ),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n406_13) 
);
defparam n406_ins5503.INIT=16'h0200;
LUT4 n328_ins5505 (
.I0(wave_update_9),
.I1(n891),
.I2(n553_9),
.I3(n404_15),
.F(n328) 
);
defparam n328_ins5505.INIT=16'h0045;
LUT4 n329_ins5506 (
.I0(wave_update_9),
.I1(n891),
.I2(n553_9),
.I3(n405_7),
.F(n329) 
);
defparam n329_ins5506.INIT=16'h0045;
LUT4 n330_ins5507 (
.I0(wave_update_9),
.I1(n891),
.I2(n553_9),
.I3(n406_7),
.F(n330) 
);
defparam n330_ins5507.INIT=16'h4500;
LUT4 n331_ins5508 (
.I0(wave_update_9),
.I1(n891),
.I2(n553_9),
.I3(n407_7),
.F(n331) 
);
defparam n331_ins5508.INIT=16'h4500;
LUT4 n311_ins5509 (
.I0(n891),
.I1(n553_9),
.I2(wave_update_9),
.I3(\w_sram_a0[0] ),
.F(n311) 
);
defparam n311_ins5509.INIT=16'hB00B;
LUT4 \ff_wave_address_d[4]_ins5510  (
.I0(n553),
.I1(ff_wave_reset),
.I2(n891),
.I3(n553_9),
.F(\ff_wave_address_d[4]_15 ) 
);
defparam \ff_wave_address_d[4]_ins5510 .INIT=16'hACAA;
LUT3 \ff_wave_address_d[4]_ins5511  (
.I0(n553),
.I1(n891),
.I2(n553_9),
.F(\ff_wave_address_d[4]_17 ) 
);
defparam \ff_wave_address_d[4]_ins5511 .INIT=8'hBA;
LUT3 n553_ins5514 (
.I0(n891),
.I1(n553_9),
.I2(n553),
.F(n553_13) 
);
defparam n553_ins5514.INIT=8'hB0;
LUT4 \ff_wave_address_c[4]_ins5520  (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(n940_7),
.F(\ff_wave_address_c[4]_15 ) 
);
defparam \ff_wave_address_c[4]_ins5520 .INIT=16'hFF10;
LUT4 n266_ins5528 (
.I0(wave_update_9),
.I1(n891),
.I2(n940),
.I3(n404_15),
.F(n266) 
);
defparam n266_ins5528.INIT=16'h0045;
LUT4 n267_ins5529 (
.I0(wave_update_9),
.I1(n891),
.I2(n940),
.I3(n405_7),
.F(n267) 
);
defparam n267_ins5529.INIT=16'h0045;
LUT4 n268_ins5530 (
.I0(wave_update_9),
.I1(n891),
.I2(n940),
.I3(n406_7),
.F(n268) 
);
defparam n268_ins5530.INIT=16'h4500;
LUT4 n269_ins5531 (
.I0(wave_update_9),
.I1(n891),
.I2(n940),
.I3(n407_7),
.F(n269) 
);
defparam n269_ins5531.INIT=16'h4500;
LUT4 n250_ins5532 (
.I0(n891),
.I1(n940),
.I2(wave_update_9),
.I3(\w_sram_a0[0] ),
.F(n250) 
);
defparam n250_ins5532.INIT=16'hB00B;
LUT4 \ff_wave_address_c[4]_ins5533  (
.I0(n145),
.I1(ff_wave_reset),
.I2(n891),
.I3(n940),
.F(\ff_wave_address_c[4]_17 ) 
);
defparam \ff_wave_address_c[4]_ins5533 .INIT=16'hACAA;
LUT4 n205_ins5536 (
.I0(wave_update_9),
.I1(n891),
.I2(n952),
.I3(n404_15),
.F(n205) 
);
defparam n205_ins5536.INIT=16'h0045;
LUT4 n206_ins5537 (
.I0(wave_update_9),
.I1(n891),
.I2(n952),
.I3(n405_7),
.F(n206) 
);
defparam n206_ins5537.INIT=16'h0045;
LUT4 n207_ins5538 (
.I0(wave_update_9),
.I1(n891),
.I2(n952),
.I3(n406_7),
.F(n207) 
);
defparam n207_ins5538.INIT=16'h4500;
LUT4 n208_ins5539 (
.I0(wave_update_9),
.I1(n891),
.I2(n952),
.I3(n407_7),
.F(n208) 
);
defparam n208_ins5539.INIT=16'h4500;
LUT4 n189_ins5540 (
.I0(n891),
.I1(n952),
.I2(wave_update_9),
.I3(\w_sram_a0[0] ),
.F(n189) 
);
defparam n189_ins5540.INIT=16'hB00B;
LUT4 \ff_wave_address_b[4]_ins5541  (
.I0(n283),
.I1(ff_wave_reset),
.I2(n891),
.I3(n952),
.F(\ff_wave_address_b[4]_17 ) 
);
defparam \ff_wave_address_b[4]_ins5541 .INIT=16'hACAA;
LUT4 n144_ins5544 (
.I0(wave_update_9),
.I1(n891),
.I2(n964),
.I3(n404_15),
.F(n144) 
);
defparam n144_ins5544.INIT=16'h0045;
LUT4 n145_ins5545 (
.I0(wave_update_9),
.I1(n891),
.I2(n964),
.I3(n405_7),
.F(n145_7) 
);
defparam n145_ins5545.INIT=16'h0045;
LUT4 n146_ins5546 (
.I0(wave_update_9),
.I1(n891),
.I2(n964),
.I3(n406_7),
.F(n146) 
);
defparam n146_ins5546.INIT=16'h4500;
LUT4 n147_ins5547 (
.I0(wave_update_9),
.I1(n891),
.I2(n964),
.I3(n407_7),
.F(n147) 
);
defparam n147_ins5547.INIT=16'h4500;
LUT4 n129_ins5548 (
.I0(n891),
.I1(n964),
.I2(wave_update_9),
.I3(\w_sram_a0[0] ),
.F(n129) 
);
defparam n129_ins5548.INIT=16'hB00B;
LUT4 \ff_wave_address_a[3]_ins5549  (
.I0(\ff_active[2] ),
.I1(\ff_wave_address_a[3] ),
.I2(n891),
.I3(n964),
.F(\ff_wave_address_a[3]_17 ) 
);
defparam \ff_wave_address_a[3]_ins5549 .INIT=16'h4F44;
LUT3 n385_ins5560 (
.I0(\w_sram_a0[2] ),
.I1(\w_sram_a0[1] ),
.I2(\w_sram_a0[0] ),
.F(n385_9) 
);
defparam n385_ins5560.INIT=8'h01;
LUT4 n125_ins5561 (
.I0(\w_sram_a0[3] ),
.I1(\w_sram_a0[2] ),
.I2(\w_sram_a0[1] ),
.I3(\w_sram_a0[0] ),
.F(n125_9) 
);
defparam n125_ins5561.INIT=16'h0001;
LUT4 n138_ins5562 (
.I0(n399_9),
.I1(n399_11),
.I2(n398_9),
.I3(n143_7),
.F(n138) 
);
defparam n138_ins5562.INIT=16'h7800;
LUT4 n199_ins5563 (
.I0(n399_9),
.I1(n399_11),
.I2(n398_9),
.I3(n204_7),
.F(n199) 
);
defparam n199_ins5563.INIT=16'h7800;
LUT4 n260_ins5564 (
.I0(n399_9),
.I1(n399_11),
.I2(n398_9),
.I3(n265_7),
.F(n260) 
);
defparam n260_ins5564.INIT=16'h7800;
LUT4 n322_ins5565 (
.I0(n399_9),
.I1(n399_11),
.I2(n398_9),
.I3(n327_7),
.F(n322) 
);
defparam n322_ins5565.INIT=16'h7800;
LUT4 n398_ins5566 (
.I0(n399_9),
.I1(n399_11),
.I2(n398_9),
.I3(n403_9),
.F(n398) 
);
defparam n398_ins5566.INIT=16'h7800;
LUT4 n136_ins5567 (
.I0(n399_11),
.I1(n396_9),
.I2(n396_11),
.I3(n143_7),
.F(n136) 
);
defparam n136_ins5567.INIT=16'h7800;
LUT4 n197_ins5568 (
.I0(n399_11),
.I1(n396_9),
.I2(n396_11),
.I3(n204_7),
.F(n197) 
);
defparam n197_ins5568.INIT=16'h7800;
LUT4 n258_ins5569 (
.I0(n399_11),
.I1(n396_9),
.I2(n396_11),
.I3(n265_7),
.F(n258) 
);
defparam n258_ins5569.INIT=16'h7800;
LUT4 n320_ins5570 (
.I0(n399_11),
.I1(n396_9),
.I2(n396_11),
.I3(n327_7),
.F(n320) 
);
defparam n320_ins5570.INIT=16'h7800;
LUT4 n396_ins5571 (
.I0(n399_11),
.I1(n396_9),
.I2(n396_11),
.I3(n403_9),
.F(n396) 
);
defparam n396_ins5571.INIT=16'h7800;
LUT4 n400_ins5573 (
.I0(n405_9),
.I1(n405_11),
.I2(n400_9),
.I3(n400_11),
.F(n400_13) 
);
defparam n400_ins5573.INIT=16'hEF10;
LUT4 n403_ins5574 (
.I0(n404_9),
.I1(n405_9),
.I2(n405_11),
.I3(n403_11),
.F(n403_13) 
);
defparam n403_ins5574.INIT=16'hFE01;
LUT3 n404_ins5575 (
.I0(n404_9),
.I1(n405_9),
.I2(n405_11),
.F(n404_15) 
);
defparam n404_ins5575.INIT=8'hA9;
LUT4 n401_ins5576 (
.I0(n3_39_7),
.I1(\ff_frequency_count_e[4] ),
.I2(\ff_active[2] ),
.I3(n402_9),
.F(n401_13) 
);
defparam n401_ins5576.INIT=16'hCA00;
LUT4 n402_ins5577 (
.I0(n3_37_6),
.I1(\ff_frequency_count_e[5] ),
.I2(\ff_active[2] ),
.I3(n402_11),
.F(n402_13) 
);
defparam n402_ins5577.INIT=16'h35CA;
LUT4 n399_ins5578 (
.I0(n3_31_3),
.I1(\ff_frequency_count_e[8] ),
.I2(\ff_active[2] ),
.I3(n399_11),
.F(n399_15) 
);
defparam n399_ins5578.INIT=16'h35CA;
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_frequency_counter_selector  u_wave_frequency_counter_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_frequency_count_a[11] (\ff_frequency_count_a[11] ),
.\ff_frequency_count_b[11] (\ff_frequency_count_b[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_frequency_count_c[11] (\ff_frequency_count_c[11] ),
.\ff_frequency_count_d[11] (\ff_frequency_count_d[11] ),
.\ff_frequency_count_a[10] (\ff_frequency_count_a[10] ),
.\ff_frequency_count_b[10] (\ff_frequency_count_b[10] ),
.\ff_frequency_count_c[10] (\ff_frequency_count_c[10] ),
.\ff_frequency_count_d[10] (\ff_frequency_count_d[10] ),
.\ff_frequency_count_a[9] (\ff_frequency_count_a[9] ),
.\ff_frequency_count_b[9] (\ff_frequency_count_b[9] ),
.\ff_frequency_count_c[9] (\ff_frequency_count_c[9] ),
.\ff_frequency_count_d[9] (\ff_frequency_count_d[9] ),
.\ff_frequency_count_a[8] (\ff_frequency_count_a[8] ),
.\ff_frequency_count_b[8] (\ff_frequency_count_b[8] ),
.\ff_frequency_count_c[8] (\ff_frequency_count_c[8] ),
.\ff_frequency_count_d[8] (\ff_frequency_count_d[8] ),
.\ff_frequency_count_a[7] (\ff_frequency_count_a[7] ),
.\ff_frequency_count_b[7] (\ff_frequency_count_b[7] ),
.\ff_frequency_count_c[7] (\ff_frequency_count_c[7] ),
.\ff_frequency_count_d[7] (\ff_frequency_count_d[7] ),
.\ff_frequency_count_a[6] (\ff_frequency_count_a[6] ),
.\ff_frequency_count_b[6] (\ff_frequency_count_b[6] ),
.\ff_frequency_count_c[6] (\ff_frequency_count_c[6] ),
.\ff_frequency_count_d[6] (\ff_frequency_count_d[6] ),
.\ff_frequency_count_a[5] (\ff_frequency_count_a[5] ),
.\ff_frequency_count_b[5] (\ff_frequency_count_b[5] ),
.\ff_frequency_count_c[5] (\ff_frequency_count_c[5] ),
.\ff_frequency_count_d[5] (\ff_frequency_count_d[5] ),
.\ff_frequency_count_a[4] (\ff_frequency_count_a[4] ),
.\ff_frequency_count_b[4] (\ff_frequency_count_b[4] ),
.\ff_frequency_count_c[4] (\ff_frequency_count_c[4] ),
.\ff_frequency_count_d[4] (\ff_frequency_count_d[4] ),
.\ff_frequency_count_a[3] (\ff_frequency_count_a[3] ),
.\ff_frequency_count_b[3] (\ff_frequency_count_b[3] ),
.\ff_frequency_count_c[3] (\ff_frequency_count_c[3] ),
.\ff_frequency_count_d[3] (\ff_frequency_count_d[3] ),
.\ff_frequency_count_a[2] (\ff_frequency_count_a[2] ),
.\ff_frequency_count_b[2] (\ff_frequency_count_b[2] ),
.\ff_frequency_count_c[2] (\ff_frequency_count_c[2] ),
.\ff_frequency_count_d[2] (\ff_frequency_count_d[2] ),
.\ff_frequency_count_a[1] (\ff_frequency_count_a[1] ),
.\ff_frequency_count_b[1] (\ff_frequency_count_b[1] ),
.\ff_frequency_count_c[1] (\ff_frequency_count_c[1] ),
.\ff_frequency_count_d[1] (\ff_frequency_count_d[1] ),
.\ff_frequency_count_a[0] (\ff_frequency_count_a[0] ),
.\ff_frequency_count_b[0] (\ff_frequency_count_b[0] ),
.\ff_frequency_count_c[0] (\ff_frequency_count_c[0] ),
.\ff_frequency_count_d[0] (\ff_frequency_count_d[0] ),
.n3_25_0(n3_25_0),
.n3_27_1(n3_27_1),
.n3_29_2(n3_29_2),
.n3_31_3(n3_31_3),
.n3_33_4(n3_33_4),
.n3_35_5(n3_35_5),
.n3_37_6(n3_37_6),
.n3_39_7(n3_39_7),
.n3_41_8(n3_41_8),
.n3_43_9(n3_43_9),
.n3_45_10(n3_45_10),
.n3_47(n3_47) 
);
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/u_wave_address_selector  u_wave_address_selector (
.\ff_active[1] (\ff_active[1] ),
.\ff_wave_address_a[4] (\ff_wave_address_a[4] ),
.\ff_wave_address_b[4] (\ff_wave_address_b[4] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_wave_address_c[4] (\ff_wave_address_c[4] ),
.\ff_wave_address_d[4] (\ff_wave_address_d[4] ),
.\ff_wave_address_a[3]_5 (\ff_wave_address_a[3]_5 ),
.\ff_wave_address_b[3] (\ff_wave_address_b[3] ),
.\ff_wave_address_c[3] (\ff_wave_address_c[3] ),
.\ff_wave_address_d[3] (\ff_wave_address_d[3] ),
.\ff_wave_address_a[2] (\ff_wave_address_a[2] ),
.\ff_wave_address_b[2] (\ff_wave_address_b[2] ),
.\ff_wave_address_c[2] (\ff_wave_address_c[2] ),
.\ff_wave_address_d[2] (\ff_wave_address_d[2] ),
.\ff_wave_address_a[1] (\ff_wave_address_a[1] ),
.\ff_wave_address_b[1] (\ff_wave_address_b[1] ),
.\ff_wave_address_c[1] (\ff_wave_address_c[1] ),
.\ff_wave_address_d[1] (\ff_wave_address_d[1] ),
.\ff_wave_address_a[0] (\ff_wave_address_a[0] ),
.\ff_wave_address_b[0] (\ff_wave_address_b[0] ),
.\ff_wave_address_c[0] (\ff_wave_address_c[0] ),
.\ff_wave_address_d[0] (\ff_wave_address_d[0] ),
.n3_11(n3_11),
.n3_13(n3_13),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_channel_volume0  (clk_3,n553,\ff_wave_c0[1] ,\ff_reg_volume_c0[0] ,\ff_wave_c0[2] ,\ff_wave_c0[3] ,\ff_wave_c0[4] ,\ff_wave_c0[5] ,\ff_wave_c0[6] ,\ff_wave_c0[7] ,\ff_wave_c0[0] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_c0[3] ,\ff_wave_d0[1] ,\ff_wave_e0[1] ,\ff_active[0] ,n121,n283,\ff_wave_a0[1] ,\ff_wave_b0[1] ,n145,\ff_reg_volume_d0[0] ,\ff_reg_volume_e0[0] ,\ff_reg_volume_a0[0] ,\ff_reg_volume_b0[0] ,\ff_wave_d0[2] ,\ff_wave_e0[2] ,\ff_wave_a0[2] ,\ff_wave_b0[2] ,\ff_wave_d0[3] ,\ff_wave_e0[3] ,\ff_wave_a0[3] ,\ff_wave_b0[3] ,\ff_wave_d0[4] ,\ff_wave_e0[4] ,\ff_wave_a0[4] ,\ff_wave_b0[4] ,\ff_wave_d0[5] ,\ff_wave_e0[5] ,\ff_wave_a0[5] ,\ff_wave_b0[5] ,\ff_wave_d0[6] ,\ff_wave_e0[6] ,\ff_wave_a0[6] ,\ff_wave_b0[6] ,\ff_wave_d0[7] ,\ff_wave_e0[7] ,\ff_wave_a0[7] ,\ff_wave_b0[7] ,\ff_wave_d0[0] ,\ff_wave_e0[0] ,\ff_wave_a0[0] ,\ff_wave_b0[0] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_d0[3] ,\ff_reg_volume_e0[3] ,\ff_reg_volume_a0[3] ,\ff_reg_volume_b0[3] ,\ff_channel[6] ,\ff_channel[5] ,\ff_channel[4] ,\ff_channel[3] ,\ff_channel[2] ,\ff_channel[1] ,\ff_channel[0] ,\ff_channel[7] );
input clk_3;
input n553;
input \ff_wave_c0[1] ;
input \ff_reg_volume_c0[0] ;
input \ff_wave_c0[2] ;
input \ff_wave_c0[3] ;
input \ff_wave_c0[4] ;
input \ff_wave_c0[5] ;
input \ff_wave_c0[6] ;
input \ff_wave_c0[7] ;
input \ff_wave_c0[0] ;
input \ff_reg_volume_c0[1] ;
input \ff_reg_volume_c0[2] ;
input \ff_reg_volume_c0[3] ;
input \ff_wave_d0[1] ;
input \ff_wave_e0[1] ;
input \ff_active[0] ;
input n121;
input n283;
input \ff_wave_a0[1] ;
input \ff_wave_b0[1] ;
input n145;
input \ff_reg_volume_d0[0] ;
input \ff_reg_volume_e0[0] ;
input \ff_reg_volume_a0[0] ;
input \ff_reg_volume_b0[0] ;
input \ff_wave_d0[2] ;
input \ff_wave_e0[2] ;
input \ff_wave_a0[2] ;
input \ff_wave_b0[2] ;
input \ff_wave_d0[3] ;
input \ff_wave_e0[3] ;
input \ff_wave_a0[3] ;
input \ff_wave_b0[3] ;
input \ff_wave_d0[4] ;
input \ff_wave_e0[4] ;
input \ff_wave_a0[4] ;
input \ff_wave_b0[4] ;
input \ff_wave_d0[5] ;
input \ff_wave_e0[5] ;
input \ff_wave_a0[5] ;
input \ff_wave_b0[5] ;
input \ff_wave_d0[6] ;
input \ff_wave_e0[6] ;
input \ff_wave_a0[6] ;
input \ff_wave_b0[6] ;
input \ff_wave_d0[7] ;
input \ff_wave_e0[7] ;
input \ff_wave_a0[7] ;
input \ff_wave_b0[7] ;
input \ff_wave_d0[0] ;
input \ff_wave_e0[0] ;
input \ff_wave_a0[0] ;
input \ff_wave_b0[0] ;
input \ff_reg_volume_d0[1] ;
input \ff_reg_volume_e0[1] ;
input \ff_reg_volume_a0[1] ;
input \ff_reg_volume_b0[1] ;
input \ff_reg_volume_d0[2] ;
input \ff_reg_volume_e0[2] ;
input \ff_reg_volume_a0[2] ;
input \ff_reg_volume_b0[2] ;
input \ff_reg_volume_d0[3] ;
input \ff_reg_volume_e0[3] ;
input \ff_reg_volume_a0[3] ;
input \ff_reg_volume_b0[3] ;
output \ff_channel[6] ;
output \ff_channel[5] ;
output \ff_channel[4] ;
output \ff_channel[3] ;
output \ff_channel[2] ;
output \ff_channel[1] ;
output \ff_channel[0] ;
output \ff_channel[7] ;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7] ;
wire \w_channel_mul[0]_86_O0 ;
wire \w_channel_mul[0]_86_O0_0_COUT ;
wire \w_channel_mul[0]_86_O1 ;
wire \w_channel_mul[0]_86_O1_0_COUT ;
wire \w_channel_mul[0]_86_O2 ;
wire \w_channel_mul[0]_86_O2_0_COUT ;
wire \w_channel_mul[0]_86_O3 ;
wire \w_channel_mul[0]_86_O3_0_COUT ;
wire \w_channel_mul[0]_86_O4 ;
wire \w_channel_mul[0]_86_O4_0_COUT ;
wire \w_channel_mul[0]_86_O5 ;
wire \w_channel_mul[0]_86_O5_0_COUT ;
wire \w_channel_mul[0]_86_O6 ;
wire \w_channel_mul[0]_86_O6_0_COUT ;
wire \w_channel_mul[0]_86_O7 ;
wire \w_channel_mul[0]_86_O7_0_COUT ;
wire \w_channel_mul[0]_86_O8 ;
wire \w_channel_mul[0]_86_O8_0_COUT ;
wire \w_channel_mul[0]_86_O9 ;
wire \w_channel_mul[0]_86_O9_0_COUT ;
wire \w_channel_mul[0]_86_O10 ;
wire \w_channel_mul[0]_86_O10_0_COUT ;
wire \w_channel_mul[0]_88_O0 ;
wire \w_channel_mul[0]_88_O0_0_COUT ;
wire \w_channel_mul[0]_88_O1 ;
wire \w_channel_mul[0]_88_O1_0_COUT ;
wire \w_channel_mul[0]_88_O2 ;
wire \w_channel_mul[0]_88_O2_0_COUT ;
wire \w_channel_mul[0]_88_O3 ;
wire \w_channel_mul[0]_88_O3_0_COUT ;
wire \w_channel_mul[0]_88_O4 ;
wire \w_channel_mul[0]_88_O4_0_COUT ;
wire \w_channel_mul[0]_88_O5 ;
wire \w_channel_mul[0]_88_O5_0_COUT ;
wire \w_channel_mul[0]_88_O6 ;
wire \w_channel_mul[0]_88_O6_0_COUT ;
wire \w_channel_mul[0]_88_O7 ;
wire \w_channel_mul[0]_88_O7_0_COUT ;
wire \w_channel_mul[0]_88_O8 ;
wire \w_channel_mul[0]_88_O8_0_COUT ;
wire \w_channel_mul[0]_88_O9 ;
wire \w_channel_mul[0]_88_O9_0_COUT ;
wire \w_channel_mul[0]_90_O0 ;
wire \w_channel_mul[0]_90_O0_0_COUT ;
wire \w_channel_mul[0]_90_O1 ;
wire \w_channel_mul[0]_90_O1_0_COUT ;
wire \w_channel_mul[0]_90_O2 ;
wire \w_channel_mul[0]_90_O2_0_COUT ;
wire \w_channel_mul[0]_90_O3 ;
wire \w_channel_mul[0]_90_O3_0_COUT ;
wire \w_channel_mul[0]_90_O4 ;
wire \w_channel_mul[0]_90_O4_0_COUT ;
wire \w_channel_mul[0]_90_O5 ;
wire \w_channel_mul[0]_90_O5_0_COUT ;
wire \w_channel_mul[0]_90_O6 ;
wire \w_channel_mul[0]_90_O6_0_COUT ;
wire \w_channel_mul[0]_90_O7 ;
wire \w_channel_mul[0]_90_O7_0_COUT ;
wire \w_channel_mul[0]_90_O8 ;
wire \w_channel_mul[0]_90_O8_0_COUT ;
wire \w_channel_mul[0] ;
wire \w_channel_mul[0]_113 ;
wire \w_channel_mul[0]_115 ;
wire \w_channel_mul[0]_117 ;
wire \w_channel_mul[0]_119 ;
wire \w_channel_mul[0]_121 ;
wire \w_channel_mul[0]_123 ;
wire \w_channel_mul[0]_125 ;
wire \w_channel_mul[0]_127 ;
wire \w_channel_mul[0]_129 ;
wire \w_channel_mul[0]_131 ;
wire \w_channel_mul[0]_133 ;
wire \w_channel_mul[0]_135 ;
wire \w_channel_mul[0]_137 ;
wire \w_channel_mul[0]_139 ;
wire \w_channel_mul[0]_141 ;
wire \w_channel_mul[0]_143 ;
wire \w_channel_mul[0]_145 ;
wire \w_channel_mul[0]_147 ;
wire \w_channel_mul[0]_149 ;
wire \w_channel_mul[0]_151 ;
wire \w_channel_mul[0]_153 ;
wire \w_channel_mul[0]_155 ;
wire \w_channel_mul[0]_157 ;
wire \w_channel_mul[0]_159 ;
wire \w_channel_mul[0]_161 ;
wire \w_channel_mul[0]_163 ;
wire \w_channel_mul[0]_165 ;
wire \w_channel_mul[0]_167 ;
wire \w_channel_mul[0]_169 ;
wire \w_channel_mul[0]_171 ;
wire \w_channel_mul[0]_173 ;
wire \w_channel_mul[0]_175 ;
wire \w_channel_mul[0]_177 ;
wire \w_channel_mul[0]_179 ;
wire \w_channel_mul[0]_181 ;
wire \w_channel_mul[0]_183 ;
wire \w_channel_mul[0]_185 ;
wire \w_channel_mul[0]_187 ;
wire \w_channel_mul[0]_189 ;
wire \w_channel_mul[0]_191 ;
wire \w_channel_mul[0]_193 ;
wire \w_channel_mul[0]_195 ;
wire \w_channel_mul[0]_197 ;
wire \w_channel_mul[0]_199 ;
wire \w_channel_mul[0]_201 ;
wire \w_channel_mul[0]_203 ;
wire \w_channel_mul[0]_205 ;
wire \w_channel_mul[0]_207 ;
wire \w_channel_mul[0]_209 ;
wire \w_channel_mul[0]_211 ;
wire \w_channel_mul[0]_213 ;
wire \w_channel_mul[0]_215 ;
wire \w_channel_mul[0]_217 ;
wire \w_channel_mul[0]_219 ;
wire \w_channel_mul[0]_221 ;
wire \w_channel_mul[0]_223 ;
wire \w_channel_mul[0]_225 ;
wire \w_channel_mul[0]_227 ;
wire \w_channel_mul[0]_229 ;
wire \w_channel_mul[0]_231 ;
wire \w_channel_mul[0]_233 ;
wire \w_channel_mul[0]_235 ;
wire \w_channel_mul[0]_237 ;
wire \w_channel_mul[0]_239 ;
wire \w_channel_mul[0]_241 ;
wire \w_channel_mul[0]_243 ;
wire VCC;
wire GND;
DFF \ff_channel[6]_ins3988  (
.D(\w_channel_mul[0]_90_O7 ),
.CLK(clk_3),
.Q(\ff_channel[6] ) 
);
DFF \ff_channel[5]_ins3989  (
.D(\w_channel_mul[0]_90_O6 ),
.CLK(clk_3),
.Q(\ff_channel[5] ) 
);
DFF \ff_channel[4]_ins3990  (
.D(\w_channel_mul[0]_90_O5 ),
.CLK(clk_3),
.Q(\ff_channel[4] ) 
);
DFF \ff_channel[3]_ins3991  (
.D(\w_channel_mul[0]_90_O4 ),
.CLK(clk_3),
.Q(\ff_channel[3] ) 
);
DFF \ff_channel[2]_ins3992  (
.D(\w_channel_mul[0]_90_O3 ),
.CLK(clk_3),
.Q(\ff_channel[2] ) 
);
DFF \ff_channel[1]_ins3993  (
.D(\w_channel_mul[0]_90_O2 ),
.CLK(clk_3),
.Q(\ff_channel[1] ) 
);
DFF \ff_channel[0]_ins3994  (
.D(\w_channel_mul[0]_90_O1 ),
.CLK(clk_3),
.Q(\ff_channel[0] ) 
);
DFF \ff_channel[7]_ins3995  (
.D(\w_channel_mul[0]_90_O8 ),
.CLK(clk_3),
.Q(\ff_channel[7] ) 
);
ALU \w_channel_mul[0]_86_O0_ins4563  (
.I0(\w_channel_mul[0] ),
.I1(\w_channel_mul[0]_125 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_86_O0 ),
.COUT(\w_channel_mul[0]_86_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O0_ins4563 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O1_ins4564  (
.I0(\w_channel_mul[0]_113 ),
.I1(\w_channel_mul[0]_127 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O0_0_COUT ),
.SUM(\w_channel_mul[0]_86_O1 ),
.COUT(\w_channel_mul[0]_86_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O1_ins4564 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O2_ins4565  (
.I0(\w_channel_mul[0]_115 ),
.I1(\w_channel_mul[0]_129 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O1_0_COUT ),
.SUM(\w_channel_mul[0]_86_O2 ),
.COUT(\w_channel_mul[0]_86_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O2_ins4565 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O3_ins4566  (
.I0(\w_channel_mul[0]_117 ),
.I1(\w_channel_mul[0]_131 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O2_0_COUT ),
.SUM(\w_channel_mul[0]_86_O3 ),
.COUT(\w_channel_mul[0]_86_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O3_ins4566 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O4_ins4567  (
.I0(\w_channel_mul[0]_119 ),
.I1(\w_channel_mul[0]_133 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O3_0_COUT ),
.SUM(\w_channel_mul[0]_86_O4 ),
.COUT(\w_channel_mul[0]_86_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O4_ins4567 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O5_ins4568  (
.I0(\w_channel_mul[0]_121 ),
.I1(\w_channel_mul[0]_135 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O4_0_COUT ),
.SUM(\w_channel_mul[0]_86_O5 ),
.COUT(\w_channel_mul[0]_86_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O5_ins4568 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O6_ins4569  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_137 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O5_0_COUT ),
.SUM(\w_channel_mul[0]_86_O6 ),
.COUT(\w_channel_mul[0]_86_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O6_ins4569 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O7_ins4570  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O6_0_COUT ),
.SUM(\w_channel_mul[0]_86_O7 ),
.COUT(\w_channel_mul[0]_86_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O7_ins4570 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O8_ins4571  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O7_0_COUT ),
.SUM(\w_channel_mul[0]_86_O8 ),
.COUT(\w_channel_mul[0]_86_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O8_ins4571 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O9_ins4572  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O8_0_COUT ),
.SUM(\w_channel_mul[0]_86_O9 ),
.COUT(\w_channel_mul[0]_86_O9_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O9_ins4572 .ALU_MODE=0;
ALU \w_channel_mul[0]_86_O10_ins4573  (
.I0(\w_channel_mul[0]_123 ),
.I1(\w_channel_mul[0]_139 ),
.I3(GND),
.CIN(\w_channel_mul[0]_86_O9_0_COUT ),
.SUM(\w_channel_mul[0]_86_O10 ),
.COUT(\w_channel_mul[0]_86_O10_0_COUT ) 
);
defparam \w_channel_mul[0]_86_O10_ins4573 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O0_ins4575  (
.I0(\w_channel_mul[0]_86_O1 ),
.I1(\w_channel_mul[0]_141 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_88_O0 ),
.COUT(\w_channel_mul[0]_88_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O0_ins4575 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O1_ins4576  (
.I0(\w_channel_mul[0]_86_O2 ),
.I1(\w_channel_mul[0]_143 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O0_0_COUT ),
.SUM(\w_channel_mul[0]_88_O1 ),
.COUT(\w_channel_mul[0]_88_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O1_ins4576 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O2_ins4577  (
.I0(\w_channel_mul[0]_86_O3 ),
.I1(\w_channel_mul[0]_145 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O1_0_COUT ),
.SUM(\w_channel_mul[0]_88_O2 ),
.COUT(\w_channel_mul[0]_88_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O2_ins4577 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O3_ins4578  (
.I0(\w_channel_mul[0]_86_O4 ),
.I1(\w_channel_mul[0]_147 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O2_0_COUT ),
.SUM(\w_channel_mul[0]_88_O3 ),
.COUT(\w_channel_mul[0]_88_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O3_ins4578 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O4_ins4579  (
.I0(\w_channel_mul[0]_86_O5 ),
.I1(\w_channel_mul[0]_149 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O3_0_COUT ),
.SUM(\w_channel_mul[0]_88_O4 ),
.COUT(\w_channel_mul[0]_88_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O4_ins4579 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O5_ins4580  (
.I0(\w_channel_mul[0]_86_O6 ),
.I1(\w_channel_mul[0]_151 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O4_0_COUT ),
.SUM(\w_channel_mul[0]_88_O5 ),
.COUT(\w_channel_mul[0]_88_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O5_ins4580 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O6_ins4581  (
.I0(\w_channel_mul[0]_86_O7 ),
.I1(\w_channel_mul[0]_153 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O5_0_COUT ),
.SUM(\w_channel_mul[0]_88_O6 ),
.COUT(\w_channel_mul[0]_88_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O6_ins4581 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O7_ins4582  (
.I0(\w_channel_mul[0]_86_O8 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O6_0_COUT ),
.SUM(\w_channel_mul[0]_88_O7 ),
.COUT(\w_channel_mul[0]_88_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O7_ins4582 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O8_ins4583  (
.I0(\w_channel_mul[0]_86_O9 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O7_0_COUT ),
.SUM(\w_channel_mul[0]_88_O8 ),
.COUT(\w_channel_mul[0]_88_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O8_ins4583 .ALU_MODE=0;
ALU \w_channel_mul[0]_88_O9_ins4584  (
.I0(\w_channel_mul[0]_86_O10 ),
.I1(\w_channel_mul[0]_155 ),
.I3(GND),
.CIN(\w_channel_mul[0]_88_O8_0_COUT ),
.SUM(\w_channel_mul[0]_88_O9 ),
.COUT(\w_channel_mul[0]_88_O9_0_COUT ) 
);
defparam \w_channel_mul[0]_88_O9_ins4584 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O0_ins4586  (
.I0(\w_channel_mul[0]_88_O1 ),
.I1(\w_channel_mul[0]_157 ),
.I3(GND),
.CIN(GND),
.SUM(\w_channel_mul[0]_90_O0 ),
.COUT(\w_channel_mul[0]_90_O0_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O0_ins4586 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O1_ins4587  (
.I0(\w_channel_mul[0]_88_O2 ),
.I1(\w_channel_mul[0]_159 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O0_0_COUT ),
.SUM(\w_channel_mul[0]_90_O1 ),
.COUT(\w_channel_mul[0]_90_O1_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O1_ins4587 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O2_ins4588  (
.I0(\w_channel_mul[0]_88_O3 ),
.I1(\w_channel_mul[0]_161 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O1_0_COUT ),
.SUM(\w_channel_mul[0]_90_O2 ),
.COUT(\w_channel_mul[0]_90_O2_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O2_ins4588 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O3_ins4589  (
.I0(\w_channel_mul[0]_88_O4 ),
.I1(\w_channel_mul[0]_163 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O2_0_COUT ),
.SUM(\w_channel_mul[0]_90_O3 ),
.COUT(\w_channel_mul[0]_90_O3_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O3_ins4589 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O4_ins4590  (
.I0(\w_channel_mul[0]_88_O5 ),
.I1(\w_channel_mul[0]_165 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O3_0_COUT ),
.SUM(\w_channel_mul[0]_90_O4 ),
.COUT(\w_channel_mul[0]_90_O4_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O4_ins4590 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O5_ins4591  (
.I0(\w_channel_mul[0]_88_O6 ),
.I1(\w_channel_mul[0]_167 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O4_0_COUT ),
.SUM(\w_channel_mul[0]_90_O5 ),
.COUT(\w_channel_mul[0]_90_O5_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O5_ins4591 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O6_ins4592  (
.I0(\w_channel_mul[0]_88_O7 ),
.I1(\w_channel_mul[0]_169 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O5_0_COUT ),
.SUM(\w_channel_mul[0]_90_O6 ),
.COUT(\w_channel_mul[0]_90_O6_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O6_ins4592 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O7_ins4593  (
.I0(\w_channel_mul[0]_88_O8 ),
.I1(\w_channel_mul[0]_171 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O6_0_COUT ),
.SUM(\w_channel_mul[0]_90_O7 ),
.COUT(\w_channel_mul[0]_90_O7_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O7_ins4593 .ALU_MODE=0;
ALU \w_channel_mul[0]_90_O8_ins4594  (
.I0(\w_channel_mul[0]_88_O9 ),
.I1(\w_channel_mul[0]_171 ),
.I3(GND),
.CIN(\w_channel_mul[0]_90_O7_0_COUT ),
.SUM(\w_channel_mul[0]_90_O8 ),
.COUT(\w_channel_mul[0]_90_O8_0_COUT ) 
);
defparam \w_channel_mul[0]_90_O8_ins4594 .ALU_MODE=0;
LUT2 \w_channel_mul[0]_ins5116  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_175 ),
.F(\w_channel_mul[0] ) 
);
defparam \w_channel_mul[0]_ins5116 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5117  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_177 ),
.F(\w_channel_mul[0]_113 ) 
);
defparam \w_channel_mul[0]_ins5117 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5118  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_179 ),
.F(\w_channel_mul[0]_115 ) 
);
defparam \w_channel_mul[0]_ins5118 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5119  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_181 ),
.F(\w_channel_mul[0]_117 ) 
);
defparam \w_channel_mul[0]_ins5119 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5120  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_183 ),
.F(\w_channel_mul[0]_119 ) 
);
defparam \w_channel_mul[0]_ins5120 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5121  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_185 ),
.F(\w_channel_mul[0]_121 ) 
);
defparam \w_channel_mul[0]_ins5121 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5122  (
.I0(\w_channel_mul[0]_175 ),
.I1(\w_channel_mul[0]_187 ),
.F(\w_channel_mul[0]_123 ) 
);
defparam \w_channel_mul[0]_ins5122 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5123  (
.I0(\w_channel_mul[0]_189 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_125 ) 
);
defparam \w_channel_mul[0]_ins5123 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5124  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_127 ) 
);
defparam \w_channel_mul[0]_ins5124 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5125  (
.I0(\w_channel_mul[0]_177 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_129 ) 
);
defparam \w_channel_mul[0]_ins5125 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5126  (
.I0(\w_channel_mul[0]_179 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_131 ) 
);
defparam \w_channel_mul[0]_ins5126 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5127  (
.I0(\w_channel_mul[0]_181 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_133 ) 
);
defparam \w_channel_mul[0]_ins5127 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5128  (
.I0(\w_channel_mul[0]_183 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_135 ) 
);
defparam \w_channel_mul[0]_ins5128 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5129  (
.I0(\w_channel_mul[0]_185 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_137 ) 
);
defparam \w_channel_mul[0]_ins5129 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5130  (
.I0(\w_channel_mul[0]_187 ),
.I1(\w_channel_mul[0]_191 ),
.F(\w_channel_mul[0]_139 ) 
);
defparam \w_channel_mul[0]_ins5130 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5131  (
.I0(\w_channel_mul[0]_189 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_141 ) 
);
defparam \w_channel_mul[0]_ins5131 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5132  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_143 ) 
);
defparam \w_channel_mul[0]_ins5132 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5133  (
.I0(\w_channel_mul[0]_177 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_145 ) 
);
defparam \w_channel_mul[0]_ins5133 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5134  (
.I0(\w_channel_mul[0]_179 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_147 ) 
);
defparam \w_channel_mul[0]_ins5134 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5135  (
.I0(\w_channel_mul[0]_181 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_149 ) 
);
defparam \w_channel_mul[0]_ins5135 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5136  (
.I0(\w_channel_mul[0]_183 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_151 ) 
);
defparam \w_channel_mul[0]_ins5136 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5137  (
.I0(\w_channel_mul[0]_185 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_153 ) 
);
defparam \w_channel_mul[0]_ins5137 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5138  (
.I0(\w_channel_mul[0]_187 ),
.I1(\w_channel_mul[0]_193 ),
.F(\w_channel_mul[0]_155 ) 
);
defparam \w_channel_mul[0]_ins5138 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5139  (
.I0(\w_channel_mul[0]_189 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_157 ) 
);
defparam \w_channel_mul[0]_ins5139 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5140  (
.I0(\w_channel_mul[0]_173 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_159 ) 
);
defparam \w_channel_mul[0]_ins5140 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5141  (
.I0(\w_channel_mul[0]_177 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_161 ) 
);
defparam \w_channel_mul[0]_ins5141 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5142  (
.I0(\w_channel_mul[0]_179 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_163 ) 
);
defparam \w_channel_mul[0]_ins5142 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5143  (
.I0(\w_channel_mul[0]_181 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_165 ) 
);
defparam \w_channel_mul[0]_ins5143 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5144  (
.I0(\w_channel_mul[0]_183 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_167 ) 
);
defparam \w_channel_mul[0]_ins5144 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5145  (
.I0(\w_channel_mul[0]_185 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_169 ) 
);
defparam \w_channel_mul[0]_ins5145 .INIT=4'h1;
LUT2 \w_channel_mul[0]_ins5146  (
.I0(\w_channel_mul[0]_187 ),
.I1(\w_channel_mul[0]_195 ),
.F(\w_channel_mul[0]_171 ) 
);
defparam \w_channel_mul[0]_ins5146 .INIT=4'h1;
LUT4 \w_channel_mul[0]_ins5305  (
.I0(n553),
.I1(\ff_wave_c0[1] ),
.I2(\w_channel_mul[0]_197 ),
.I3(\w_channel_mul[0]_199 ),
.F(\w_channel_mul[0]_173 ) 
);
defparam \w_channel_mul[0]_ins5305 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5306  (
.I0(n553),
.I1(\ff_reg_volume_c0[0] ),
.I2(\w_channel_mul[0]_201 ),
.I3(\w_channel_mul[0]_203 ),
.F(\w_channel_mul[0]_175 ) 
);
defparam \w_channel_mul[0]_ins5306 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5307  (
.I0(n553),
.I1(\ff_wave_c0[2] ),
.I2(\w_channel_mul[0]_205 ),
.I3(\w_channel_mul[0]_207 ),
.F(\w_channel_mul[0]_177 ) 
);
defparam \w_channel_mul[0]_ins5307 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5308  (
.I0(n553),
.I1(\ff_wave_c0[3] ),
.I2(\w_channel_mul[0]_209 ),
.I3(\w_channel_mul[0]_211 ),
.F(\w_channel_mul[0]_179 ) 
);
defparam \w_channel_mul[0]_ins5308 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5309  (
.I0(n553),
.I1(\ff_wave_c0[4] ),
.I2(\w_channel_mul[0]_213 ),
.I3(\w_channel_mul[0]_215 ),
.F(\w_channel_mul[0]_181 ) 
);
defparam \w_channel_mul[0]_ins5309 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5310  (
.I0(n553),
.I1(\ff_wave_c0[5] ),
.I2(\w_channel_mul[0]_217 ),
.I3(\w_channel_mul[0]_219 ),
.F(\w_channel_mul[0]_183 ) 
);
defparam \w_channel_mul[0]_ins5310 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5311  (
.I0(n553),
.I1(\ff_wave_c0[6] ),
.I2(\w_channel_mul[0]_221 ),
.I3(\w_channel_mul[0]_223 ),
.F(\w_channel_mul[0]_185 ) 
);
defparam \w_channel_mul[0]_ins5311 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5312  (
.I0(n553),
.I1(\ff_wave_c0[7] ),
.I2(\w_channel_mul[0]_225 ),
.I3(\w_channel_mul[0]_227 ),
.F(\w_channel_mul[0]_187 ) 
);
defparam \w_channel_mul[0]_ins5312 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5313  (
.I0(n553),
.I1(\ff_wave_c0[0] ),
.I2(\w_channel_mul[0]_229 ),
.I3(\w_channel_mul[0]_231 ),
.F(\w_channel_mul[0]_189 ) 
);
defparam \w_channel_mul[0]_ins5313 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5314  (
.I0(n553),
.I1(\ff_reg_volume_c0[1] ),
.I2(\w_channel_mul[0]_233 ),
.I3(\w_channel_mul[0]_235 ),
.F(\w_channel_mul[0]_191 ) 
);
defparam \w_channel_mul[0]_ins5314 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5315  (
.I0(n553),
.I1(\ff_reg_volume_c0[2] ),
.I2(\w_channel_mul[0]_237 ),
.I3(\w_channel_mul[0]_239 ),
.F(\w_channel_mul[0]_193 ) 
);
defparam \w_channel_mul[0]_ins5315 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5316  (
.I0(n553),
.I1(\ff_reg_volume_c0[3] ),
.I2(\w_channel_mul[0]_241 ),
.I3(\w_channel_mul[0]_243 ),
.F(\w_channel_mul[0]_195 ) 
);
defparam \w_channel_mul[0]_ins5316 .INIT=16'h0700;
LUT4 \w_channel_mul[0]_ins5362  (
.I0(\ff_wave_d0[1] ),
.I1(\ff_wave_e0[1] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_197 ) 
);
defparam \w_channel_mul[0]_ins5362 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5363  (
.I0(n283),
.I1(\ff_wave_a0[1] ),
.I2(\ff_wave_b0[1] ),
.I3(n145),
.F(\w_channel_mul[0]_199 ) 
);
defparam \w_channel_mul[0]_ins5363 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5364  (
.I0(\ff_reg_volume_d0[0] ),
.I1(\ff_reg_volume_e0[0] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_201 ) 
);
defparam \w_channel_mul[0]_ins5364 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5365  (
.I0(n283),
.I1(\ff_reg_volume_a0[0] ),
.I2(\ff_reg_volume_b0[0] ),
.I3(n145),
.F(\w_channel_mul[0]_203 ) 
);
defparam \w_channel_mul[0]_ins5365 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5366  (
.I0(\ff_wave_d0[2] ),
.I1(\ff_wave_e0[2] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_205 ) 
);
defparam \w_channel_mul[0]_ins5366 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5367  (
.I0(n283),
.I1(\ff_wave_a0[2] ),
.I2(\ff_wave_b0[2] ),
.I3(n145),
.F(\w_channel_mul[0]_207 ) 
);
defparam \w_channel_mul[0]_ins5367 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5368  (
.I0(\ff_wave_d0[3] ),
.I1(\ff_wave_e0[3] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_209 ) 
);
defparam \w_channel_mul[0]_ins5368 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5369  (
.I0(n283),
.I1(\ff_wave_a0[3] ),
.I2(\ff_wave_b0[3] ),
.I3(n145),
.F(\w_channel_mul[0]_211 ) 
);
defparam \w_channel_mul[0]_ins5369 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5370  (
.I0(\ff_wave_d0[4] ),
.I1(\ff_wave_e0[4] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_213 ) 
);
defparam \w_channel_mul[0]_ins5370 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5371  (
.I0(n283),
.I1(\ff_wave_a0[4] ),
.I2(\ff_wave_b0[4] ),
.I3(n145),
.F(\w_channel_mul[0]_215 ) 
);
defparam \w_channel_mul[0]_ins5371 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5372  (
.I0(\ff_wave_d0[5] ),
.I1(\ff_wave_e0[5] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_217 ) 
);
defparam \w_channel_mul[0]_ins5372 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5373  (
.I0(n283),
.I1(\ff_wave_a0[5] ),
.I2(\ff_wave_b0[5] ),
.I3(n145),
.F(\w_channel_mul[0]_219 ) 
);
defparam \w_channel_mul[0]_ins5373 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5374  (
.I0(\ff_wave_d0[6] ),
.I1(\ff_wave_e0[6] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_221 ) 
);
defparam \w_channel_mul[0]_ins5374 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5375  (
.I0(n283),
.I1(\ff_wave_a0[6] ),
.I2(\ff_wave_b0[6] ),
.I3(n145),
.F(\w_channel_mul[0]_223 ) 
);
defparam \w_channel_mul[0]_ins5375 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5376  (
.I0(\ff_wave_d0[7] ),
.I1(\ff_wave_e0[7] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_225 ) 
);
defparam \w_channel_mul[0]_ins5376 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5377  (
.I0(n283),
.I1(\ff_wave_a0[7] ),
.I2(\ff_wave_b0[7] ),
.I3(n145),
.F(\w_channel_mul[0]_227 ) 
);
defparam \w_channel_mul[0]_ins5377 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5378  (
.I0(\ff_wave_d0[0] ),
.I1(\ff_wave_e0[0] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_229 ) 
);
defparam \w_channel_mul[0]_ins5378 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5379  (
.I0(n283),
.I1(\ff_wave_a0[0] ),
.I2(\ff_wave_b0[0] ),
.I3(n145),
.F(\w_channel_mul[0]_231 ) 
);
defparam \w_channel_mul[0]_ins5379 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5380  (
.I0(\ff_reg_volume_d0[1] ),
.I1(\ff_reg_volume_e0[1] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_233 ) 
);
defparam \w_channel_mul[0]_ins5380 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5381  (
.I0(n283),
.I1(\ff_reg_volume_a0[1] ),
.I2(\ff_reg_volume_b0[1] ),
.I3(n145),
.F(\w_channel_mul[0]_235 ) 
);
defparam \w_channel_mul[0]_ins5381 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5382  (
.I0(\ff_reg_volume_d0[2] ),
.I1(\ff_reg_volume_e0[2] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_237 ) 
);
defparam \w_channel_mul[0]_ins5382 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5383  (
.I0(n283),
.I1(\ff_reg_volume_a0[2] ),
.I2(\ff_reg_volume_b0[2] ),
.I3(n145),
.F(\w_channel_mul[0]_239 ) 
);
defparam \w_channel_mul[0]_ins5383 .INIT=16'h0777;
LUT4 \w_channel_mul[0]_ins5384  (
.I0(\ff_reg_volume_d0[3] ),
.I1(\ff_reg_volume_e0[3] ),
.I2(\ff_active[0] ),
.I3(n121),
.F(\w_channel_mul[0]_241 ) 
);
defparam \w_channel_mul[0]_ins5384 .INIT=16'hCA00;
LUT4 \w_channel_mul[0]_ins5385  (
.I0(n283),
.I1(\ff_reg_volume_a0[3] ),
.I2(\ff_reg_volume_b0[3] ),
.I3(n145),
.F(\w_channel_mul[0]_243 ) 
);
defparam \w_channel_mul[0]_ins5385 .INIT=16'h0777;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer/u_ram00  (\sram_d[0] ,\sram_d[1] ,\sram_d[2] ,\sram_d[3] ,\sram_d[4] ,\sram_d[5] ,\sram_d[6] ,\sram_d[7] ,\w_sram_a0[0]_7 ,\w_sram_a0[1]_7 ,\w_sram_a0[2]_7 ,\w_sram_a0[3]_7 ,\w_sram_a0[4]_7 ,\w_sram_a0[5] ,\w_sram_a0[6] ,\w_sram_a0[7] ,sram_we,clk_3,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input \sram_d[0] ;
input \sram_d[1] ;
input \sram_d[2] ;
input \sram_d[3] ;
input \sram_d[4] ;
input \sram_d[5] ;
input \sram_d[6] ;
input \sram_d[7] ;
input \w_sram_a0[0]_7 ;
input \w_sram_a0[1]_7 ;
input \w_sram_a0[2]_7 ;
input \w_sram_a0[3]_7 ;
input \w_sram_a0[4]_7 ;
input \w_sram_a0[5] ;
input \w_sram_a0[6] ;
input \w_sram_a0[7] ;
input sram_we;
input clk_3;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire ram_array_4_DO31;
wire ram_array_4_DO30;
wire ram_array_4_DO29;
wire ram_array_4_DO28;
wire ram_array_4_DO27;
wire ram_array_4_DO26;
wire ram_array_4_DO25;
wire ram_array_4_DO24;
wire ram_array_4_DO23;
wire ram_array_4_DO22;
wire ram_array_4_DO21;
wire ram_array_4_DO20;
wire ram_array_4_DO19;
wire ram_array_4_DO18;
wire ram_array_4_DO17;
wire ram_array_4_DO16;
wire ram_array_4_DO15;
wire ram_array_4_DO14;
wire ram_array_4_DO13;
wire ram_array_4_DO12;
wire ram_array_4_DO11;
wire ram_array_4_DO10;
wire ram_array_4_DO9;
wire ram_array_4_DO8;
wire ram_array_4_DO7;
wire ram_array_4_DO6;
wire ram_array_4_DO5;
wire ram_array_4_DO4;
wire ram_array_4_DO3;
wire ram_array_4_DO2;
wire ram_array_4_DO1;
wire ram_array;
wire VCC;
wire GND;
SP ram_array_ins4541 (
.DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] }),
.BLKSEL({GND,GND,GND}),
.AD({GND,GND,GND,\w_sram_a0[7] ,\w_sram_a0[6] ,\w_sram_a0[5] ,\w_sram_a0[4]_7 ,\w_sram_a0[3]_7 ,\w_sram_a0[2]_7 ,\w_sram_a0[1]_7 ,\w_sram_a0[0]_7 ,GND,GND,GND}),
.WRE(sram_we),
.CLK(clk_3),
.CE(VCC),
.OCE(GND),
.RESET(GND),
.DO({ram_array_4_DO31,ram_array_4_DO30,ram_array_4_DO29,ram_array_4_DO28,ram_array_4_DO27,ram_array_4_DO26,ram_array_4_DO25,ram_array_4_DO24,ram_array_4_DO23,ram_array_4_DO22,ram_array_4_DO21,ram_array_4_DO20,ram_array_4_DO19,ram_array_4_DO18,ram_array_4_DO17,ram_array_4_DO16,ram_array_4_DO15,ram_array_4_DO14,ram_array_4_DO13,ram_array_4_DO12,ram_array_4_DO11,ram_array_4_DO10,ram_array_4_DO9,ram_array_4_DO8,ram_array_4_DO7,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array}) 
);
defparam ram_array_ins4541.BIT_WIDTH=8;
defparam ram_array_ins4541.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ram_array_ins4541.READ_MODE=1'b0;
defparam ram_array_ins4541.RESET_MODE="SYNC";
defparam ram_array_ins4541.WRITE_MODE=2'b00;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_channel_mixer  (clk_3,n42,sram_oe,reg_scci_enable,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,sram_we,ff_reg_enable_c0,ff_reg_enable_d0,ff_reg_enable_e0,ff_reg_enable_a0,ff_reg_enable_b0,\sram_a[0] ,\sram_a[1] ,\sram_a[2] ,\sram_a[3] ,\sram_a[4] ,ff_wave_reset,n964_7,\ff_reg_frequency_count_e0[0] ,n3,\ff_reg_frequency_count_e0[1] ,n3_45,\ff_reg_frequency_count_e0[2] ,n3_43,\ff_reg_frequency_count_e0[3] ,n3_41,\ff_reg_frequency_count_e0[4] ,n3_39,n940_7,n952_7,n891,n940,n952,n964,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[9] ,n891_13,n891_9,n3_33,n3_35,n3_37,n3_25,n3_27,n3_29,n3_31,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e0[5] ,\reg_bank3[7] ,n111_9,slot_a_13,slot_a_5,slot_a_7,slot_a_15,slot_a_17,n111,slot_a_9,slot_a_11,\ff_reg_volume_c0[0] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_c0[3] ,\ff_reg_volume_d0[0] ,\ff_reg_volume_e0[0] ,\ff_reg_volume_a0[0] ,\ff_reg_volume_b0[0] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_d0[3] ,\ff_reg_volume_e0[3] ,\ff_reg_volume_a0[3] ,\ff_reg_volume_b0[3] ,\sram_d[0] ,\sram_d[1] ,\sram_d[2] ,\sram_d[3] ,\sram_d[4] ,\sram_d[5] ,\sram_d[6] ,\sram_d[7] ,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,ff_sram_q_en,\ff_active[1] ,\ff_active[0] ,n553,\ff_wave_address_a[3] ,n563,n553_9,n563_11,n563_13,n563_15,n553_11,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7);
input clk_3;
input n42;
input sram_oe;
input reg_scci_enable;
input \sram_id[2] ;
input \sram_id[1] ;
input \sram_id[0] ;
input sram_we;
input ff_reg_enable_c0;
input ff_reg_enable_d0;
input ff_reg_enable_e0;
input ff_reg_enable_a0;
input ff_reg_enable_b0;
input \sram_a[0] ;
input \sram_a[1] ;
input \sram_a[2] ;
input \sram_a[3] ;
input \sram_a[4] ;
input ff_wave_reset;
input n964_7;
input \ff_reg_frequency_count_e0[0] ;
input n3;
input \ff_reg_frequency_count_e0[1] ;
input n3_45;
input \ff_reg_frequency_count_e0[2] ;
input n3_43;
input \ff_reg_frequency_count_e0[3] ;
input n3_41;
input \ff_reg_frequency_count_e0[4] ;
input n3_39;
input n940_7;
input n952_7;
input n891;
input n940;
input n952;
input n964;
input \ff_reg_frequency_count_e0[11] ;
input \ff_reg_frequency_count_e0[10] ;
input \ff_reg_frequency_count_e0[9] ;
input n891_13;
input n891_9;
input n3_33;
input n3_35;
input n3_37;
input n3_25;
input n3_27;
input n3_29;
input n3_31;
input \ff_reg_frequency_count_e0[8] ;
input \ff_reg_frequency_count_e0[7] ;
input \ff_reg_frequency_count_e0[6] ;
input \ff_reg_frequency_count_e0[5] ;
input \reg_bank3[7] ;
input n111_9;
input slot_a_13;
input slot_a_5;
input slot_a_7;
input slot_a_15;
input slot_a_17;
input n111;
input slot_a_9;
input slot_a_11;
input \ff_reg_volume_c0[0] ;
input \ff_reg_volume_c0[1] ;
input \ff_reg_volume_c0[2] ;
input \ff_reg_volume_c0[3] ;
input \ff_reg_volume_d0[0] ;
input \ff_reg_volume_e0[0] ;
input \ff_reg_volume_a0[0] ;
input \ff_reg_volume_b0[0] ;
input \ff_reg_volume_d0[1] ;
input \ff_reg_volume_e0[1] ;
input \ff_reg_volume_a0[1] ;
input \ff_reg_volume_b0[1] ;
input \ff_reg_volume_d0[2] ;
input \ff_reg_volume_e0[2] ;
input \ff_reg_volume_a0[2] ;
input \ff_reg_volume_b0[2] ;
input \ff_reg_volume_d0[3] ;
input \ff_reg_volume_e0[3] ;
input \ff_reg_volume_a0[3] ;
input \ff_reg_volume_b0[3] ;
input \sram_d[0] ;
input \sram_d[1] ;
input \sram_d[2] ;
input \sram_d[3] ;
input \sram_d[4] ;
input \sram_d[5] ;
input \sram_d[6] ;
input \sram_d[7] ;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output ff_sram_q_en;
output \ff_active[1] ;
output \ff_active[0] ;
output n553;
output \ff_wave_address_a[3] ;
output n563;
output n553_9;
output n563_11;
output n563_13;
output n563_15;
output n553_11;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
wire VCC;
wire ff_wave_update0;
wire \ff_wave_a0[7] ;
wire \ff_wave_a0[6] ;
wire \ff_wave_a0[5] ;
wire \ff_wave_a0[4] ;
wire \ff_wave_a0[3] ;
wire \ff_wave_a0[2] ;
wire \ff_wave_a0[1] ;
wire \ff_wave_a0[0] ;
wire \ff_wave_b0[7] ;
wire \ff_wave_b0[6] ;
wire \ff_wave_b0[5] ;
wire \ff_wave_b0[4] ;
wire \ff_wave_b0[3] ;
wire \ff_wave_b0[2] ;
wire \ff_wave_b0[1] ;
wire \ff_wave_b0[0] ;
wire \ff_wave_c0[7] ;
wire \ff_wave_c0[6] ;
wire \ff_wave_c0[5] ;
wire \ff_wave_c0[4] ;
wire \ff_wave_c0[3] ;
wire \ff_wave_c0[2] ;
wire \ff_wave_c0[1] ;
wire \ff_wave_c0[0] ;
wire \ff_wave_d0[7] ;
wire \ff_wave_d0[6] ;
wire \ff_wave_d0[5] ;
wire \ff_wave_d0[4] ;
wire \ff_wave_d0[3] ;
wire \ff_wave_d0[2] ;
wire \ff_wave_d0[1] ;
wire \ff_wave_d0[0] ;
wire \ff_wave_e0[7] ;
wire \ff_wave_e0[6] ;
wire \ff_wave_e0[5] ;
wire \ff_wave_e0[4] ;
wire \ff_wave_e0[3] ;
wire \ff_wave_e0[2] ;
wire \ff_wave_e0[1] ;
wire \ff_wave_e0[0] ;
wire \ff_left_integ[10]_3 ;
wire \ff_left_integ[9] ;
wire \ff_left_integ[8] ;
wire \ff_left_integ[7] ;
wire \ff_left_integ[6] ;
wire \ff_left_integ[5] ;
wire \ff_left_integ[4] ;
wire \ff_left_integ[3] ;
wire \ff_left_integ[2] ;
wire \ff_left_integ[1] ;
wire \ff_left_integ[0] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire ff_sram_q_en;
wire \ff_active[2] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire ff_active_delay_5;
wire n296;
wire n296_1_COUT;
wire n295;
wire n295_1_COUT;
wire n294;
wire n294_1_COUT;
wire n293;
wire n293_1_COUT;
wire n292;
wire n292_1_COUT;
wire n291;
wire n291_1_COUT;
wire n290;
wire n290_1_COUT;
wire n289_2;
wire n289_1_COUT;
wire n288;
wire n288_1_COUT;
wire n287;
wire n287_1_COUT;
wire n286;
wire n286_1_COUT;
wire \w_sram_a0[7] ;
wire \w_sram_a0[6] ;
wire \w_sram_a0[5] ;
wire n283;
wire \ff_left_integ[10] ;
wire ff_active_delay;
wire n40;
wire n39;
wire \w_sram_a0[4] ;
wire \w_sram_a0[3] ;
wire \w_sram_a0[2] ;
wire \w_sram_a0[1] ;
wire \w_sram_a0[0] ;
wire n121;
wire n145;
wire n289_12;
wire n289_16;
wire n289_18;
wire n289_20;
wire n297;
wire n298;
wire n299;
wire n300;
wire n301;
wire n302;
wire n303;
wire n304;
wire n305;
wire n306;
wire n307_7;
wire n153;
wire \w_sram_a0[6]_7 ;
wire n42_7;
wire \w_sram_a0[0]_7 ;
wire \w_sram_a0[1]_7 ;
wire \w_sram_a0[2]_7 ;
wire \w_sram_a0[3]_7 ;
wire \w_sram_a0[4]_7 ;
wire n129_9;
wire n137_9;
wire n41;
wire n121_11;
wire n145_11;
wire \w_left_channel0[6] ;
wire \w_left_channel0[5] ;
wire \w_left_channel0[4] ;
wire \w_left_channel0[3] ;
wire \w_left_channel0[2] ;
wire \w_left_channel0[1] ;
wire \w_left_channel0[0] ;
wire n289;
wire \ff_active[2]_11 ;
wire \ff_wave_address_e[4] ;
wire \ff_wave_address_e[3] ;
wire \ff_wave_address_e[2] ;
wire \ff_wave_address_e[1] ;
wire \ff_wave_address_e[0] ;
wire n553;
wire \ff_wave_address_a[3] ;
wire n563;
wire n553_9;
wire n563_11;
wire n563_13;
wire n563_15;
wire n553_11;
wire wave_update;
wire n3_11;
wire n3_13;
wire n3_15;
wire n3_17;
wire n3_19;
wire \ff_channel[6] ;
wire \ff_channel[5] ;
wire \ff_channel[4] ;
wire \ff_channel[3] ;
wire \ff_channel[2] ;
wire \ff_channel[1] ;
wire \ff_channel[0] ;
wire \ff_channel[7] ;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire GND;
VCC VCC_ins3078 (
.V(VCC) 
);
GSR VCC_ins3116 (
.GSRI(VCC) 
);
DFF ff_wave_update0_ins3802 (
.D(wave_update),
.CLK(clk_3),
.Q(ff_wave_update0) 
);
DFFCE \ff_wave_a0[7]_ins3803  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[7] ) 
);
DFFCE \ff_wave_a0[6]_ins3804  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[6] ) 
);
DFFCE \ff_wave_a0[5]_ins3805  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[5] ) 
);
DFFCE \ff_wave_a0[4]_ins3806  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[4] ) 
);
DFFCE \ff_wave_a0[3]_ins3807  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[3] ) 
);
DFFCE \ff_wave_a0[2]_ins3808  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[2] ) 
);
DFFCE \ff_wave_a0[1]_ins3809  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[1] ) 
);
DFFCE \ff_wave_a0[0]_ins3810  (
.D(ram_array),
.CLK(clk_3),
.CE(n153),
.CLEAR(n42),
.Q(\ff_wave_a0[0] ) 
);
DFFCE \ff_wave_b0[7]_ins3811  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[7] ) 
);
DFFCE \ff_wave_b0[6]_ins3812  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[6] ) 
);
DFFCE \ff_wave_b0[5]_ins3813  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[5] ) 
);
DFFCE \ff_wave_b0[4]_ins3814  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[4] ) 
);
DFFCE \ff_wave_b0[3]_ins3815  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[3] ) 
);
DFFCE \ff_wave_b0[2]_ins3816  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[2] ) 
);
DFFCE \ff_wave_b0[1]_ins3817  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[1] ) 
);
DFFCE \ff_wave_b0[0]_ins3818  (
.D(ram_array),
.CLK(clk_3),
.CE(n145_11),
.CLEAR(n42),
.Q(\ff_wave_b0[0] ) 
);
DFFCE \ff_wave_c0[7]_ins3819  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[7] ) 
);
DFFCE \ff_wave_c0[6]_ins3820  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[6] ) 
);
DFFCE \ff_wave_c0[5]_ins3821  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[5] ) 
);
DFFCE \ff_wave_c0[4]_ins3822  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[4] ) 
);
DFFCE \ff_wave_c0[3]_ins3823  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[3] ) 
);
DFFCE \ff_wave_c0[2]_ins3824  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[2] ) 
);
DFFCE \ff_wave_c0[1]_ins3825  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[1] ) 
);
DFFCE \ff_wave_c0[0]_ins3826  (
.D(ram_array),
.CLK(clk_3),
.CE(n137_9),
.CLEAR(n42),
.Q(\ff_wave_c0[0] ) 
);
DFFCE \ff_wave_d0[7]_ins3827  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[7] ) 
);
DFFCE \ff_wave_d0[6]_ins3828  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[6] ) 
);
DFFCE \ff_wave_d0[5]_ins3829  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[5] ) 
);
DFFCE \ff_wave_d0[4]_ins3830  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[4] ) 
);
DFFCE \ff_wave_d0[3]_ins3831  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[3] ) 
);
DFFCE \ff_wave_d0[2]_ins3832  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[2] ) 
);
DFFCE \ff_wave_d0[1]_ins3833  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[1] ) 
);
DFFCE \ff_wave_d0[0]_ins3834  (
.D(ram_array),
.CLK(clk_3),
.CE(n129_9),
.CLEAR(n42),
.Q(\ff_wave_d0[0] ) 
);
DFFCE \ff_wave_e0[7]_ins3835  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[7] ) 
);
DFFCE \ff_wave_e0[6]_ins3836  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[6] ) 
);
DFFCE \ff_wave_e0[5]_ins3837  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[5] ) 
);
DFFCE \ff_wave_e0[4]_ins3838  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[4] ) 
);
DFFCE \ff_wave_e0[3]_ins3839  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[3] ) 
);
DFFCE \ff_wave_e0[2]_ins3840  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[2] ) 
);
DFFCE \ff_wave_e0[1]_ins3841  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[1] ) 
);
DFFCE \ff_wave_e0[0]_ins3842  (
.D(ram_array),
.CLK(clk_3),
.CE(n121_11),
.CLEAR(n42),
.Q(\ff_wave_e0[0] ) 
);
DFFCE \ff_left_integ[10]_ins3843  (
.D(n297),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[10]_3 ) 
);
DFFCE \ff_left_integ[9]_ins3845  (
.D(n298),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[9] ) 
);
DFFCE \ff_left_integ[8]_ins3847  (
.D(n299),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[8] ) 
);
DFFCE \ff_left_integ[7]_ins3849  (
.D(n300),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[7] ) 
);
DFFCE \ff_left_integ[6]_ins3851  (
.D(n301),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[6] ) 
);
DFFCE \ff_left_integ[5]_ins3853  (
.D(n302),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[5] ) 
);
DFFCE \ff_left_integ[4]_ins3855  (
.D(n303),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[4] ) 
);
DFFCE \ff_left_integ[3]_ins3857  (
.D(n304),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[3] ) 
);
DFFCE \ff_left_integ[2]_ins3859  (
.D(n305),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[2] ) 
);
DFFCE \ff_left_integ[1]_ins3861  (
.D(n306),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[1] ) 
);
DFFCE \ff_left_integ[0]_ins3863  (
.D(n307_7),
.CLK(clk_3),
.CE(\ff_left_integ[10] ),
.CLEAR(n42),
.Q(\ff_left_integ[0] ) 
);
DFFCE \ff_left_out[10]_ins3865  (
.D(\ff_left_integ[10]_3 ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[10] ) 
);
DFFCE \ff_left_out[9]_ins3866  (
.D(\ff_left_integ[9] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[9] ) 
);
DFFCE \ff_left_out[8]_ins3867  (
.D(\ff_left_integ[8] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[8] ) 
);
DFFCE \ff_left_out[7]_ins3868  (
.D(\ff_left_integ[7] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[7] ) 
);
DFFCE \ff_left_out[6]_ins3869  (
.D(\ff_left_integ[6] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[6] ) 
);
DFFCE \ff_left_out[5]_ins3870  (
.D(\ff_left_integ[5] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[5] ) 
);
DFFCE \ff_left_out[4]_ins3871  (
.D(\ff_left_integ[4] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[4] ) 
);
DFFCE \ff_left_out[3]_ins3872  (
.D(\ff_left_integ[3] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[3] ) 
);
DFFCE \ff_left_out[2]_ins3873  (
.D(\ff_left_integ[2] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[2] ) 
);
DFFCE \ff_left_out[1]_ins3874  (
.D(\ff_left_integ[1] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[1] ) 
);
DFFCE \ff_left_out[0]_ins3875  (
.D(\ff_left_integ[0] ),
.CLK(clk_3),
.CE(n283),
.CLEAR(n42),
.Q(\ff_left_out[0] ) 
);
DFFC ff_sram_q_en_ins3876 (
.D(sram_oe),
.CLK(clk_3),
.CLEAR(n42),
.Q(ff_sram_q_en) 
);
DFFCE \ff_active[2]_ins4147  (
.D(n39),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[2] ) 
);
defparam \ff_active[2]_ins4147 .INIT=1'b0;
DFFCE \ff_active[1]_ins4150  (
.D(n40),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[1] ) 
);
defparam \ff_active[1]_ins4150 .INIT=1'b0;
DFFCE \ff_active[0]_ins4153  (
.D(n41),
.CLK(clk_3),
.CE(\ff_active[2]_11 ),
.CLEAR(n42),
.Q(\ff_active[0] ) 
);
defparam \ff_active[0]_ins4153 .INIT=1'b0;
DFFCE ff_active_delay_ins4157 (
.D(n42_7),
.CLK(clk_3),
.CE(ff_active_delay),
.CLEAR(n42),
.Q(ff_active_delay_5) 
);
defparam ff_active_delay_ins4157.INIT=1'b0;
ALU n296_ins4542 (
.I0(\ff_left_integ[0] ),
.I1(\w_left_channel0[0] ),
.I3(GND),
.CIN(GND),
.SUM(n296),
.COUT(n296_1_COUT) 
);
defparam n296_ins4542.ALU_MODE=0;
ALU n295_ins4543 (
.I0(\ff_left_integ[1] ),
.I1(\w_left_channel0[1] ),
.I3(GND),
.CIN(n296_1_COUT),
.SUM(n295),
.COUT(n295_1_COUT) 
);
defparam n295_ins4543.ALU_MODE=0;
ALU n294_ins4544 (
.I0(\ff_left_integ[2] ),
.I1(\w_left_channel0[2] ),
.I3(GND),
.CIN(n295_1_COUT),
.SUM(n294),
.COUT(n294_1_COUT) 
);
defparam n294_ins4544.ALU_MODE=0;
ALU n293_ins4545 (
.I0(\ff_left_integ[3] ),
.I1(\w_left_channel0[3] ),
.I3(GND),
.CIN(n294_1_COUT),
.SUM(n293),
.COUT(n293_1_COUT) 
);
defparam n293_ins4545.ALU_MODE=0;
ALU n292_ins4546 (
.I0(\ff_left_integ[4] ),
.I1(\w_left_channel0[4] ),
.I3(GND),
.CIN(n293_1_COUT),
.SUM(n292),
.COUT(n292_1_COUT) 
);
defparam n292_ins4546.ALU_MODE=0;
ALU n291_ins4547 (
.I0(\ff_left_integ[5] ),
.I1(\w_left_channel0[5] ),
.I3(GND),
.CIN(n292_1_COUT),
.SUM(n291),
.COUT(n291_1_COUT) 
);
defparam n291_ins4547.ALU_MODE=0;
ALU n290_ins4548 (
.I0(\ff_left_integ[6] ),
.I1(\w_left_channel0[6] ),
.I3(GND),
.CIN(n291_1_COUT),
.SUM(n290),
.COUT(n290_1_COUT) 
);
defparam n290_ins4548.ALU_MODE=0;
ALU n289_ins4549 (
.I0(\ff_left_integ[7] ),
.I1(n289),
.I3(GND),
.CIN(n290_1_COUT),
.SUM(n289_2),
.COUT(n289_1_COUT) 
);
defparam n289_ins4549.ALU_MODE=0;
ALU n288_ins4551 (
.I0(\ff_left_integ[8] ),
.I1(GND),
.I3(GND),
.CIN(n289_1_COUT),
.SUM(n288),
.COUT(n288_1_COUT) 
);
defparam n288_ins4551.ALU_MODE=0;
ALU n287_ins4552 (
.I0(\ff_left_integ[9] ),
.I1(GND),
.I3(GND),
.CIN(n288_1_COUT),
.SUM(n287),
.COUT(n287_1_COUT) 
);
defparam n287_ins4552.ALU_MODE=0;
ALU n286_ins4553 (
.I0(\ff_left_integ[10]_3 ),
.I1(GND),
.I3(GND),
.CIN(n287_1_COUT),
.SUM(n286),
.COUT(n286_1_COUT) 
);
defparam n286_ins4553.ALU_MODE=0;
LUT4 \w_sram_a0[7]_ins4979  (
.I0(reg_scci_enable),
.I1(\ff_active[2] ),
.I2(\sram_id[2] ),
.I3(\ff_left_integ[10] ),
.F(\w_sram_a0[7] ) 
);
defparam \w_sram_a0[7]_ins4979 .INIT=16'h88F0;
LUT4 \w_sram_a0[6]_ins4980  (
.I0(\ff_left_integ[10] ),
.I1(\sram_id[1] ),
.I2(\ff_active[1] ),
.I3(\w_sram_a0[6]_7 ),
.F(\w_sram_a0[6] ) 
);
defparam \w_sram_a0[6]_ins4980 .INIT=16'hE0EE;
LUT4 \w_sram_a0[5]_ins4981  (
.I0(\ff_left_integ[10] ),
.I1(\sram_id[0] ),
.I2(\ff_active[0] ),
.I3(\w_sram_a0[6]_7 ),
.F(\w_sram_a0[5] ) 
);
defparam \w_sram_a0[5]_ins4981 .INIT=16'hE0EE;
LUT3 n283_ins4987 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.F(n283) 
);
defparam n283_ins4987.INIT=8'h10;
LUT2 \ff_left_integ[10]_ins5101  (
.I0(sram_oe),
.I1(sram_we),
.F(\ff_left_integ[10] ) 
);
defparam \ff_left_integ[10]_ins5101 .INIT=4'h1;
LUT4 ff_active_delay_ins5104 (
.I0(ff_active_delay_5),
.I1(\ff_active[0] ),
.I2(n121),
.I3(\ff_left_integ[10] ),
.F(ff_active_delay) 
);
defparam ff_active_delay_ins5104.INIT=16'hE0FF;
LUT3 n40_ins5240 (
.I0(\ff_active[2] ),
.I1(\ff_active[1] ),
.I2(\ff_active[0] ),
.F(n40) 
);
defparam n40_ins5240.INIT=8'h1C;
LUT3 n39_ins5241 (
.I0(\ff_active[2] ),
.I1(n41),
.I2(n553),
.F(n39) 
);
defparam n39_ins5241.INIT=8'hF8;
LUT4 \w_sram_a0[4]_ins5264  (
.I0(\ff_wave_address_e[4] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_11),
.I3(\ff_active[2] ),
.F(\w_sram_a0[4] ) 
);
defparam \w_sram_a0[4]_ins5264 .INIT=16'h770F;
LUT4 \w_sram_a0[3]_ins5265  (
.I0(\ff_wave_address_e[3] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_13),
.I3(\ff_active[2] ),
.F(\w_sram_a0[3] ) 
);
defparam \w_sram_a0[3]_ins5265 .INIT=16'h770F;
LUT4 \w_sram_a0[2]_ins5266  (
.I0(\ff_wave_address_e[2] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_15),
.I3(\ff_active[2] ),
.F(\w_sram_a0[2] ) 
);
defparam \w_sram_a0[2]_ins5266 .INIT=16'h770F;
LUT4 \w_sram_a0[1]_ins5267  (
.I0(\ff_wave_address_e[1] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_17),
.I3(\ff_active[2] ),
.F(\w_sram_a0[1] ) 
);
defparam \w_sram_a0[1]_ins5267 .INIT=16'h770F;
LUT4 \w_sram_a0[0]_ins5268  (
.I0(\ff_wave_address_e[0] ),
.I1(\ff_wave_address_a[3] ),
.I2(n3_19),
.I3(\ff_active[2] ),
.F(\w_sram_a0[0] ) 
);
defparam \w_sram_a0[0]_ins5268 .INIT=16'h770F;
LUT2 n121_ins5292 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.F(n121) 
);
defparam n121_ins5292.INIT=4'h4;
LUT3 n145_ins5293 (
.I0(\ff_active[0] ),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.F(n145) 
);
defparam n145_ins5293.INIT=8'h10;
LUT4 n289_ins5387 (
.I0(ff_reg_enable_c0),
.I1(ff_reg_enable_d0),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n289_12) 
);
defparam n289_ins5387.INIT=16'h0C0A;
LUT3 n289_ins5470 (
.I0(\ff_active[1] ),
.I1(ff_reg_enable_e0),
.I2(ff_reg_enable_a0),
.F(n289_16) 
);
defparam n289_ins5470.INIT=8'h1B;
LUT3 n289_ins5471 (
.I0(\ff_active[1] ),
.I1(ff_reg_enable_e0),
.I2(ff_reg_enable_b0),
.F(n289_18) 
);
defparam n289_ins5471.INIT=8'h5F;
MUX2_LUT5 n289_ins5472 (
.I0(n289_16),
.I1(n289_18),
.S0(\ff_active[0] ),
.O(n289_20) 
);
LUT4 n297_ins5473 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n286),
.F(n297) 
);
defparam n297_ins5473.INIT=16'hEF00;
LUT4 n298_ins5474 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n287),
.F(n298) 
);
defparam n298_ins5474.INIT=16'hEF00;
LUT4 n299_ins5475 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n288),
.F(n299) 
);
defparam n299_ins5475.INIT=16'hEF00;
LUT4 n300_ins5476 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n289_2),
.F(n300) 
);
defparam n300_ins5476.INIT=16'hEF00;
LUT4 n301_ins5477 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n290),
.F(n301) 
);
defparam n301_ins5477.INIT=16'hEF00;
LUT4 n302_ins5478 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n291),
.F(n302) 
);
defparam n302_ins5478.INIT=16'hEF00;
LUT4 n303_ins5479 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n292),
.F(n303) 
);
defparam n303_ins5479.INIT=16'hEF00;
LUT4 n304_ins5480 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n293),
.F(n304) 
);
defparam n304_ins5480.INIT=16'hEF00;
LUT4 n305_ins5481 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n294),
.F(n305) 
);
defparam n305_ins5481.INIT=16'hEF00;
LUT4 n306_ins5482 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n295),
.F(n306) 
);
defparam n306_ins5482.INIT=16'hEF00;
LUT4 n307_ins5483 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(\ff_active[0] ),
.I3(n296),
.F(n307_7) 
);
defparam n307_ins5483.INIT=16'hEF00;
LUT4 n153_ins5485 (
.I0(ff_wave_update0),
.I1(\ff_active[1] ),
.I2(\ff_active[2] ),
.I3(\ff_active[0] ),
.F(n153) 
);
defparam n153_ins5485.INIT=16'h0200;
LUT4 \w_sram_a0[6]_ins5486  (
.I0(reg_scci_enable),
.I1(\ff_active[2] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[6]_7 ) 
);
defparam \w_sram_a0[6]_ins5486 .INIT=16'h000B;
LUT4 n42_ins5487 (
.I0(n121),
.I1(\ff_active[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(n42_7) 
);
defparam n42_ins5487.INIT=16'h7770;
LUT4 \w_sram_a0[0]_ins5488  (
.I0(\w_sram_a0[0] ),
.I1(\sram_a[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[0]_7 ) 
);
defparam \w_sram_a0[0]_ins5488 .INIT=16'hCCC5;
LUT4 \w_sram_a0[1]_ins5489  (
.I0(\w_sram_a0[1] ),
.I1(\sram_a[1] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[1]_7 ) 
);
defparam \w_sram_a0[1]_ins5489 .INIT=16'hCCC5;
LUT4 \w_sram_a0[2]_ins5490  (
.I0(\w_sram_a0[2] ),
.I1(\sram_a[2] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[2]_7 ) 
);
defparam \w_sram_a0[2]_ins5490 .INIT=16'hCCC5;
LUT4 \w_sram_a0[3]_ins5491  (
.I0(\w_sram_a0[3] ),
.I1(\sram_a[3] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[3]_7 ) 
);
defparam \w_sram_a0[3]_ins5491 .INIT=16'hCCC5;
LUT4 \w_sram_a0[4]_ins5492  (
.I0(\w_sram_a0[4] ),
.I1(\sram_a[4] ),
.I2(sram_oe),
.I3(sram_we),
.F(\w_sram_a0[4]_7 ) 
);
defparam \w_sram_a0[4]_ins5492 .INIT=16'hCCC5;
LUT4 n129_ins5504 (
.I0(ff_wave_update0),
.I1(\ff_active[0] ),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n129_9) 
);
defparam n129_ins5504.INIT=16'h0200;
LUT4 n137_ins5515 (
.I0(ff_wave_update0),
.I1(\ff_active[2] ),
.I2(\ff_active[1] ),
.I3(\ff_active[0] ),
.F(n137_9) 
);
defparam n137_ins5515.INIT=16'h2000;
LUT4 n41_ins5518 (
.I0(\ff_active[1] ),
.I1(\ff_active[2] ),
.I2(ff_active_delay_5),
.I3(\ff_active[0] ),
.F(n41) 
);
defparam n41_ins5518.INIT=16'h00BF;
LUT4 n121_ins5519 (
.I0(\ff_active[0] ),
.I1(ff_wave_update0),
.I2(\ff_active[1] ),
.I3(\ff_active[2] ),
.F(n121_11) 
);
defparam n121_ins5519.INIT=16'h0800;
LUT4 n145_ins5521 (
.I0(ff_wave_update0),
.I1(\ff_active[0] ),
.I2(\ff_active[2] ),
.I3(\ff_active[1] ),
.F(n145_11) 
);
defparam n145_ins5521.INIT=16'h0200;
LUT4 \w_left_channel0[6]_ins5552  (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[6] ),
.F(\w_left_channel0[6] ) 
);
defparam \w_left_channel0[6]_ins5552 .INIT=16'hC500;
LUT4 \w_left_channel0[5]_ins5553  (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[5] ),
.F(\w_left_channel0[5] ) 
);
defparam \w_left_channel0[5]_ins5553 .INIT=16'hC500;
LUT4 \w_left_channel0[4]_ins5554  (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[4] ),
.F(\w_left_channel0[4] ) 
);
defparam \w_left_channel0[4]_ins5554 .INIT=16'hC500;
LUT4 \w_left_channel0[3]_ins5555  (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[3] ),
.F(\w_left_channel0[3] ) 
);
defparam \w_left_channel0[3]_ins5555 .INIT=16'hC500;
LUT4 \w_left_channel0[2]_ins5556  (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[2] ),
.F(\w_left_channel0[2] ) 
);
defparam \w_left_channel0[2]_ins5556 .INIT=16'hC500;
LUT4 \w_left_channel0[1]_ins5557  (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[1] ),
.F(\w_left_channel0[1] ) 
);
defparam \w_left_channel0[1]_ins5557 .INIT=16'hC500;
LUT4 \w_left_channel0[0]_ins5558  (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[0] ),
.F(\w_left_channel0[0] ) 
);
defparam \w_left_channel0[0]_ins5558 .INIT=16'hC500;
LUT4 n289_ins5559 (
.I0(n289_20),
.I1(n289_12),
.I2(\ff_active[2] ),
.I3(\ff_channel[7] ),
.F(n289) 
);
defparam n289_ins5559.INIT=16'h3AFF;
LUT4 \ff_active[2]_ins5580  (
.I0(n121),
.I1(\ff_active[0] ),
.I2(sram_oe),
.I3(sram_we),
.F(\ff_active[2]_11 ) 
);
defparam \ff_active[2]_ins5580 .INIT=16'h888F;
\u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0  u_tone_generator_5ch_0 (
.clk_3(clk_3),
.n42(n42),
.\ff_active[0] (\ff_active[0] ),
.\ff_active[2] (\ff_active[2] ),
.ff_wave_reset(ff_wave_reset),
.n964_7(n964_7),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.n3(n3),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_45(n3_45),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_43(n3_43),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_41(n3_41),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_39(n3_39),
.\w_sram_a0[4] (\w_sram_a0[4] ),
.\w_sram_a0[0] (\w_sram_a0[0] ),
.\w_sram_a0[1] (\w_sram_a0[1] ),
.\w_sram_a0[2] (\w_sram_a0[2] ),
.\w_sram_a0[3] (\w_sram_a0[3] ),
.n940_7(n940_7),
.n952_7(n952_7),
.n891(n891),
.\ff_active[1] (\ff_active[1] ),
.n940(n940),
.n952(n952),
.n964(n964),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n891_13(n891_13),
.n891_9(n891_9),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.reg_scci_enable(reg_scci_enable),
.\reg_bank3[7] (\reg_bank3[7] ),
.n111_9(n111_9),
.slot_a_13(slot_a_13),
.slot_a_5(slot_a_5),
.slot_a_7(slot_a_7),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.n111(n111),
.slot_a_9(slot_a_9),
.slot_a_11(slot_a_11),
.n145(n145),
.n283(n283),
.\ff_wave_address_e[4] (\ff_wave_address_e[4] ),
.\ff_wave_address_e[3] (\ff_wave_address_e[3] ),
.\ff_wave_address_e[2] (\ff_wave_address_e[2] ),
.\ff_wave_address_e[1] (\ff_wave_address_e[1] ),
.\ff_wave_address_e[0] (\ff_wave_address_e[0] ),
.n553(n553),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.n563(n563),
.n553_9(n553_9),
.n563_11(n563_11),
.n563_13(n563_13),
.n563_15(n563_15),
.n553_11(n553_11),
.wave_update(wave_update),
.n3_11(n3_11),
.n3_13(n3_13),
.n3_15(n3_15),
.n3_17(n3_17),
.n3_19(n3_19) 
);
\u_scc_core/u_scc_channel_mixer/u_channel_volume0  u_channel_volume0 (
.clk_3(clk_3),
.n553(n553),
.\ff_wave_c0[1] (\ff_wave_c0[1] ),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.\ff_wave_c0[2] (\ff_wave_c0[2] ),
.\ff_wave_c0[3] (\ff_wave_c0[3] ),
.\ff_wave_c0[4] (\ff_wave_c0[4] ),
.\ff_wave_c0[5] (\ff_wave_c0[5] ),
.\ff_wave_c0[6] (\ff_wave_c0[6] ),
.\ff_wave_c0[7] (\ff_wave_c0[7] ),
.\ff_wave_c0[0] (\ff_wave_c0[0] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_wave_d0[1] (\ff_wave_d0[1] ),
.\ff_wave_e0[1] (\ff_wave_e0[1] ),
.\ff_active[0] (\ff_active[0] ),
.n121(n121),
.n283(n283),
.\ff_wave_a0[1] (\ff_wave_a0[1] ),
.\ff_wave_b0[1] (\ff_wave_b0[1] ),
.n145(n145),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.\ff_wave_d0[2] (\ff_wave_d0[2] ),
.\ff_wave_e0[2] (\ff_wave_e0[2] ),
.\ff_wave_a0[2] (\ff_wave_a0[2] ),
.\ff_wave_b0[2] (\ff_wave_b0[2] ),
.\ff_wave_d0[3] (\ff_wave_d0[3] ),
.\ff_wave_e0[3] (\ff_wave_e0[3] ),
.\ff_wave_a0[3] (\ff_wave_a0[3] ),
.\ff_wave_b0[3] (\ff_wave_b0[3] ),
.\ff_wave_d0[4] (\ff_wave_d0[4] ),
.\ff_wave_e0[4] (\ff_wave_e0[4] ),
.\ff_wave_a0[4] (\ff_wave_a0[4] ),
.\ff_wave_b0[4] (\ff_wave_b0[4] ),
.\ff_wave_d0[5] (\ff_wave_d0[5] ),
.\ff_wave_e0[5] (\ff_wave_e0[5] ),
.\ff_wave_a0[5] (\ff_wave_a0[5] ),
.\ff_wave_b0[5] (\ff_wave_b0[5] ),
.\ff_wave_d0[6] (\ff_wave_d0[6] ),
.\ff_wave_e0[6] (\ff_wave_e0[6] ),
.\ff_wave_a0[6] (\ff_wave_a0[6] ),
.\ff_wave_b0[6] (\ff_wave_b0[6] ),
.\ff_wave_d0[7] (\ff_wave_d0[7] ),
.\ff_wave_e0[7] (\ff_wave_e0[7] ),
.\ff_wave_a0[7] (\ff_wave_a0[7] ),
.\ff_wave_b0[7] (\ff_wave_b0[7] ),
.\ff_wave_d0[0] (\ff_wave_d0[0] ),
.\ff_wave_e0[0] (\ff_wave_e0[0] ),
.\ff_wave_a0[0] (\ff_wave_a0[0] ),
.\ff_wave_b0[0] (\ff_wave_b0[0] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_channel[6] (\ff_channel[6] ),
.\ff_channel[5] (\ff_channel[5] ),
.\ff_channel[4] (\ff_channel[4] ),
.\ff_channel[3] (\ff_channel[3] ),
.\ff_channel[2] (\ff_channel[2] ),
.\ff_channel[1] (\ff_channel[1] ),
.\ff_channel[0] (\ff_channel[0] ),
.\ff_channel[7] (\ff_channel[7] ) 
);
\u_scc_core/u_scc_channel_mixer/u_ram00  u_ram00 (
.\sram_d[0] (\sram_d[0] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[7] (\sram_d[7] ),
.\w_sram_a0[0]_7 (\w_sram_a0[0]_7 ),
.\w_sram_a0[1]_7 (\w_sram_a0[1]_7 ),
.\w_sram_a0[2]_7 (\w_sram_a0[2]_7 ),
.\w_sram_a0[3]_7 (\w_sram_a0[3]_7 ),
.\w_sram_a0[4]_7 (\w_sram_a0[4]_7 ),
.\w_sram_a0[5] (\w_sram_a0[5] ),
.\w_sram_a0[6] (\w_sram_a0[6] ),
.\w_sram_a0[7] (\w_sram_a0[7] ),
.sram_we(sram_we),
.clk_3(clk_3),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_register/u_wave_frequency_count_selector0  (\ff_active[1] ,\ff_reg_frequency_count_a0[11] ,\ff_reg_frequency_count_b0[11] ,\ff_active[0] ,\ff_reg_frequency_count_c0[11] ,\ff_reg_frequency_count_d0[11] ,\ff_reg_frequency_count_a0[10] ,\ff_reg_frequency_count_b0[10] ,\ff_reg_frequency_count_c0[10] ,\ff_reg_frequency_count_d0[10] ,\ff_reg_frequency_count_a0[9] ,\ff_reg_frequency_count_b0[9] ,\ff_reg_frequency_count_c0[9] ,\ff_reg_frequency_count_d0[9] ,\ff_reg_frequency_count_a0[8] ,\ff_reg_frequency_count_b0[8] ,\ff_reg_frequency_count_c0[8] ,\ff_reg_frequency_count_d0[8] ,\ff_reg_frequency_count_a0[7] ,\ff_reg_frequency_count_b0[7] ,\ff_reg_frequency_count_c0[7] ,\ff_reg_frequency_count_d0[7] ,\ff_reg_frequency_count_a0[6] ,\ff_reg_frequency_count_b0[6] ,\ff_reg_frequency_count_c0[6] ,\ff_reg_frequency_count_d0[6] ,\ff_reg_frequency_count_a0[5] ,\ff_reg_frequency_count_b0[5] ,\ff_reg_frequency_count_c0[5] ,\ff_reg_frequency_count_d0[5] ,\ff_reg_frequency_count_a0[4] ,\ff_reg_frequency_count_b0[4] ,\ff_reg_frequency_count_c0[4] ,\ff_reg_frequency_count_d0[4] ,\ff_reg_frequency_count_a0[3] ,\ff_reg_frequency_count_b0[3] ,\ff_reg_frequency_count_c0[3] ,\ff_reg_frequency_count_d0[3] ,\ff_reg_frequency_count_a0[2] ,\ff_reg_frequency_count_b0[2] ,\ff_reg_frequency_count_c0[2] ,\ff_reg_frequency_count_d0[2] ,\ff_reg_frequency_count_a0[1] ,\ff_reg_frequency_count_b0[1] ,\ff_reg_frequency_count_c0[1] ,\ff_reg_frequency_count_d0[1] ,\ff_reg_frequency_count_a0[0] ,\ff_reg_frequency_count_b0[0] ,\ff_reg_frequency_count_c0[0] ,\ff_reg_frequency_count_d0[0] ,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3);
input \ff_active[1] ;
input \ff_reg_frequency_count_a0[11] ;
input \ff_reg_frequency_count_b0[11] ;
input \ff_active[0] ;
input \ff_reg_frequency_count_c0[11] ;
input \ff_reg_frequency_count_d0[11] ;
input \ff_reg_frequency_count_a0[10] ;
input \ff_reg_frequency_count_b0[10] ;
input \ff_reg_frequency_count_c0[10] ;
input \ff_reg_frequency_count_d0[10] ;
input \ff_reg_frequency_count_a0[9] ;
input \ff_reg_frequency_count_b0[9] ;
input \ff_reg_frequency_count_c0[9] ;
input \ff_reg_frequency_count_d0[9] ;
input \ff_reg_frequency_count_a0[8] ;
input \ff_reg_frequency_count_b0[8] ;
input \ff_reg_frequency_count_c0[8] ;
input \ff_reg_frequency_count_d0[8] ;
input \ff_reg_frequency_count_a0[7] ;
input \ff_reg_frequency_count_b0[7] ;
input \ff_reg_frequency_count_c0[7] ;
input \ff_reg_frequency_count_d0[7] ;
input \ff_reg_frequency_count_a0[6] ;
input \ff_reg_frequency_count_b0[6] ;
input \ff_reg_frequency_count_c0[6] ;
input \ff_reg_frequency_count_d0[6] ;
input \ff_reg_frequency_count_a0[5] ;
input \ff_reg_frequency_count_b0[5] ;
input \ff_reg_frequency_count_c0[5] ;
input \ff_reg_frequency_count_d0[5] ;
input \ff_reg_frequency_count_a0[4] ;
input \ff_reg_frequency_count_b0[4] ;
input \ff_reg_frequency_count_c0[4] ;
input \ff_reg_frequency_count_d0[4] ;
input \ff_reg_frequency_count_a0[3] ;
input \ff_reg_frequency_count_b0[3] ;
input \ff_reg_frequency_count_c0[3] ;
input \ff_reg_frequency_count_d0[3] ;
input \ff_reg_frequency_count_a0[2] ;
input \ff_reg_frequency_count_b0[2] ;
input \ff_reg_frequency_count_c0[2] ;
input \ff_reg_frequency_count_d0[2] ;
input \ff_reg_frequency_count_a0[1] ;
input \ff_reg_frequency_count_b0[1] ;
input \ff_reg_frequency_count_c0[1] ;
input \ff_reg_frequency_count_d0[1] ;
input \ff_reg_frequency_count_a0[0] ;
input \ff_reg_frequency_count_b0[0] ;
input \ff_reg_frequency_count_c0[0] ;
input \ff_reg_frequency_count_d0[0] ;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3;
wire n1_27;
wire n2_25;
wire n1_29_11;
wire n2_27_12;
wire n1_31_13;
wire n2_29_14;
wire n1_33_15;
wire n2_31_16;
wire n1_35_17;
wire n2_33_18;
wire n1_37_19;
wire n2_35_20;
wire n1_39_21;
wire n2_37_22;
wire n1_41_23;
wire n2_39_24;
wire n1_43_25;
wire n2_41_26;
wire n1_45_27;
wire n2_43_28;
wire n1_47_29;
wire n2_45_30;
wire n1_49_31;
wire n2_47_32;
wire VCC;
wire GND;
MUX2_LUT5 n3_ins4961 (
.I0(n1_27),
.I1(n2_25),
.S0(\ff_active[1] ),
.O(n3_25) 
);
MUX2_LUT5 n3_ins4962 (
.I0(n1_29_11),
.I1(n2_27_12),
.S0(\ff_active[1] ),
.O(n3_27) 
);
MUX2_LUT5 n3_ins4963 (
.I0(n1_31_13),
.I1(n2_29_14),
.S0(\ff_active[1] ),
.O(n3_29) 
);
MUX2_LUT5 n3_ins4964 (
.I0(n1_33_15),
.I1(n2_31_16),
.S0(\ff_active[1] ),
.O(n3_31) 
);
MUX2_LUT5 n3_ins4965 (
.I0(n1_35_17),
.I1(n2_33_18),
.S0(\ff_active[1] ),
.O(n3_33) 
);
MUX2_LUT5 n3_ins4966 (
.I0(n1_37_19),
.I1(n2_35_20),
.S0(\ff_active[1] ),
.O(n3_35) 
);
MUX2_LUT5 n3_ins4967 (
.I0(n1_39_21),
.I1(n2_37_22),
.S0(\ff_active[1] ),
.O(n3_37) 
);
MUX2_LUT5 n3_ins4968 (
.I0(n1_41_23),
.I1(n2_39_24),
.S0(\ff_active[1] ),
.O(n3_39) 
);
MUX2_LUT5 n3_ins4969 (
.I0(n1_43_25),
.I1(n2_41_26),
.S0(\ff_active[1] ),
.O(n3_41) 
);
MUX2_LUT5 n3_ins4970 (
.I0(n1_45_27),
.I1(n2_43_28),
.S0(\ff_active[1] ),
.O(n3_43) 
);
MUX2_LUT5 n3_ins4971 (
.I0(n1_47_29),
.I1(n2_45_30),
.S0(\ff_active[1] ),
.O(n3_45) 
);
MUX2_LUT5 n3_ins4972 (
.I0(n1_49_31),
.I1(n2_47_32),
.S0(\ff_active[1] ),
.O(n3) 
);
LUT3 n1_ins5054 (
.I0(\ff_reg_frequency_count_a0[11] ),
.I1(\ff_reg_frequency_count_b0[11] ),
.I2(\ff_active[0] ),
.F(n1_27) 
);
defparam n1_ins5054.INIT=8'hCA;
LUT3 n2_ins5055 (
.I0(\ff_reg_frequency_count_c0[11] ),
.I1(\ff_reg_frequency_count_d0[11] ),
.I2(\ff_active[0] ),
.F(n2_25) 
);
defparam n2_ins5055.INIT=8'hCA;
LUT3 n1_ins5056 (
.I0(\ff_reg_frequency_count_a0[10] ),
.I1(\ff_reg_frequency_count_b0[10] ),
.I2(\ff_active[0] ),
.F(n1_29_11) 
);
defparam n1_ins5056.INIT=8'hCA;
LUT3 n2_ins5057 (
.I0(\ff_reg_frequency_count_c0[10] ),
.I1(\ff_reg_frequency_count_d0[10] ),
.I2(\ff_active[0] ),
.F(n2_27_12) 
);
defparam n2_ins5057.INIT=8'hCA;
LUT3 n1_ins5058 (
.I0(\ff_reg_frequency_count_a0[9] ),
.I1(\ff_reg_frequency_count_b0[9] ),
.I2(\ff_active[0] ),
.F(n1_31_13) 
);
defparam n1_ins5058.INIT=8'hCA;
LUT3 n2_ins5059 (
.I0(\ff_reg_frequency_count_c0[9] ),
.I1(\ff_reg_frequency_count_d0[9] ),
.I2(\ff_active[0] ),
.F(n2_29_14) 
);
defparam n2_ins5059.INIT=8'hCA;
LUT3 n1_ins5060 (
.I0(\ff_reg_frequency_count_a0[8] ),
.I1(\ff_reg_frequency_count_b0[8] ),
.I2(\ff_active[0] ),
.F(n1_33_15) 
);
defparam n1_ins5060.INIT=8'hCA;
LUT3 n2_ins5061 (
.I0(\ff_reg_frequency_count_c0[8] ),
.I1(\ff_reg_frequency_count_d0[8] ),
.I2(\ff_active[0] ),
.F(n2_31_16) 
);
defparam n2_ins5061.INIT=8'hCA;
LUT3 n1_ins5062 (
.I0(\ff_reg_frequency_count_a0[7] ),
.I1(\ff_reg_frequency_count_b0[7] ),
.I2(\ff_active[0] ),
.F(n1_35_17) 
);
defparam n1_ins5062.INIT=8'hCA;
LUT3 n2_ins5063 (
.I0(\ff_reg_frequency_count_c0[7] ),
.I1(\ff_reg_frequency_count_d0[7] ),
.I2(\ff_active[0] ),
.F(n2_33_18) 
);
defparam n2_ins5063.INIT=8'hCA;
LUT3 n1_ins5064 (
.I0(\ff_reg_frequency_count_a0[6] ),
.I1(\ff_reg_frequency_count_b0[6] ),
.I2(\ff_active[0] ),
.F(n1_37_19) 
);
defparam n1_ins5064.INIT=8'hCA;
LUT3 n2_ins5065 (
.I0(\ff_reg_frequency_count_c0[6] ),
.I1(\ff_reg_frequency_count_d0[6] ),
.I2(\ff_active[0] ),
.F(n2_35_20) 
);
defparam n2_ins5065.INIT=8'hCA;
LUT3 n1_ins5066 (
.I0(\ff_reg_frequency_count_a0[5] ),
.I1(\ff_reg_frequency_count_b0[5] ),
.I2(\ff_active[0] ),
.F(n1_39_21) 
);
defparam n1_ins5066.INIT=8'hCA;
LUT3 n2_ins5067 (
.I0(\ff_reg_frequency_count_c0[5] ),
.I1(\ff_reg_frequency_count_d0[5] ),
.I2(\ff_active[0] ),
.F(n2_37_22) 
);
defparam n2_ins5067.INIT=8'hCA;
LUT3 n1_ins5068 (
.I0(\ff_reg_frequency_count_a0[4] ),
.I1(\ff_reg_frequency_count_b0[4] ),
.I2(\ff_active[0] ),
.F(n1_41_23) 
);
defparam n1_ins5068.INIT=8'hCA;
LUT3 n2_ins5069 (
.I0(\ff_reg_frequency_count_c0[4] ),
.I1(\ff_reg_frequency_count_d0[4] ),
.I2(\ff_active[0] ),
.F(n2_39_24) 
);
defparam n2_ins5069.INIT=8'hCA;
LUT3 n1_ins5070 (
.I0(\ff_reg_frequency_count_a0[3] ),
.I1(\ff_reg_frequency_count_b0[3] ),
.I2(\ff_active[0] ),
.F(n1_43_25) 
);
defparam n1_ins5070.INIT=8'hCA;
LUT3 n2_ins5071 (
.I0(\ff_reg_frequency_count_c0[3] ),
.I1(\ff_reg_frequency_count_d0[3] ),
.I2(\ff_active[0] ),
.F(n2_41_26) 
);
defparam n2_ins5071.INIT=8'hCA;
LUT3 n1_ins5072 (
.I0(\ff_reg_frequency_count_a0[2] ),
.I1(\ff_reg_frequency_count_b0[2] ),
.I2(\ff_active[0] ),
.F(n1_45_27) 
);
defparam n1_ins5072.INIT=8'hCA;
LUT3 n2_ins5073 (
.I0(\ff_reg_frequency_count_c0[2] ),
.I1(\ff_reg_frequency_count_d0[2] ),
.I2(\ff_active[0] ),
.F(n2_43_28) 
);
defparam n2_ins5073.INIT=8'hCA;
LUT3 n1_ins5074 (
.I0(\ff_reg_frequency_count_a0[1] ),
.I1(\ff_reg_frequency_count_b0[1] ),
.I2(\ff_active[0] ),
.F(n1_47_29) 
);
defparam n1_ins5074.INIT=8'hCA;
LUT3 n2_ins5075 (
.I0(\ff_reg_frequency_count_c0[1] ),
.I1(\ff_reg_frequency_count_d0[1] ),
.I2(\ff_active[0] ),
.F(n2_45_30) 
);
defparam n2_ins5075.INIT=8'hCA;
LUT3 n1_ins5076 (
.I0(\ff_reg_frequency_count_a0[0] ),
.I1(\ff_reg_frequency_count_b0[0] ),
.I2(\ff_active[0] ),
.F(n1_49_31) 
);
defparam n1_ins5076.INIT=8'hCA;
LUT3 n2_ins5077 (
.I0(\ff_reg_frequency_count_c0[0] ),
.I1(\ff_reg_frequency_count_d0[0] ),
.I2(\ff_active[0] ),
.F(n2_47_32) 
);
defparam n2_ins5077.INIT=8'hCA;
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module \u_scc_core/u_scc_register  (slot_d_12,clk_3,n42,slot_d_10,slot_d_16,slot_d_14,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_11,slot_a_9,slot_a_7,slot_a_5,slot_a_3,ram_array_4_DO7,ff_sram_q_en,ram_array_4_DO6,ram_array_4_DO5,ram_array_4_DO4,ram_array_4_DO3,ram_array_4_DO2,ram_array_4_DO1,ram_array,slot_a_13,slot_a_29,slot_a_31,slot_a_15,slot_a_17,ff_nwr2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,slot_a_25,slot_a_27,ff_nrd2,ff_nrd1,slot_a_19,slot_a_21,slot_a_23,n563_11,n563_15,n553_11,n563_13,n563,n553_9,\ff_active[1] ,\ff_active[0] ,reg_scci_enable,\reg_bank3[7] ,\sram_a[4] ,\sram_a[3] ,\sram_a[2] ,\sram_a[1] ,\sram_a[0] ,\sram_d[7] ,\sram_d[6] ,\sram_d[5] ,\sram_d[4] ,\sram_d[3] ,\sram_d[2] ,\sram_d[1] ,\sram_d[0] ,sram_oe,sram_we,\ff_reg_volume_a0[3] ,\ff_reg_volume_a0[2] ,\ff_reg_volume_a0[1] ,\ff_reg_volume_a0[0] ,ff_reg_enable_a0,\ff_reg_volume_b0[3] ,\ff_reg_volume_b0[2] ,\ff_reg_volume_b0[1] ,\ff_reg_volume_b0[0] ,ff_reg_enable_b0,\ff_reg_volume_c0[3] ,\ff_reg_volume_c0[2] ,\ff_reg_volume_c0[1] ,\ff_reg_volume_c0[0] ,ff_reg_enable_c0,\ff_reg_volume_d0[3] ,\ff_reg_volume_d0[2] ,\ff_reg_volume_d0[1] ,\ff_reg_volume_d0[0] ,ff_reg_enable_d0,\ff_reg_volume_e0[3] ,\ff_reg_volume_e0[2] ,\ff_reg_volume_e0[1] ,\ff_reg_volume_e0[0] ,ff_reg_enable_e0,\ff_reg_frequency_count_e0[11] ,\ff_reg_frequency_count_e0[10] ,\ff_reg_frequency_count_e0[9] ,\ff_reg_frequency_count_e0[8] ,\ff_reg_frequency_count_e0[7] ,\ff_reg_frequency_count_e0[6] ,\ff_reg_frequency_count_e0[5] ,\ff_reg_frequency_count_e0[4] ,\ff_reg_frequency_count_e0[3] ,\ff_reg_frequency_count_e0[2] ,\ff_reg_frequency_count_e0[1] ,\ff_reg_frequency_count_e0[0] ,ff_wave_reset,\ff_rddata[7] ,\ff_rddata[6] ,\ff_rddata[5] ,\ff_rddata[4] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,\sram_id[2] ,\sram_id[1] ,\sram_id[0] ,ext_memory_nactive,n111,n891,n891_9,n940_7,n952_7,n964_7,n111_9,n891_13,n940,n952,n964,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] ,n3_25,n3_27,n3_29,n3_31,n3_33,n3_35,n3_37,n3_39,n3_41,n3_43,n3_45,n3);
input slot_d_12;
input clk_3;
input n42;
input slot_d_10;
input slot_d_16;
input slot_d_14;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_11;
input slot_a_9;
input slot_a_7;
input slot_a_5;
input slot_a_3;
input ram_array_4_DO7;
input ff_sram_q_en;
input ram_array_4_DO6;
input ram_array_4_DO5;
input ram_array_4_DO4;
input ram_array_4_DO3;
input ram_array_4_DO2;
input ram_array_4_DO1;
input ram_array;
input slot_a_13;
input slot_a_29;
input slot_a_31;
input slot_a_15;
input slot_a_17;
input ff_nwr2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input slot_a_25;
input slot_a_27;
input ff_nrd2;
input ff_nrd1;
input slot_a_19;
input slot_a_21;
input slot_a_23;
input n563_11;
input n563_15;
input n553_11;
input n563_13;
input n563;
input n553_9;
input \ff_active[1] ;
input \ff_active[0] ;
output reg_scci_enable;
output \reg_bank3[7] ;
output \sram_a[4] ;
output \sram_a[3] ;
output \sram_a[2] ;
output \sram_a[1] ;
output \sram_a[0] ;
output \sram_d[7] ;
output \sram_d[6] ;
output \sram_d[5] ;
output \sram_d[4] ;
output \sram_d[3] ;
output \sram_d[2] ;
output \sram_d[1] ;
output \sram_d[0] ;
output sram_oe;
output sram_we;
output \ff_reg_volume_a0[3] ;
output \ff_reg_volume_a0[2] ;
output \ff_reg_volume_a0[1] ;
output \ff_reg_volume_a0[0] ;
output ff_reg_enable_a0;
output \ff_reg_volume_b0[3] ;
output \ff_reg_volume_b0[2] ;
output \ff_reg_volume_b0[1] ;
output \ff_reg_volume_b0[0] ;
output ff_reg_enable_b0;
output \ff_reg_volume_c0[3] ;
output \ff_reg_volume_c0[2] ;
output \ff_reg_volume_c0[1] ;
output \ff_reg_volume_c0[0] ;
output ff_reg_enable_c0;
output \ff_reg_volume_d0[3] ;
output \ff_reg_volume_d0[2] ;
output \ff_reg_volume_d0[1] ;
output \ff_reg_volume_d0[0] ;
output ff_reg_enable_d0;
output \ff_reg_volume_e0[3] ;
output \ff_reg_volume_e0[2] ;
output \ff_reg_volume_e0[1] ;
output \ff_reg_volume_e0[0] ;
output ff_reg_enable_e0;
output \ff_reg_frequency_count_e0[11] ;
output \ff_reg_frequency_count_e0[10] ;
output \ff_reg_frequency_count_e0[9] ;
output \ff_reg_frequency_count_e0[8] ;
output \ff_reg_frequency_count_e0[7] ;
output \ff_reg_frequency_count_e0[6] ;
output \ff_reg_frequency_count_e0[5] ;
output \ff_reg_frequency_count_e0[4] ;
output \ff_reg_frequency_count_e0[3] ;
output \ff_reg_frequency_count_e0[2] ;
output \ff_reg_frequency_count_e0[1] ;
output \ff_reg_frequency_count_e0[0] ;
output ff_wave_reset;
output \ff_rddata[7] ;
output \ff_rddata[6] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output \sram_id[2] ;
output \sram_id[1] ;
output \sram_id[0] ;
output ext_memory_nactive;
output n111;
output n891;
output n891_9;
output n940_7;
output n952_7;
output n964_7;
output n111_9;
output n891_13;
output n940;
output n952;
output n964;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
output n3_25;
output n3_27;
output n3_29;
output n3_31;
output n3_33;
output n3_35;
output n3_37;
output n3_39;
output n3_41;
output n3_43;
output n3_45;
output n3;
wire reg_scci_enable;
wire reg_ram_mode0;
wire reg_ram_mode1;
wire reg_ram_mode2;
wire reg_ram_mode3;
wire \reg_bank0[7] ;
wire \reg_bank0[6] ;
wire \reg_bank0[5] ;
wire \reg_bank0[4] ;
wire \reg_bank0[3] ;
wire \reg_bank0[2] ;
wire \reg_bank0[1] ;
wire \reg_bank0[0] ;
wire \reg_bank1[7] ;
wire \reg_bank1[6] ;
wire \reg_bank1[5] ;
wire \reg_bank1[4] ;
wire \reg_bank1[3] ;
wire \reg_bank1[2] ;
wire \reg_bank1[1] ;
wire \reg_bank1[0] ;
wire \reg_bank2[7] ;
wire \reg_bank2[6] ;
wire \reg_bank2[5] ;
wire \reg_bank2[4] ;
wire \reg_bank2[3] ;
wire \reg_bank2[2] ;
wire \reg_bank2[1] ;
wire \reg_bank2[0] ;
wire \reg_bank3[7] ;
wire \reg_bank3[6] ;
wire \reg_bank3[5] ;
wire \reg_bank3[4] ;
wire \reg_bank3[3] ;
wire \reg_bank3[2] ;
wire \reg_bank3[1] ;
wire \reg_bank3[0] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire sram_we;
wire \ff_reg_volume_a0[3] ;
wire \ff_reg_volume_a0[2] ;
wire \ff_reg_volume_a0[1] ;
wire \ff_reg_volume_a0[0] ;
wire ff_reg_enable_a0;
wire \ff_reg_frequency_count_a0[11] ;
wire \ff_reg_frequency_count_a0[10] ;
wire \ff_reg_frequency_count_a0[9] ;
wire \ff_reg_frequency_count_a0[8] ;
wire \ff_reg_frequency_count_a0[7] ;
wire \ff_reg_frequency_count_a0[6] ;
wire \ff_reg_frequency_count_a0[5] ;
wire \ff_reg_frequency_count_a0[4] ;
wire \ff_reg_frequency_count_a0[3] ;
wire \ff_reg_frequency_count_a0[2] ;
wire \ff_reg_frequency_count_a0[1] ;
wire \ff_reg_frequency_count_a0[0] ;
wire \ff_reg_volume_b0[3] ;
wire \ff_reg_volume_b0[2] ;
wire \ff_reg_volume_b0[1] ;
wire \ff_reg_volume_b0[0] ;
wire ff_reg_enable_b0;
wire \ff_reg_frequency_count_b0[11] ;
wire \ff_reg_frequency_count_b0[10] ;
wire \ff_reg_frequency_count_b0[9] ;
wire \ff_reg_frequency_count_b0[8] ;
wire \ff_reg_frequency_count_b0[7] ;
wire \ff_reg_frequency_count_b0[6] ;
wire \ff_reg_frequency_count_b0[5] ;
wire \ff_reg_frequency_count_b0[4] ;
wire \ff_reg_frequency_count_b0[3] ;
wire \ff_reg_frequency_count_b0[2] ;
wire \ff_reg_frequency_count_b0[1] ;
wire \ff_reg_frequency_count_b0[0] ;
wire \ff_reg_volume_c0[3] ;
wire \ff_reg_volume_c0[2] ;
wire \ff_reg_volume_c0[1] ;
wire \ff_reg_volume_c0[0] ;
wire ff_reg_enable_c0;
wire \ff_reg_frequency_count_c0[11] ;
wire \ff_reg_frequency_count_c0[10] ;
wire \ff_reg_frequency_count_c0[9] ;
wire \ff_reg_frequency_count_c0[8] ;
wire \ff_reg_frequency_count_c0[7] ;
wire \ff_reg_frequency_count_c0[6] ;
wire \ff_reg_frequency_count_c0[5] ;
wire \ff_reg_frequency_count_c0[4] ;
wire \ff_reg_frequency_count_c0[3] ;
wire \ff_reg_frequency_count_c0[2] ;
wire \ff_reg_frequency_count_c0[1] ;
wire \ff_reg_frequency_count_c0[0] ;
wire \ff_reg_volume_d0[3] ;
wire \ff_reg_volume_d0[2] ;
wire \ff_reg_volume_d0[1] ;
wire \ff_reg_volume_d0[0] ;
wire ff_reg_enable_d0;
wire \ff_reg_frequency_count_d0[11] ;
wire \ff_reg_frequency_count_d0[10] ;
wire \ff_reg_frequency_count_d0[9] ;
wire \ff_reg_frequency_count_d0[8] ;
wire \ff_reg_frequency_count_d0[7] ;
wire \ff_reg_frequency_count_d0[6] ;
wire \ff_reg_frequency_count_d0[5] ;
wire \ff_reg_frequency_count_d0[4] ;
wire \ff_reg_frequency_count_d0[3] ;
wire \ff_reg_frequency_count_d0[2] ;
wire \ff_reg_frequency_count_d0[1] ;
wire \ff_reg_frequency_count_d0[0] ;
wire \ff_reg_volume_e0[3] ;
wire \ff_reg_volume_e0[2] ;
wire \ff_reg_volume_e0[1] ;
wire \ff_reg_volume_e0[0] ;
wire ff_reg_enable_e0;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire ff_wave_reset;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire ext_memory_nactive;
wire n112;
wire n113;
wire n114;
wire n1387;
wire n1402;
wire n1410;
wire n1418;
wire n325_7;
wire n1437;
wire n1627;
wire ext_memory_nactive_9;
wire n324_7;
wire n351;
wire n350;
wire n111;
wire n111_7;
wire n1387_5;
wire n1437_5;
wire n1437_7;
wire n1437_9;
wire n891;
wire n891_9;
wire n896_7;
wire n900_7;
wire n908_7;
wire n940_7;
wire n952_7;
wire n964_7;
wire ext_memory_nactive_11;
wire n350_7;
wire n73_9;
wire n111_9;
wire n111_11;
wire n111_13;
wire n1437_11;
wire n1437_13;
wire n1437_15;
wire n1437_17;
wire n891_13;
wire n940;
wire n952;
wire n964;
wire n111_15;
wire n1437_19;
wire n1437_21;
wire n1437_23;
wire \ext_memory_address[20]_7 ;
wire \ext_memory_address[20]_9 ;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19]_7 ;
wire \ext_memory_address[19]_9 ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18]_7 ;
wire \ext_memory_address[18]_9 ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17]_7 ;
wire \ext_memory_address[17]_9 ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16]_7 ;
wire \ext_memory_address[16]_9 ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15]_7 ;
wire \ext_memory_address[15]_9 ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14]_7 ;
wire \ext_memory_address[14]_9 ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13]_7 ;
wire \ext_memory_address[13]_9 ;
wire \ext_memory_address[13] ;
wire n73_13;
wire n73_15;
wire n73;
wire ext_memory_nactive_17;
wire ext_memory_nactive_19;
wire ext_memory_nactive_21;
wire n920;
wire n916;
wire n932;
wire n928;
wire n111_17;
wire n325_11;
wire n896;
wire n891_17;
wire n904;
wire n900;
wire n912;
wire n908;
wire n944;
wire n940_11;
wire n956;
wire n952_11;
wire n968;
wire n964_11;
wire n891_19;
wire n891_21;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3;
wire VCC;
wire GND;
DFFCE reg_scci_enable_ins3996 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n111_17),
.CLEAR(n42),
.Q(reg_scci_enable) 
);
DFFCE reg_ram_mode0_ins3997 (
.D(n112),
.CLK(clk_3),
.CE(n111_17),
.CLEAR(n42),
.Q(reg_ram_mode0) 
);
DFFCE reg_ram_mode1_ins3998 (
.D(n113),
.CLK(clk_3),
.CE(n111_17),
.CLEAR(n42),
.Q(reg_ram_mode1) 
);
DFFCE reg_ram_mode2_ins3999 (
.D(n114),
.CLK(clk_3),
.CE(n111_17),
.CLEAR(n42),
.Q(reg_ram_mode2) 
);
DFFCE reg_ram_mode3_ins4000 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n111_17),
.CLEAR(n42),
.Q(reg_ram_mode3) 
);
DFFCE \reg_bank0[7]_ins4001  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[7] ) 
);
DFFCE \reg_bank0[6]_ins4002  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[6] ) 
);
DFFCE \reg_bank0[5]_ins4003  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[5] ) 
);
DFFCE \reg_bank0[4]_ins4004  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[4] ) 
);
DFFCE \reg_bank0[3]_ins4005  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[3] ) 
);
DFFCE \reg_bank0[2]_ins4006  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[2] ) 
);
DFFCE \reg_bank0[1]_ins4007  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[1] ) 
);
DFFCE \reg_bank0[0]_ins4008  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1387),
.CLEAR(n42),
.Q(\reg_bank0[0] ) 
);
DFFCE \reg_bank1[7]_ins4009  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[7] ) 
);
DFFCE \reg_bank1[6]_ins4010  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[6] ) 
);
DFFCE \reg_bank1[5]_ins4011  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[5] ) 
);
DFFCE \reg_bank1[4]_ins4012  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[4] ) 
);
DFFCE \reg_bank1[3]_ins4013  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[3] ) 
);
DFFCE \reg_bank1[2]_ins4014  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[2] ) 
);
DFFCE \reg_bank1[1]_ins4015  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1402),
.CLEAR(n42),
.Q(\reg_bank1[1] ) 
);
DFFPE \reg_bank1[0]_ins4016  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1402),
.PRESET(n42),
.Q(\reg_bank1[0] ) 
);
DFFCE \reg_bank2[7]_ins4017  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[7] ) 
);
DFFCE \reg_bank2[6]_ins4018  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[6] ) 
);
DFFCE \reg_bank2[5]_ins4019  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[5] ) 
);
DFFCE \reg_bank2[4]_ins4020  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[4] ) 
);
DFFCE \reg_bank2[3]_ins4021  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[3] ) 
);
DFFCE \reg_bank2[2]_ins4022  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[2] ) 
);
DFFPE \reg_bank2[1]_ins4023  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1410),
.PRESET(n42),
.Q(\reg_bank2[1] ) 
);
DFFCE \reg_bank2[0]_ins4024  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1410),
.CLEAR(n42),
.Q(\reg_bank2[0] ) 
);
DFFCE \reg_bank3[7]_ins4025  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[7] ) 
);
DFFCE \reg_bank3[6]_ins4026  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[6] ) 
);
DFFCE \reg_bank3[5]_ins4027  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[5] ) 
);
DFFCE \reg_bank3[4]_ins4028  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[4] ) 
);
DFFCE \reg_bank3[3]_ins4029  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[3] ) 
);
DFFCE \reg_bank3[2]_ins4030  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1418),
.CLEAR(n42),
.Q(\reg_bank3[2] ) 
);
DFFPE \reg_bank3[1]_ins4031  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1418),
.PRESET(n42),
.Q(\reg_bank3[1] ) 
);
DFFPE \reg_bank3[0]_ins4032  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1418),
.PRESET(n42),
.Q(\reg_bank3[0] ) 
);
DFFCE \sram_a[4]_ins4036  (
.D(slot_a_11),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_a[4] ) 
);
DFFCE \sram_a[3]_ins4037  (
.D(slot_a_9),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_a[3] ) 
);
DFFCE \sram_a[2]_ins4038  (
.D(slot_a_7),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_a[2] ) 
);
DFFCE \sram_a[1]_ins4039  (
.D(slot_a_5),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_a[1] ) 
);
DFFCE \sram_a[0]_ins4040  (
.D(slot_a_3),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_a[0] ) 
);
DFFCE \sram_d[7]_ins4041  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[7] ) 
);
DFFCE \sram_d[6]_ins4042  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[6] ) 
);
DFFCE \sram_d[5]_ins4043  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[5] ) 
);
DFFCE \sram_d[4]_ins4044  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[4] ) 
);
DFFCE \sram_d[3]_ins4045  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[3] ) 
);
DFFCE \sram_d[2]_ins4046  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[2] ) 
);
DFFCE \sram_d[1]_ins4047  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[1] ) 
);
DFFCE \sram_d[0]_ins4048  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_d[0] ) 
);
DFFC sram_oe_ins4049 (
.D(n350),
.CLK(clk_3),
.CLEAR(n42),
.Q(sram_oe) 
);
DFFC sram_we_ins4050 (
.D(n351),
.CLK(clk_3),
.CLEAR(n42),
.Q(sram_we) 
);
DFFCE \ff_reg_volume_a0[3]_ins4051  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[3] ) 
);
DFFCE \ff_reg_volume_a0[2]_ins4052  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[2] ) 
);
DFFCE \ff_reg_volume_a0[1]_ins4053  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[1] ) 
);
DFFCE \ff_reg_volume_a0[0]_ins4054  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n912),
.CLEAR(n42),
.Q(\ff_reg_volume_a0[0] ) 
);
DFFCE ff_reg_enable_a0_ins4055 (
.D(slot_d_2),
.CLK(clk_3),
.CE(n891_17),
.CLEAR(n42),
.Q(ff_reg_enable_a0) 
);
DFFCE \ff_reg_frequency_count_a0[11]_ins4056  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n964_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[11] ) 
);
DFFCE \ff_reg_frequency_count_a0[10]_ins4057  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n964_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[10] ) 
);
DFFCE \ff_reg_frequency_count_a0[9]_ins4058  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n964_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[9] ) 
);
DFFCE \ff_reg_frequency_count_a0[8]_ins4059  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n964_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[8] ) 
);
DFFCE \ff_reg_frequency_count_a0[7]_ins4060  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[7] ) 
);
DFFCE \ff_reg_frequency_count_a0[6]_ins4061  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[6] ) 
);
DFFCE \ff_reg_frequency_count_a0[5]_ins4062  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[5] ) 
);
DFFCE \ff_reg_frequency_count_a0[4]_ins4063  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[4] ) 
);
DFFCE \ff_reg_frequency_count_a0[3]_ins4064  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[3] ) 
);
DFFCE \ff_reg_frequency_count_a0[2]_ins4065  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[2] ) 
);
DFFCE \ff_reg_frequency_count_a0[1]_ins4066  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[1] ) 
);
DFFCE \ff_reg_frequency_count_a0[0]_ins4067  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n968),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_a0[0] ) 
);
DFFCE \ff_reg_volume_b0[3]_ins4068  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[3] ) 
);
DFFCE \ff_reg_volume_b0[2]_ins4069  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[2] ) 
);
DFFCE \ff_reg_volume_b0[1]_ins4070  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[1] ) 
);
DFFCE \ff_reg_volume_b0[0]_ins4071  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n908),
.CLEAR(n42),
.Q(\ff_reg_volume_b0[0] ) 
);
DFFCE ff_reg_enable_b0_ins4072 (
.D(slot_d_4),
.CLK(clk_3),
.CE(n891_17),
.CLEAR(n42),
.Q(ff_reg_enable_b0) 
);
DFFCE \ff_reg_frequency_count_b0[11]_ins4073  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[11] ) 
);
DFFCE \ff_reg_frequency_count_b0[10]_ins4074  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[10] ) 
);
DFFCE \ff_reg_frequency_count_b0[9]_ins4075  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[9] ) 
);
DFFCE \ff_reg_frequency_count_b0[8]_ins4076  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n952_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[8] ) 
);
DFFCE \ff_reg_frequency_count_b0[7]_ins4077  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[7] ) 
);
DFFCE \ff_reg_frequency_count_b0[6]_ins4078  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[6] ) 
);
DFFCE \ff_reg_frequency_count_b0[5]_ins4079  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[5] ) 
);
DFFCE \ff_reg_frequency_count_b0[4]_ins4080  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[4] ) 
);
DFFCE \ff_reg_frequency_count_b0[3]_ins4081  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[3] ) 
);
DFFCE \ff_reg_frequency_count_b0[2]_ins4082  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[2] ) 
);
DFFCE \ff_reg_frequency_count_b0[1]_ins4083  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[1] ) 
);
DFFCE \ff_reg_frequency_count_b0[0]_ins4084  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n956),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_b0[0] ) 
);
DFFCE \ff_reg_volume_c0[3]_ins4085  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[3] ) 
);
DFFCE \ff_reg_volume_c0[2]_ins4086  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[2] ) 
);
DFFCE \ff_reg_volume_c0[1]_ins4087  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[1] ) 
);
DFFCE \ff_reg_volume_c0[0]_ins4088  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n904),
.CLEAR(n42),
.Q(\ff_reg_volume_c0[0] ) 
);
DFFCE ff_reg_enable_c0_ins4089 (
.D(slot_d_6),
.CLK(clk_3),
.CE(n891_17),
.CLEAR(n42),
.Q(ff_reg_enable_c0) 
);
DFFCE \ff_reg_frequency_count_c0[11]_ins4090  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n940_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[11] ) 
);
DFFCE \ff_reg_frequency_count_c0[10]_ins4091  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n940_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[10] ) 
);
DFFCE \ff_reg_frequency_count_c0[9]_ins4092  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n940_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[9] ) 
);
DFFCE \ff_reg_frequency_count_c0[8]_ins4093  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n940_11),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[8] ) 
);
DFFCE \ff_reg_frequency_count_c0[7]_ins4094  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[7] ) 
);
DFFCE \ff_reg_frequency_count_c0[6]_ins4095  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[6] ) 
);
DFFCE \ff_reg_frequency_count_c0[5]_ins4096  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[5] ) 
);
DFFCE \ff_reg_frequency_count_c0[4]_ins4097  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[4] ) 
);
DFFCE \ff_reg_frequency_count_c0[3]_ins4098  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[3] ) 
);
DFFCE \ff_reg_frequency_count_c0[2]_ins4099  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[2] ) 
);
DFFCE \ff_reg_frequency_count_c0[1]_ins4100  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[1] ) 
);
DFFCE \ff_reg_frequency_count_c0[0]_ins4101  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n944),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_c0[0] ) 
);
DFFCE \ff_reg_volume_d0[3]_ins4102  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[3] ) 
);
DFFCE \ff_reg_volume_d0[2]_ins4103  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[2] ) 
);
DFFCE \ff_reg_volume_d0[1]_ins4104  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[1] ) 
);
DFFCE \ff_reg_volume_d0[0]_ins4105  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n900),
.CLEAR(n42),
.Q(\ff_reg_volume_d0[0] ) 
);
DFFCE ff_reg_enable_d0_ins4106 (
.D(slot_d_8),
.CLK(clk_3),
.CE(n891_17),
.CLEAR(n42),
.Q(ff_reg_enable_d0) 
);
DFFCE \ff_reg_frequency_count_d0[11]_ins4107  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[11] ) 
);
DFFCE \ff_reg_frequency_count_d0[10]_ins4108  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[10] ) 
);
DFFCE \ff_reg_frequency_count_d0[9]_ins4109  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[9] ) 
);
DFFCE \ff_reg_frequency_count_d0[8]_ins4110  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n928),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[8] ) 
);
DFFCE \ff_reg_frequency_count_d0[7]_ins4111  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[7] ) 
);
DFFCE \ff_reg_frequency_count_d0[6]_ins4112  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[6] ) 
);
DFFCE \ff_reg_frequency_count_d0[5]_ins4113  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[5] ) 
);
DFFCE \ff_reg_frequency_count_d0[4]_ins4114  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[4] ) 
);
DFFCE \ff_reg_frequency_count_d0[3]_ins4115  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[3] ) 
);
DFFCE \ff_reg_frequency_count_d0[2]_ins4116  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[2] ) 
);
DFFCE \ff_reg_frequency_count_d0[1]_ins4117  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[1] ) 
);
DFFCE \ff_reg_frequency_count_d0[0]_ins4118  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n932),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_d0[0] ) 
);
DFFCE \ff_reg_volume_e0[3]_ins4119  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[3] ) 
);
DFFCE \ff_reg_volume_e0[2]_ins4120  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[2] ) 
);
DFFCE \ff_reg_volume_e0[1]_ins4121  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[1] ) 
);
DFFCE \ff_reg_volume_e0[0]_ins4122  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n896),
.CLEAR(n42),
.Q(\ff_reg_volume_e0[0] ) 
);
DFFCE ff_reg_enable_e0_ins4123 (
.D(slot_d_10),
.CLK(clk_3),
.CE(n891_17),
.CLEAR(n42),
.Q(ff_reg_enable_e0) 
);
DFFCE \ff_reg_frequency_count_e0[11]_ins4124  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[11] ) 
);
DFFCE \ff_reg_frequency_count_e0[10]_ins4125  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[10] ) 
);
DFFCE \ff_reg_frequency_count_e0[9]_ins4126  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[9] ) 
);
DFFCE \ff_reg_frequency_count_e0[8]_ins4127  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n916),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[8] ) 
);
DFFCE \ff_reg_frequency_count_e0[7]_ins4128  (
.D(slot_d_16),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[7] ) 
);
DFFCE \ff_reg_frequency_count_e0[6]_ins4129  (
.D(slot_d_14),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[6] ) 
);
DFFCE \ff_reg_frequency_count_e0[5]_ins4130  (
.D(slot_d_12),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[5] ) 
);
DFFCE \ff_reg_frequency_count_e0[4]_ins4131  (
.D(slot_d_10),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[4] ) 
);
DFFCE \ff_reg_frequency_count_e0[3]_ins4132  (
.D(slot_d_8),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[3] ) 
);
DFFCE \ff_reg_frequency_count_e0[2]_ins4133  (
.D(slot_d_6),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[2] ) 
);
DFFCE \ff_reg_frequency_count_e0[1]_ins4134  (
.D(slot_d_4),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[1] ) 
);
DFFCE \ff_reg_frequency_count_e0[0]_ins4135  (
.D(slot_d_2),
.CLK(clk_3),
.CE(n920),
.CLEAR(n42),
.Q(\ff_reg_frequency_count_e0[0] ) 
);
DFFCE ff_wave_reset_ins4136 (
.D(slot_d_12),
.CLK(clk_3),
.CE(n1627),
.CLEAR(n42),
.Q(ff_wave_reset) 
);
DFFE \ff_rddata[7]_ins4137  (
.D(ram_array_4_DO7),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[7] ) 
);
DFFE \ff_rddata[6]_ins4138  (
.D(ram_array_4_DO6),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[6] ) 
);
DFFE \ff_rddata[5]_ins4139  (
.D(ram_array_4_DO5),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[5] ) 
);
DFFE \ff_rddata[4]_ins4140  (
.D(ram_array_4_DO4),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[4] ) 
);
DFFE \ff_rddata[3]_ins4141  (
.D(ram_array_4_DO3),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[3] ) 
);
DFFE \ff_rddata[2]_ins4142  (
.D(ram_array_4_DO2),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[2] ) 
);
DFFE \ff_rddata[1]_ins4143  (
.D(ram_array_4_DO1),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[1] ) 
);
DFFE \ff_rddata[0]_ins4144  (
.D(ram_array),
.CLK(clk_3),
.CE(ff_sram_q_en),
.Q(\ff_rddata[0] ) 
);
DFFCE \sram_id[2]_ins4416  (
.D(n324_7),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_id[2] ) 
);
defparam \sram_id[2]_ins4416 .INIT=1'b0;
DFFCE \sram_id[1]_ins4420  (
.D(n325_7),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_id[1] ) 
);
defparam \sram_id[1]_ins4420 .INIT=1'b0;
DFFCE \sram_id[0]_ins4424  (
.D(slot_a_13),
.CLK(clk_3),
.CE(n1437),
.CLEAR(n42),
.Q(\sram_id[0] ) 
);
defparam \sram_id[0]_ins4424 .INIT=1'b0;
DFFPE ext_memory_nactive_ins4430 (
.D(n73),
.CLK(clk_3),
.CE(ext_memory_nactive_9),
.PRESET(n42),
.Q(ext_memory_nactive) 
);
defparam ext_memory_nactive_ins4430.INIT=1'b1;
LUT2 n112_ins5036 (
.I0(slot_d_10),
.I1(slot_d_2),
.F(n112) 
);
defparam n112_ins5036.INIT=4'hE;
LUT2 n113_ins5037 (
.I0(slot_d_10),
.I1(slot_d_4),
.F(n113) 
);
defparam n113_ins5037.INIT=4'hE;
LUT2 n114_ins5038 (
.I0(slot_d_10),
.I1(slot_d_6),
.F(n114) 
);
defparam n114_ins5038.INIT=4'hE;
LUT4 n1387_ins5039 (
.I0(reg_ram_mode0),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n1387_5),
.F(n1387) 
);
defparam n1387_ins5039.INIT=16'h1000;
LUT4 n1402_ins5040 (
.I0(reg_ram_mode1),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n1387_5),
.F(n1402) 
);
defparam n1402_ins5040.INIT=16'h4000;
LUT4 n1410_ins5041 (
.I0(reg_ram_mode2),
.I1(slot_a_29),
.I2(slot_a_31),
.I3(n1387_5),
.F(n1410) 
);
defparam n1410_ins5041.INIT=16'h0100;
LUT4 n1418_ins5042 (
.I0(reg_ram_mode3),
.I1(slot_a_31),
.I2(slot_a_29),
.I3(n1387_5),
.F(n1418) 
);
defparam n1418_ins5042.INIT=16'h1000;
LUT2 n325_ins5043 (
.I0(slot_a_15),
.I1(n325_11),
.F(n325_7) 
);
defparam n325_ins5043.INIT=4'hE;
LUT4 n1437_ins5044 (
.I0(n1437_5),
.I1(slot_a_17),
.I2(n1437_7),
.I3(n1437_9),
.F(n1437) 
);
defparam n1437_ins5044.INIT=16'hFFB0;
LUT4 n1627_ins5045 (
.I0(slot_a_15),
.I1(slot_a_17),
.I2(n1437_7),
.I3(n111),
.F(n1627) 
);
defparam n1627_ins5045.INIT=16'h8000;
LUT4 ext_memory_nactive_ins5110 (
.I0(ff_nwr2),
.I1(n1437_7),
.I2(n111_7),
.I3(ext_memory_nactive_11),
.F(ext_memory_nactive_9) 
);
defparam ext_memory_nactive_ins5110.INIT=16'hFEFF;
LUT2 n324_ins5178 (
.I0(n325_11),
.I1(slot_a_17),
.F(n324_7) 
);
defparam n324_ins5178.INIT=4'h4;
LUT3 n351_ins5242 (
.I0(n325_11),
.I1(n111),
.I2(n1437),
.F(n351) 
);
defparam n351_ins5242.INIT=8'h40;
LUT2 n350_ins5243 (
.I0(n1437),
.I1(n350_7),
.F(n350) 
);
defparam n350_ins5243.INIT=4'h8;
LUT4 n111_ins5277 (
.I0(slot_nsltsl_3),
.I1(ff_nwr1),
.I2(slot_nmerq_3),
.I3(ff_nwr2),
.F(n111) 
);
defparam n111_ins5277.INIT=16'h0100;
LUT3 n111_ins5278 (
.I0(n111_9),
.I1(n111_11),
.I2(n111_13),
.F(n111_7) 
);
defparam n111_ins5278.INIT=8'h80;
LUT3 n1387_ins5279 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n111),
.F(n1387_5) 
);
defparam n1387_ins5279.INIT=8'h40;
LUT2 n1437_ins5281 (
.I0(slot_a_15),
.I1(slot_a_13),
.F(n1437_5) 
);
defparam n1437_ins5281.INIT=4'h4;
LUT3 n1437_ins5282 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n1437_11),
.F(n1437_7) 
);
defparam n1437_ins5282.INIT=8'h80;
LUT3 n1437_ins5283 (
.I0(n1437_13),
.I1(n1437_15),
.I2(n1437_17),
.F(n1437_9) 
);
defparam n1437_ins5283.INIT=8'h40;
LUT4 n891_ins5294 (
.I0(slot_a_25),
.I1(slot_a_27),
.I2(n1437_11),
.I3(slot_a_13),
.F(n891) 
);
defparam n891_ins5294.INIT=16'h007F;
LUT2 n891_ins5295 (
.I0(slot_a_5),
.I1(slot_a_7),
.F(n891_9) 
);
defparam n891_ins5295.INIT=4'h8;
LUT4 n896_ins5297 (
.I0(slot_a_11),
.I1(slot_a_3),
.I2(slot_a_9),
.I3(n891_21),
.F(n896_7) 
);
defparam n896_ins5297.INIT=16'h1000;
LUT2 n900_ins5298 (
.I0(slot_a_5),
.I1(slot_a_7),
.F(n900_7) 
);
defparam n900_ins5298.INIT=4'h4;
LUT2 n908_ins5299 (
.I0(slot_a_7),
.I1(slot_a_5),
.F(n908_7) 
);
defparam n908_ins5299.INIT=4'h4;
LUT2 n940_ins5300 (
.I0(n891),
.I1(n940),
.F(n940_7) 
);
defparam n940_ins5300.INIT=4'h4;
LUT2 n952_ins5301 (
.I0(n891),
.I1(n952),
.F(n952_7) 
);
defparam n952_ins5301.INIT=4'h4;
LUT2 n964_ins5302 (
.I0(n891),
.I1(n964),
.F(n964_7) 
);
defparam n964_ins5302.INIT=4'h4;
LUT3 ext_memory_nactive_ins5304 (
.I0(n1437_15),
.I1(ext_memory_nactive_21),
.I2(ff_nrd2),
.F(ext_memory_nactive_11) 
);
defparam ext_memory_nactive_ins5304.INIT=8'h40;
LUT4 n350_ins5338 (
.I0(slot_nsltsl_3),
.I1(slot_nmerq_3),
.I2(ff_nrd1),
.I3(ff_nrd2),
.F(n350_7) 
);
defparam n350_ins5338.INIT=16'h0100;
LUT4 n73_ins5339 (
.I0(n1437_13),
.I1(n350_7),
.I2(n1437_15),
.I3(ext_memory_nactive_11),
.F(n73_9) 
);
defparam n73_ins5339.INIT=16'h008F;
LUT4 n111_ins5349 (
.I0(slot_a_31),
.I1(slot_a_27),
.I2(slot_a_29),
.I3(slot_a_25),
.F(n111_9) 
);
defparam n111_ins5349.INIT=16'h4000;
LUT4 n111_ins5350 (
.I0(slot_a_15),
.I1(slot_a_19),
.I2(slot_a_21),
.I3(slot_a_23),
.F(n111_11) 
);
defparam n111_ins5350.INIT=16'h8000;
LUT4 n111_ins5351 (
.I0(slot_a_13),
.I1(slot_a_17),
.I2(n891_9),
.I3(n111_15),
.F(n111_13) 
);
defparam n111_ins5351.INIT=16'h8000;
LUT4 n1437_ins5352 (
.I0(n1437_19),
.I1(n1437_21),
.I2(n1437_17),
.I3(n1437_23),
.F(n1437_11) 
);
defparam n1437_ins5352.INIT=16'h8000;
LUT3 n1437_ins5353 (
.I0(slot_a_15),
.I1(slot_a_13),
.I2(slot_a_17),
.F(n1437_13) 
);
defparam n1437_ins5353.INIT=8'hE0;
LUT3 n1437_ins5354 (
.I0(reg_scci_enable),
.I1(\reg_bank3[7] ),
.I2(n111_9),
.F(n1437_15) 
);
defparam n1437_ins5354.INIT=8'h80;
LUT3 n1437_ins5355 (
.I0(slot_a_19),
.I1(slot_a_21),
.I2(slot_a_23),
.F(n1437_17) 
);
defparam n1437_ins5355.INIT=8'h01;
LUT2 n891_ins5356 (
.I0(slot_a_11),
.I1(slot_a_9),
.F(n891_13) 
);
defparam n891_ins5356.INIT=4'h4;
LUT4 n940_ins5358 (
.I0(n563_11),
.I1(n563_15),
.I2(n553_11),
.I3(n900_7),
.F(n940) 
);
defparam n940_ins5358.INIT=16'h4000;
LUT4 n952_ins5359 (
.I0(n563_11),
.I1(n563_15),
.I2(n553_11),
.I3(n908_7),
.F(n952) 
);
defparam n952_ins5359.INIT=16'h4000;
LUT4 n964_ins5360 (
.I0(n563_11),
.I1(n563_13),
.I2(n563_15),
.I3(n553_11),
.F(n964) 
);
defparam n964_ins5360.INIT=16'h4000;
LUT2 n111_ins5417 (
.I0(slot_a_9),
.I1(slot_a_11),
.F(n111_15) 
);
defparam n111_ins5417.INIT=4'h8;
LUT4 n1437_ins5418 (
.I0(slot_a_29),
.I1(slot_a_31),
.I2(\reg_bank2[2] ),
.I3(\reg_bank2[3] ),
.F(n1437_19) 
);
defparam n1437_ins5418.INIT=16'h1000;
LUT3 n1437_ins5419 (
.I0(reg_scci_enable),
.I1(\reg_bank2[0] ),
.I2(\reg_bank2[1] ),
.F(n1437_21) 
);
defparam n1437_ins5419.INIT=8'h40;
LUT4 n1437_ins5420 (
.I0(\reg_bank2[6] ),
.I1(\reg_bank2[7] ),
.I2(\reg_bank2[4] ),
.I3(\reg_bank2[5] ),
.F(n1437_23) 
);
defparam n1437_ins5420.INIT=16'h1000;
LUT3 \ext_memory_address[20]_ins5440  (
.I0(slot_a_31),
.I1(\reg_bank2[7] ),
.I2(\reg_bank0[7] ),
.F(\ext_memory_address[20]_7 ) 
);
defparam \ext_memory_address[20]_ins5440 .INIT=8'hE4;
LUT3 \ext_memory_address[20]_ins5441  (
.I0(\reg_bank1[7] ),
.I1(\reg_bank3[7] ),
.I2(slot_a_31),
.F(\ext_memory_address[20]_9 ) 
);
defparam \ext_memory_address[20]_ins5441 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[20]_ins5442  (
.I0(\ext_memory_address[20]_7 ),
.I1(\ext_memory_address[20]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[20] ) 
);
LUT3 \ext_memory_address[19]_ins5443  (
.I0(slot_a_31),
.I1(\reg_bank2[6] ),
.I2(\reg_bank0[6] ),
.F(\ext_memory_address[19]_7 ) 
);
defparam \ext_memory_address[19]_ins5443 .INIT=8'hE4;
LUT3 \ext_memory_address[19]_ins5444  (
.I0(\reg_bank1[6] ),
.I1(\reg_bank3[6] ),
.I2(slot_a_31),
.F(\ext_memory_address[19]_9 ) 
);
defparam \ext_memory_address[19]_ins5444 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[19]_ins5445  (
.I0(\ext_memory_address[19]_7 ),
.I1(\ext_memory_address[19]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[19] ) 
);
LUT3 \ext_memory_address[18]_ins5446  (
.I0(slot_a_31),
.I1(\reg_bank2[5] ),
.I2(\reg_bank0[5] ),
.F(\ext_memory_address[18]_7 ) 
);
defparam \ext_memory_address[18]_ins5446 .INIT=8'hE4;
LUT3 \ext_memory_address[18]_ins5447  (
.I0(\reg_bank1[5] ),
.I1(\reg_bank3[5] ),
.I2(slot_a_31),
.F(\ext_memory_address[18]_9 ) 
);
defparam \ext_memory_address[18]_ins5447 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[18]_ins5448  (
.I0(\ext_memory_address[18]_7 ),
.I1(\ext_memory_address[18]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[18] ) 
);
LUT3 \ext_memory_address[17]_ins5449  (
.I0(slot_a_31),
.I1(\reg_bank2[4] ),
.I2(\reg_bank0[4] ),
.F(\ext_memory_address[17]_7 ) 
);
defparam \ext_memory_address[17]_ins5449 .INIT=8'hE4;
LUT3 \ext_memory_address[17]_ins5450  (
.I0(\reg_bank1[4] ),
.I1(\reg_bank3[4] ),
.I2(slot_a_31),
.F(\ext_memory_address[17]_9 ) 
);
defparam \ext_memory_address[17]_ins5450 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[17]_ins5451  (
.I0(\ext_memory_address[17]_7 ),
.I1(\ext_memory_address[17]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[17] ) 
);
LUT3 \ext_memory_address[16]_ins5452  (
.I0(slot_a_31),
.I1(\reg_bank2[3] ),
.I2(\reg_bank0[3] ),
.F(\ext_memory_address[16]_7 ) 
);
defparam \ext_memory_address[16]_ins5452 .INIT=8'hE4;
LUT3 \ext_memory_address[16]_ins5453  (
.I0(\reg_bank1[3] ),
.I1(\reg_bank3[3] ),
.I2(slot_a_31),
.F(\ext_memory_address[16]_9 ) 
);
defparam \ext_memory_address[16]_ins5453 .INIT=8'hAC;
MUX2_LUT5 \ext_memory_address[16]_ins5454  (
.I0(\ext_memory_address[16]_7 ),
.I1(\ext_memory_address[16]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[16] ) 
);
LUT3 \ext_memory_address[15]_ins5455  (
.I0(slot_a_31),
.I1(\reg_bank0[2] ),
.I2(\reg_bank2[2] ),
.F(\ext_memory_address[15]_7 ) 
);
defparam \ext_memory_address[15]_ins5455 .INIT=8'hD8;
LUT3 \ext_memory_address[15]_ins5456  (
.I0(\reg_bank3[2] ),
.I1(\reg_bank1[2] ),
.I2(slot_a_31),
.F(\ext_memory_address[15]_9 ) 
);
defparam \ext_memory_address[15]_ins5456 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[15]_ins5457  (
.I0(\ext_memory_address[15]_7 ),
.I1(\ext_memory_address[15]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[15] ) 
);
LUT3 \ext_memory_address[14]_ins5458  (
.I0(slot_a_31),
.I1(\reg_bank0[1] ),
.I2(\reg_bank2[1] ),
.F(\ext_memory_address[14]_7 ) 
);
defparam \ext_memory_address[14]_ins5458 .INIT=8'hD8;
LUT3 \ext_memory_address[14]_ins5459  (
.I0(\reg_bank3[1] ),
.I1(\reg_bank1[1] ),
.I2(slot_a_31),
.F(\ext_memory_address[14]_9 ) 
);
defparam \ext_memory_address[14]_ins5459 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[14]_ins5460  (
.I0(\ext_memory_address[14]_7 ),
.I1(\ext_memory_address[14]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[14] ) 
);
LUT3 \ext_memory_address[13]_ins5461  (
.I0(slot_a_31),
.I1(\reg_bank0[0] ),
.I2(\reg_bank2[0] ),
.F(\ext_memory_address[13]_7 ) 
);
defparam \ext_memory_address[13]_ins5461 .INIT=8'hD8;
LUT3 \ext_memory_address[13]_ins5462  (
.I0(\reg_bank3[0] ),
.I1(\reg_bank1[0] ),
.I2(slot_a_31),
.F(\ext_memory_address[13]_9 ) 
);
defparam \ext_memory_address[13]_ins5462 .INIT=8'hCA;
MUX2_LUT5 \ext_memory_address[13]_ins5463  (
.I0(\ext_memory_address[13]_7 ),
.I1(\ext_memory_address[13]_9 ),
.S0(slot_a_29),
.O(\ext_memory_address[13] ) 
);
LUT3 n73_ins5464 (
.I0(n73_9),
.I1(ff_nrd2),
.I2(n111_7),
.F(n73_13) 
);
defparam n73_ins5464.INIT=8'hD5;
LUT3 n73_ins5465 (
.I0(slot_a_17),
.I1(ff_nrd2),
.I2(n111_7),
.F(n73_15) 
);
defparam n73_ins5465.INIT=8'hDD;
MUX2_LUT5 n73_ins5466 (
.I0(n73_13),
.I1(n73_15),
.S0(n1437_7),
.O(n73) 
);
LUT3 ext_memory_nactive_ins5467 (
.I0(slot_a_29),
.I1(reg_ram_mode3),
.I2(reg_ram_mode2),
.F(ext_memory_nactive_17) 
);
defparam ext_memory_nactive_ins5467.INIT=8'h27;
LUT3 ext_memory_nactive_ins5468 (
.I0(reg_ram_mode0),
.I1(reg_ram_mode1),
.I2(slot_a_29),
.F(ext_memory_nactive_19) 
);
defparam ext_memory_nactive_ins5468.INIT=8'h35;
MUX2_LUT5 ext_memory_nactive_ins5469 (
.I0(ext_memory_nactive_17),
.I1(ext_memory_nactive_19),
.S0(slot_a_31),
.O(ext_memory_nactive_21) 
);
LUT3 n920_ins5500 (
.I0(slot_a_3),
.I1(n891),
.I2(n563),
.F(n920) 
);
defparam n920_ins5500.INIT=8'h10;
LUT3 n916_ins5501 (
.I0(slot_a_3),
.I1(n891),
.I2(n563),
.F(n916) 
);
defparam n916_ins5501.INIT=8'h20;
LUT3 n932_ins5512 (
.I0(slot_a_3),
.I1(n891),
.I2(n553_9),
.F(n932) 
);
defparam n932_ins5512.INIT=8'h10;
LUT3 n928_ins5513 (
.I0(slot_a_3),
.I1(n891),
.I2(n553_9),
.F(n928) 
);
defparam n928_ins5513.INIT=8'h20;
LUT4 n111_ins5516 (
.I0(n111),
.I1(n111_9),
.I2(n111_11),
.I3(n111_13),
.F(n111_17) 
);
defparam n111_ins5516.INIT=16'h8000;
LUT4 n325_ins5517 (
.I0(slot_a_17),
.I1(n1437_7),
.I2(slot_a_15),
.I3(slot_a_13),
.F(n325_11) 
);
defparam n325_ins5517.INIT=16'h0800;
LUT4 n896_ins5522 (
.I0(n891),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(n896_7),
.F(n896) 
);
defparam n896_ins5522.INIT=16'h4000;
LUT4 n891_ins5523 (
.I0(n891),
.I1(slot_a_5),
.I2(slot_a_7),
.I3(n891_19),
.F(n891_17) 
);
defparam n891_ins5523.INIT=16'h4000;
LUT4 n904_ins5524 (
.I0(n891),
.I1(n896_7),
.I2(slot_a_5),
.I3(slot_a_7),
.F(n904) 
);
defparam n904_ins5524.INIT=16'h0400;
LUT4 n900_ins5525 (
.I0(n891),
.I1(n891_19),
.I2(slot_a_5),
.I3(slot_a_7),
.F(n900) 
);
defparam n900_ins5525.INIT=16'h0400;
LUT4 n912_ins5526 (
.I0(n891),
.I1(n896_7),
.I2(slot_a_7),
.I3(slot_a_5),
.F(n912) 
);
defparam n912_ins5526.INIT=16'h0400;
LUT4 n908_ins5527 (
.I0(n891),
.I1(n891_19),
.I2(slot_a_7),
.I3(slot_a_5),
.F(n908) 
);
defparam n908_ins5527.INIT=16'h0400;
LUT3 n944_ins5534 (
.I0(slot_a_3),
.I1(n891),
.I2(n940),
.F(n944) 
);
defparam n944_ins5534.INIT=8'h10;
LUT3 n940_ins5535 (
.I0(slot_a_3),
.I1(n891),
.I2(n940),
.F(n940_11) 
);
defparam n940_ins5535.INIT=8'h20;
LUT3 n956_ins5542 (
.I0(slot_a_3),
.I1(n891),
.I2(n952),
.F(n956) 
);
defparam n956_ins5542.INIT=8'h10;
LUT3 n952_ins5543 (
.I0(slot_a_3),
.I1(n891),
.I2(n952),
.F(n952_11) 
);
defparam n952_ins5543.INIT=8'h20;
LUT3 n968_ins5550 (
.I0(slot_a_3),
.I1(n891),
.I2(n964),
.F(n968) 
);
defparam n968_ins5550.INIT=8'h10;
LUT3 n964_ins5551 (
.I0(slot_a_3),
.I1(n891),
.I2(n964),
.F(n964_11) 
);
defparam n964_ins5551.INIT=8'h20;
LUT4 n891_ins5572 (
.I0(slot_a_3),
.I1(slot_a_11),
.I2(slot_a_9),
.I3(n891_21),
.F(n891_19) 
);
defparam n891_ins5572.INIT=16'h2000;
LUT4 n891_ins5579 (
.I0(n563_11),
.I1(slot_a_15),
.I2(slot_a_17),
.I3(n111),
.F(n891_21) 
);
defparam n891_ins5579.INIT=16'h1000;
\u_scc_core/u_scc_register/u_wave_frequency_count_selector0  u_wave_frequency_count_selector0 (
.\ff_active[1] (\ff_active[1] ),
.\ff_reg_frequency_count_a0[11] (\ff_reg_frequency_count_a0[11] ),
.\ff_reg_frequency_count_b0[11] (\ff_reg_frequency_count_b0[11] ),
.\ff_active[0] (\ff_active[0] ),
.\ff_reg_frequency_count_c0[11] (\ff_reg_frequency_count_c0[11] ),
.\ff_reg_frequency_count_d0[11] (\ff_reg_frequency_count_d0[11] ),
.\ff_reg_frequency_count_a0[10] (\ff_reg_frequency_count_a0[10] ),
.\ff_reg_frequency_count_b0[10] (\ff_reg_frequency_count_b0[10] ),
.\ff_reg_frequency_count_c0[10] (\ff_reg_frequency_count_c0[10] ),
.\ff_reg_frequency_count_d0[10] (\ff_reg_frequency_count_d0[10] ),
.\ff_reg_frequency_count_a0[9] (\ff_reg_frequency_count_a0[9] ),
.\ff_reg_frequency_count_b0[9] (\ff_reg_frequency_count_b0[9] ),
.\ff_reg_frequency_count_c0[9] (\ff_reg_frequency_count_c0[9] ),
.\ff_reg_frequency_count_d0[9] (\ff_reg_frequency_count_d0[9] ),
.\ff_reg_frequency_count_a0[8] (\ff_reg_frequency_count_a0[8] ),
.\ff_reg_frequency_count_b0[8] (\ff_reg_frequency_count_b0[8] ),
.\ff_reg_frequency_count_c0[8] (\ff_reg_frequency_count_c0[8] ),
.\ff_reg_frequency_count_d0[8] (\ff_reg_frequency_count_d0[8] ),
.\ff_reg_frequency_count_a0[7] (\ff_reg_frequency_count_a0[7] ),
.\ff_reg_frequency_count_b0[7] (\ff_reg_frequency_count_b0[7] ),
.\ff_reg_frequency_count_c0[7] (\ff_reg_frequency_count_c0[7] ),
.\ff_reg_frequency_count_d0[7] (\ff_reg_frequency_count_d0[7] ),
.\ff_reg_frequency_count_a0[6] (\ff_reg_frequency_count_a0[6] ),
.\ff_reg_frequency_count_b0[6] (\ff_reg_frequency_count_b0[6] ),
.\ff_reg_frequency_count_c0[6] (\ff_reg_frequency_count_c0[6] ),
.\ff_reg_frequency_count_d0[6] (\ff_reg_frequency_count_d0[6] ),
.\ff_reg_frequency_count_a0[5] (\ff_reg_frequency_count_a0[5] ),
.\ff_reg_frequency_count_b0[5] (\ff_reg_frequency_count_b0[5] ),
.\ff_reg_frequency_count_c0[5] (\ff_reg_frequency_count_c0[5] ),
.\ff_reg_frequency_count_d0[5] (\ff_reg_frequency_count_d0[5] ),
.\ff_reg_frequency_count_a0[4] (\ff_reg_frequency_count_a0[4] ),
.\ff_reg_frequency_count_b0[4] (\ff_reg_frequency_count_b0[4] ),
.\ff_reg_frequency_count_c0[4] (\ff_reg_frequency_count_c0[4] ),
.\ff_reg_frequency_count_d0[4] (\ff_reg_frequency_count_d0[4] ),
.\ff_reg_frequency_count_a0[3] (\ff_reg_frequency_count_a0[3] ),
.\ff_reg_frequency_count_b0[3] (\ff_reg_frequency_count_b0[3] ),
.\ff_reg_frequency_count_c0[3] (\ff_reg_frequency_count_c0[3] ),
.\ff_reg_frequency_count_d0[3] (\ff_reg_frequency_count_d0[3] ),
.\ff_reg_frequency_count_a0[2] (\ff_reg_frequency_count_a0[2] ),
.\ff_reg_frequency_count_b0[2] (\ff_reg_frequency_count_b0[2] ),
.\ff_reg_frequency_count_c0[2] (\ff_reg_frequency_count_c0[2] ),
.\ff_reg_frequency_count_d0[2] (\ff_reg_frequency_count_d0[2] ),
.\ff_reg_frequency_count_a0[1] (\ff_reg_frequency_count_a0[1] ),
.\ff_reg_frequency_count_b0[1] (\ff_reg_frequency_count_b0[1] ),
.\ff_reg_frequency_count_c0[1] (\ff_reg_frequency_count_c0[1] ),
.\ff_reg_frequency_count_d0[1] (\ff_reg_frequency_count_d0[1] ),
.\ff_reg_frequency_count_a0[0] (\ff_reg_frequency_count_a0[0] ),
.\ff_reg_frequency_count_b0[0] (\ff_reg_frequency_count_b0[0] ),
.\ff_reg_frequency_count_c0[0] (\ff_reg_frequency_count_c0[0] ),
.\ff_reg_frequency_count_d0[0] (\ff_reg_frequency_count_d0[0] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3(n3) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module u_scc_core (clk_3,n42,slot_a_13,slot_a_5,slot_a_7,slot_a_15,slot_a_17,slot_a_9,slot_a_11,slot_d_12,slot_d_10,slot_d_16,slot_d_14,slot_d_8,slot_d_6,slot_d_4,slot_d_2,slot_a_3,slot_a_29,slot_a_31,ff_nwr2,slot_nsltsl_3,ff_nwr1,slot_nmerq_3,slot_a_25,slot_a_27,ff_nrd2,ff_nrd1,slot_a_19,slot_a_21,slot_a_23,\ff_left_out[10] ,\ff_left_out[9] ,\ff_left_out[8] ,\ff_left_out[7] ,\ff_left_out[6] ,\ff_left_out[5] ,\ff_left_out[4] ,\ff_left_out[3] ,\ff_left_out[2] ,\ff_left_out[1] ,\ff_left_out[0] ,\ff_active[1] ,\ff_active[0] ,n553,\ff_wave_address_a[3] ,n563,n553_9,n563_11,n563_13,n563_15,n553_11,ram_array,ram_array_4_DO1,ram_array_4_DO2,ram_array_4_DO3,ram_array_4_DO4,ram_array_4_DO5,ram_array_4_DO6,ram_array_4_DO7,reg_scci_enable,\reg_bank3[7] ,\ff_rddata[7] ,\ff_rddata[6] ,\ff_rddata[5] ,\ff_rddata[4] ,\ff_rddata[3] ,\ff_rddata[2] ,\ff_rddata[1] ,\ff_rddata[0] ,ext_memory_nactive,n111,n891,n891_9,n111_9,n940,n952,n964,\ext_memory_address[20] ,\ext_memory_address[19] ,\ext_memory_address[18] ,\ext_memory_address[17] ,\ext_memory_address[16] ,\ext_memory_address[15] ,\ext_memory_address[14] ,\ext_memory_address[13] );
input clk_3;
input n42;
input slot_a_13;
input slot_a_5;
input slot_a_7;
input slot_a_15;
input slot_a_17;
input slot_a_9;
input slot_a_11;
input slot_d_12;
input slot_d_10;
input slot_d_16;
input slot_d_14;
input slot_d_8;
input slot_d_6;
input slot_d_4;
input slot_d_2;
input slot_a_3;
input slot_a_29;
input slot_a_31;
input ff_nwr2;
input slot_nsltsl_3;
input ff_nwr1;
input slot_nmerq_3;
input slot_a_25;
input slot_a_27;
input ff_nrd2;
input ff_nrd1;
input slot_a_19;
input slot_a_21;
input slot_a_23;
output \ff_left_out[10] ;
output \ff_left_out[9] ;
output \ff_left_out[8] ;
output \ff_left_out[7] ;
output \ff_left_out[6] ;
output \ff_left_out[5] ;
output \ff_left_out[4] ;
output \ff_left_out[3] ;
output \ff_left_out[2] ;
output \ff_left_out[1] ;
output \ff_left_out[0] ;
output \ff_active[1] ;
output \ff_active[0] ;
output n553;
output \ff_wave_address_a[3] ;
output n563;
output n553_9;
output n563_11;
output n563_13;
output n563_15;
output n553_11;
output ram_array;
output ram_array_4_DO1;
output ram_array_4_DO2;
output ram_array_4_DO3;
output ram_array_4_DO4;
output ram_array_4_DO5;
output ram_array_4_DO6;
output ram_array_4_DO7;
output reg_scci_enable;
output \reg_bank3[7] ;
output \ff_rddata[7] ;
output \ff_rddata[6] ;
output \ff_rddata[5] ;
output \ff_rddata[4] ;
output \ff_rddata[3] ;
output \ff_rddata[2] ;
output \ff_rddata[1] ;
output \ff_rddata[0] ;
output ext_memory_nactive;
output n111;
output n891;
output n891_9;
output n111_9;
output n940;
output n952;
output n964;
output \ext_memory_address[20] ;
output \ext_memory_address[19] ;
output \ext_memory_address[18] ;
output \ext_memory_address[17] ;
output \ext_memory_address[16] ;
output \ext_memory_address[15] ;
output \ext_memory_address[14] ;
output \ext_memory_address[13] ;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire ff_sram_q_en;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire n553;
wire \ff_wave_address_a[3] ;
wire n563;
wire n553_9;
wire n563_11;
wire n563_13;
wire n563_15;
wire n553_11;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire reg_scci_enable;
wire \reg_bank3[7] ;
wire \sram_a[4] ;
wire \sram_a[3] ;
wire \sram_a[2] ;
wire \sram_a[1] ;
wire \sram_a[0] ;
wire \sram_d[7] ;
wire \sram_d[6] ;
wire \sram_d[5] ;
wire \sram_d[4] ;
wire \sram_d[3] ;
wire \sram_d[2] ;
wire \sram_d[1] ;
wire \sram_d[0] ;
wire sram_oe;
wire sram_we;
wire \ff_reg_volume_a0[3] ;
wire \ff_reg_volume_a0[2] ;
wire \ff_reg_volume_a0[1] ;
wire \ff_reg_volume_a0[0] ;
wire ff_reg_enable_a0;
wire \ff_reg_volume_b0[3] ;
wire \ff_reg_volume_b0[2] ;
wire \ff_reg_volume_b0[1] ;
wire \ff_reg_volume_b0[0] ;
wire ff_reg_enable_b0;
wire \ff_reg_volume_c0[3] ;
wire \ff_reg_volume_c0[2] ;
wire \ff_reg_volume_c0[1] ;
wire \ff_reg_volume_c0[0] ;
wire ff_reg_enable_c0;
wire \ff_reg_volume_d0[3] ;
wire \ff_reg_volume_d0[2] ;
wire \ff_reg_volume_d0[1] ;
wire \ff_reg_volume_d0[0] ;
wire ff_reg_enable_d0;
wire \ff_reg_volume_e0[3] ;
wire \ff_reg_volume_e0[2] ;
wire \ff_reg_volume_e0[1] ;
wire \ff_reg_volume_e0[0] ;
wire ff_reg_enable_e0;
wire \ff_reg_frequency_count_e0[11] ;
wire \ff_reg_frequency_count_e0[10] ;
wire \ff_reg_frequency_count_e0[9] ;
wire \ff_reg_frequency_count_e0[8] ;
wire \ff_reg_frequency_count_e0[7] ;
wire \ff_reg_frequency_count_e0[6] ;
wire \ff_reg_frequency_count_e0[5] ;
wire \ff_reg_frequency_count_e0[4] ;
wire \ff_reg_frequency_count_e0[3] ;
wire \ff_reg_frequency_count_e0[2] ;
wire \ff_reg_frequency_count_e0[1] ;
wire \ff_reg_frequency_count_e0[0] ;
wire ff_wave_reset;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire \sram_id[2] ;
wire \sram_id[1] ;
wire \sram_id[0] ;
wire ext_memory_nactive;
wire n111;
wire n891;
wire n891_9;
wire n940_7;
wire n952_7;
wire n964_7;
wire n111_9;
wire n891_13;
wire n940;
wire n952;
wire n964;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire n3_25;
wire n3_27;
wire n3_29;
wire n3_31;
wire n3_33;
wire n3_35;
wire n3_37;
wire n3_39;
wire n3_41;
wire n3_43;
wire n3_45;
wire n3;
wire VCC;
wire GND;
\u_scc_core/u_scc_channel_mixer  u_scc_channel_mixer (
.clk_3(clk_3),
.n42(n42),
.sram_oe(sram_oe),
.reg_scci_enable(reg_scci_enable),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.sram_we(sram_we),
.ff_reg_enable_c0(ff_reg_enable_c0),
.ff_reg_enable_d0(ff_reg_enable_d0),
.ff_reg_enable_e0(ff_reg_enable_e0),
.ff_reg_enable_a0(ff_reg_enable_a0),
.ff_reg_enable_b0(ff_reg_enable_b0),
.\sram_a[0] (\sram_a[0] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[4] (\sram_a[4] ),
.ff_wave_reset(ff_wave_reset),
.n964_7(n964_7),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.n3(n3),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.n3_45(n3_45),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.n3_43(n3_43),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.n3_41(n3_41),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.n3_39(n3_39),
.n940_7(n940_7),
.n952_7(n952_7),
.n891(n891),
.n940(n940),
.n952(n952),
.n964(n964),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.n891_13(n891_13),
.n891_9(n891_9),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\reg_bank3[7] (\reg_bank3[7] ),
.n111_9(n111_9),
.slot_a_13(slot_a_13),
.slot_a_5(slot_a_5),
.slot_a_7(slot_a_7),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.n111(n111),
.slot_a_9(slot_a_9),
.slot_a_11(slot_a_11),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\sram_d[0] (\sram_d[0] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[7] (\sram_d[7] ),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.ff_sram_q_en(ff_sram_q_en),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.n553(n553),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.n563(n563),
.n553_9(n553_9),
.n563_11(n563_11),
.n563_13(n563_13),
.n563_15(n563_15),
.n553_11(n553_11),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7) 
);
\u_scc_core/u_scc_register  u_scc_register (
.slot_d_12(slot_d_12),
.clk_3(clk_3),
.n42(n42),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_14(slot_d_14),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_11(slot_a_11),
.slot_a_9(slot_a_9),
.slot_a_7(slot_a_7),
.slot_a_5(slot_a_5),
.slot_a_3(slot_a_3),
.ram_array_4_DO7(ram_array_4_DO7),
.ff_sram_q_en(ff_sram_q_en),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array(ram_array),
.slot_a_13(slot_a_13),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.ff_nwr2(ff_nwr2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.slot_a_25(slot_a_25),
.slot_a_27(slot_a_27),
.ff_nrd2(ff_nrd2),
.ff_nrd1(ff_nrd1),
.slot_a_19(slot_a_19),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.n563_11(n563_11),
.n563_15(n563_15),
.n553_11(n553_11),
.n563_13(n563_13),
.n563(n563),
.n553_9(n553_9),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.reg_scci_enable(reg_scci_enable),
.\reg_bank3[7] (\reg_bank3[7] ),
.\sram_a[4] (\sram_a[4] ),
.\sram_a[3] (\sram_a[3] ),
.\sram_a[2] (\sram_a[2] ),
.\sram_a[1] (\sram_a[1] ),
.\sram_a[0] (\sram_a[0] ),
.\sram_d[7] (\sram_d[7] ),
.\sram_d[6] (\sram_d[6] ),
.\sram_d[5] (\sram_d[5] ),
.\sram_d[4] (\sram_d[4] ),
.\sram_d[3] (\sram_d[3] ),
.\sram_d[2] (\sram_d[2] ),
.\sram_d[1] (\sram_d[1] ),
.\sram_d[0] (\sram_d[0] ),
.sram_oe(sram_oe),
.sram_we(sram_we),
.\ff_reg_volume_a0[3] (\ff_reg_volume_a0[3] ),
.\ff_reg_volume_a0[2] (\ff_reg_volume_a0[2] ),
.\ff_reg_volume_a0[1] (\ff_reg_volume_a0[1] ),
.\ff_reg_volume_a0[0] (\ff_reg_volume_a0[0] ),
.ff_reg_enable_a0(ff_reg_enable_a0),
.\ff_reg_volume_b0[3] (\ff_reg_volume_b0[3] ),
.\ff_reg_volume_b0[2] (\ff_reg_volume_b0[2] ),
.\ff_reg_volume_b0[1] (\ff_reg_volume_b0[1] ),
.\ff_reg_volume_b0[0] (\ff_reg_volume_b0[0] ),
.ff_reg_enable_b0(ff_reg_enable_b0),
.\ff_reg_volume_c0[3] (\ff_reg_volume_c0[3] ),
.\ff_reg_volume_c0[2] (\ff_reg_volume_c0[2] ),
.\ff_reg_volume_c0[1] (\ff_reg_volume_c0[1] ),
.\ff_reg_volume_c0[0] (\ff_reg_volume_c0[0] ),
.ff_reg_enable_c0(ff_reg_enable_c0),
.\ff_reg_volume_d0[3] (\ff_reg_volume_d0[3] ),
.\ff_reg_volume_d0[2] (\ff_reg_volume_d0[2] ),
.\ff_reg_volume_d0[1] (\ff_reg_volume_d0[1] ),
.\ff_reg_volume_d0[0] (\ff_reg_volume_d0[0] ),
.ff_reg_enable_d0(ff_reg_enable_d0),
.\ff_reg_volume_e0[3] (\ff_reg_volume_e0[3] ),
.\ff_reg_volume_e0[2] (\ff_reg_volume_e0[2] ),
.\ff_reg_volume_e0[1] (\ff_reg_volume_e0[1] ),
.\ff_reg_volume_e0[0] (\ff_reg_volume_e0[0] ),
.ff_reg_enable_e0(ff_reg_enable_e0),
.\ff_reg_frequency_count_e0[11] (\ff_reg_frequency_count_e0[11] ),
.\ff_reg_frequency_count_e0[10] (\ff_reg_frequency_count_e0[10] ),
.\ff_reg_frequency_count_e0[9] (\ff_reg_frequency_count_e0[9] ),
.\ff_reg_frequency_count_e0[8] (\ff_reg_frequency_count_e0[8] ),
.\ff_reg_frequency_count_e0[7] (\ff_reg_frequency_count_e0[7] ),
.\ff_reg_frequency_count_e0[6] (\ff_reg_frequency_count_e0[6] ),
.\ff_reg_frequency_count_e0[5] (\ff_reg_frequency_count_e0[5] ),
.\ff_reg_frequency_count_e0[4] (\ff_reg_frequency_count_e0[4] ),
.\ff_reg_frequency_count_e0[3] (\ff_reg_frequency_count_e0[3] ),
.\ff_reg_frequency_count_e0[2] (\ff_reg_frequency_count_e0[2] ),
.\ff_reg_frequency_count_e0[1] (\ff_reg_frequency_count_e0[1] ),
.\ff_reg_frequency_count_e0[0] (\ff_reg_frequency_count_e0[0] ),
.ff_wave_reset(ff_wave_reset),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.\sram_id[2] (\sram_id[2] ),
.\sram_id[1] (\sram_id[1] ),
.\sram_id[0] (\sram_id[0] ),
.ext_memory_nactive(ext_memory_nactive),
.n111(n111),
.n891(n891),
.n891_9(n891_9),
.n940_7(n940_7),
.n952_7(n952_7),
.n964_7(n964_7),
.n111_9(n111_9),
.n891_13(n891_13),
.n940(n940),
.n952(n952),
.n964(n964),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ),
.n3_25(n3_25),
.n3_27(n3_27),
.n3_29(n3_29),
.n3_31(n3_31),
.n3_33(n3_33),
.n3_35(n3_35),
.n3_37(n3_37),
.n3_39(n3_39),
.n3_41(n3_41),
.n3_43(n3_43),
.n3_45(n3_45),
.n3(n3) 
);
VCC VCC_cZ (
.V(VCC)
);
GND GND_cZ (
.G(GND)
);
endmodule
module scc_for_cartridge ( slot_a,clk,slot_nreset,slot_nsltsl,slot_nmerq,slot_nrd,slot_nwr,mem_a,sound_out,mem_ncs,slot_d);
input [14:0] slot_a;
input clk;
input slot_nreset;
input slot_nsltsl;
input slot_nmerq;
input slot_nrd;
input slot_nwr;
output [7:0] mem_a;
output [10:0] sound_out;
output mem_ncs;
inout [7:0] slot_d;
wire slot_a_3;
wire slot_a_5;
wire slot_a_7;
wire slot_a_9;
wire slot_a_11;
wire slot_a_13;
wire slot_a_15;
wire slot_a_17;
wire slot_a_19;
wire slot_a_21;
wire slot_a_23;
wire slot_a_25;
wire slot_a_27;
wire slot_a_29;
wire slot_a_31;
wire clk_3;
wire slot_nreset_3;
wire slot_nsltsl_3;
wire slot_nmerq_3;
wire slot_nrd_3;
wire slot_nwr_3;
wire slot_d_2;
wire slot_d_4;
wire slot_d_6;
wire slot_d_8;
wire slot_d_10;
wire slot_d_12;
wire slot_d_14;
wire slot_d_16;
wire GND;
wire ff_nwr1;
wire ff_nrd2;
wire ff_nwr2;
wire ff_nrd1;
wire mem_ncs_6;
wire \slot_d[0] ;
wire n42;
wire \ff_left_out[10] ;
wire \ff_left_out[9] ;
wire \ff_left_out[8] ;
wire \ff_left_out[7] ;
wire \ff_left_out[6] ;
wire \ff_left_out[5] ;
wire \ff_left_out[4] ;
wire \ff_left_out[3] ;
wire \ff_left_out[2] ;
wire \ff_left_out[1] ;
wire \ff_left_out[0] ;
wire \ff_active[1] ;
wire \ff_active[0] ;
wire n553;
wire \ff_wave_address_a[3] ;
wire n563;
wire n553_9;
wire n563_11;
wire n563_13;
wire n563_15;
wire n553_11;
wire ram_array;
wire ram_array_4_DO1;
wire ram_array_4_DO2;
wire ram_array_4_DO3;
wire ram_array_4_DO4;
wire ram_array_4_DO5;
wire ram_array_4_DO6;
wire ram_array_4_DO7;
wire reg_scci_enable;
wire \reg_bank3[7] ;
wire \ff_rddata[7] ;
wire \ff_rddata[6] ;
wire \ff_rddata[5] ;
wire \ff_rddata[4] ;
wire \ff_rddata[3] ;
wire \ff_rddata[2] ;
wire \ff_rddata[1] ;
wire \ff_rddata[0] ;
wire ext_memory_nactive;
wire n111;
wire n891;
wire n891_9;
wire n111_9;
wire n940;
wire n952;
wire n964;
wire \ext_memory_address[20] ;
wire \ext_memory_address[19] ;
wire \ext_memory_address[18] ;
wire \ext_memory_address[17] ;
wire \ext_memory_address[16] ;
wire \ext_memory_address[15] ;
wire \ext_memory_address[14] ;
wire \ext_memory_address[13] ;
wire VCC;
IBUF slot_a_ibuf3039 (
.I(slot_a[0]),
.O(slot_a_3) 
);
IBUF slot_a_ibuf3040 (
.I(slot_a[1]),
.O(slot_a_5) 
);
IBUF slot_a_ibuf3041 (
.I(slot_a[2]),
.O(slot_a_7) 
);
IBUF slot_a_ibuf3042 (
.I(slot_a[3]),
.O(slot_a_9) 
);
IBUF slot_a_ibuf3043 (
.I(slot_a[4]),
.O(slot_a_11) 
);
IBUF slot_a_ibuf3044 (
.I(slot_a[5]),
.O(slot_a_13) 
);
IBUF slot_a_ibuf3045 (
.I(slot_a[6]),
.O(slot_a_15) 
);
IBUF slot_a_ibuf3046 (
.I(slot_a[7]),
.O(slot_a_17) 
);
IBUF slot_a_ibuf3047 (
.I(slot_a[8]),
.O(slot_a_19) 
);
IBUF slot_a_ibuf3048 (
.I(slot_a[9]),
.O(slot_a_21) 
);
IBUF slot_a_ibuf3049 (
.I(slot_a[10]),
.O(slot_a_23) 
);
IBUF slot_a_ibuf3050 (
.I(slot_a[11]),
.O(slot_a_25) 
);
IBUF slot_a_ibuf3051 (
.I(slot_a[12]),
.O(slot_a_27) 
);
IBUF slot_a_ibuf3052 (
.I(slot_a[13]),
.O(slot_a_29) 
);
IBUF slot_a_ibuf3053 (
.I(slot_a[14]),
.O(slot_a_31) 
);
IBUF clk_ibuf3054 (
.I(clk),
.O(clk_3) 
);
IBUF slot_nreset_ibuf3055 (
.I(slot_nreset),
.O(slot_nreset_3) 
);
IBUF slot_nsltsl_ibuf3056 (
.I(slot_nsltsl),
.O(slot_nsltsl_3) 
);
IBUF slot_nmerq_ibuf3057 (
.I(slot_nmerq),
.O(slot_nmerq_3) 
);
IBUF slot_nrd_ibuf3058 (
.I(slot_nrd),
.O(slot_nrd_3) 
);
IBUF slot_nwr_ibuf3059 (
.I(slot_nwr),
.O(slot_nwr_3) 
);
IOBUF slot_d_iobuf3060 (
.I(\ff_rddata[0] ),
.OEN(\slot_d[0] ),
.O(slot_d_2),
.IO(slot_d[0]) 
);
IOBUF slot_d_iobuf3062 (
.I(\ff_rddata[1] ),
.OEN(\slot_d[0] ),
.O(slot_d_4),
.IO(slot_d[1]) 
);
IOBUF slot_d_iobuf3064 (
.I(\ff_rddata[2] ),
.OEN(\slot_d[0] ),
.O(slot_d_6),
.IO(slot_d[2]) 
);
IOBUF slot_d_iobuf3066 (
.I(\ff_rddata[3] ),
.OEN(\slot_d[0] ),
.O(slot_d_8),
.IO(slot_d[3]) 
);
IOBUF slot_d_iobuf3068 (
.I(\ff_rddata[4] ),
.OEN(\slot_d[0] ),
.O(slot_d_10),
.IO(slot_d[4]) 
);
IOBUF slot_d_iobuf3070 (
.I(\ff_rddata[5] ),
.OEN(\slot_d[0] ),
.O(slot_d_12),
.IO(slot_d[5]) 
);
IOBUF slot_d_iobuf3072 (
.I(\ff_rddata[6] ),
.OEN(\slot_d[0] ),
.O(slot_d_14),
.IO(slot_d[6]) 
);
IOBUF slot_d_iobuf3074 (
.I(\ff_rddata[7] ),
.OEN(\slot_d[0] ),
.O(slot_d_16),
.IO(slot_d[7]) 
);
GND GND_ins3076 (
.G(GND) 
);
OBUF mem_a_obuf3096 (
.I(\ext_memory_address[13] ),
.O(mem_a[0]) 
);
OBUF mem_a_obuf3097 (
.I(\ext_memory_address[14] ),
.O(mem_a[1]) 
);
OBUF mem_a_obuf3098 (
.I(\ext_memory_address[15] ),
.O(mem_a[2]) 
);
OBUF mem_a_obuf3099 (
.I(\ext_memory_address[16] ),
.O(mem_a[3]) 
);
OBUF mem_a_obuf3100 (
.I(\ext_memory_address[17] ),
.O(mem_a[4]) 
);
OBUF mem_a_obuf3101 (
.I(\ext_memory_address[18] ),
.O(mem_a[5]) 
);
OBUF mem_a_obuf3102 (
.I(\ext_memory_address[19] ),
.O(mem_a[6]) 
);
OBUF mem_a_obuf3103 (
.I(\ext_memory_address[20] ),
.O(mem_a[7]) 
);
OBUF sound_out_obuf3104 (
.I(\ff_left_out[0] ),
.O(sound_out[0]) 
);
OBUF sound_out_obuf3105 (
.I(\ff_left_out[1] ),
.O(sound_out[1]) 
);
OBUF sound_out_obuf3106 (
.I(\ff_left_out[2] ),
.O(sound_out[2]) 
);
OBUF sound_out_obuf3107 (
.I(\ff_left_out[3] ),
.O(sound_out[3]) 
);
OBUF sound_out_obuf3108 (
.I(\ff_left_out[4] ),
.O(sound_out[4]) 
);
OBUF sound_out_obuf3109 (
.I(\ff_left_out[5] ),
.O(sound_out[5]) 
);
OBUF sound_out_obuf3110 (
.I(\ff_left_out[6] ),
.O(sound_out[6]) 
);
OBUF sound_out_obuf3111 (
.I(\ff_left_out[7] ),
.O(sound_out[7]) 
);
OBUF sound_out_obuf3112 (
.I(\ff_left_out[8] ),
.O(sound_out[8]) 
);
OBUF sound_out_obuf3113 (
.I(\ff_left_out[9] ),
.O(sound_out[9]) 
);
OBUF sound_out_obuf3114 (
.I(\ff_left_out[10] ),
.O(sound_out[10]) 
);
OBUF mem_ncs_obuf3115 (
.I(mem_ncs_6),
.O(mem_ncs) 
);
DFFP ff_nwr1_ins3794 (
.D(slot_nwr_3),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nwr1) 
);
DFFP ff_nrd2_ins3795 (
.D(ff_nrd1),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nrd2) 
);
DFFP ff_nwr2_ins3796 (
.D(ff_nwr1),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nwr2) 
);
DFFP ff_nrd1_ins3797 (
.D(slot_nrd_3),
.CLK(clk_3),
.PRESET(n42),
.Q(ff_nrd1) 
);
LUT2 mem_ncs_ins4978 (
.I0(slot_nsltsl_3),
.I1(ext_memory_nactive),
.F(mem_ncs_6) 
);
defparam mem_ncs_ins4978.INIT=4'hE;
LUT3 \slot_d[0]_ins5079  (
.I0(slot_nsltsl_3),
.I1(slot_nrd_3),
.I2(ext_memory_nactive),
.F(\slot_d[0] ) 
);
defparam \slot_d[0]_ins5079 .INIT=8'hEF;
INV n42_ins5581 (
.I(slot_nreset_3),
.O(n42) 
);
u_scc_core u_scc_core (
.clk_3(clk_3),
.n42(n42),
.slot_a_13(slot_a_13),
.slot_a_5(slot_a_5),
.slot_a_7(slot_a_7),
.slot_a_15(slot_a_15),
.slot_a_17(slot_a_17),
.slot_a_9(slot_a_9),
.slot_a_11(slot_a_11),
.slot_d_12(slot_d_12),
.slot_d_10(slot_d_10),
.slot_d_16(slot_d_16),
.slot_d_14(slot_d_14),
.slot_d_8(slot_d_8),
.slot_d_6(slot_d_6),
.slot_d_4(slot_d_4),
.slot_d_2(slot_d_2),
.slot_a_3(slot_a_3),
.slot_a_29(slot_a_29),
.slot_a_31(slot_a_31),
.ff_nwr2(ff_nwr2),
.slot_nsltsl_3(slot_nsltsl_3),
.ff_nwr1(ff_nwr1),
.slot_nmerq_3(slot_nmerq_3),
.slot_a_25(slot_a_25),
.slot_a_27(slot_a_27),
.ff_nrd2(ff_nrd2),
.ff_nrd1(ff_nrd1),
.slot_a_19(slot_a_19),
.slot_a_21(slot_a_21),
.slot_a_23(slot_a_23),
.\ff_left_out[10] (\ff_left_out[10] ),
.\ff_left_out[9] (\ff_left_out[9] ),
.\ff_left_out[8] (\ff_left_out[8] ),
.\ff_left_out[7] (\ff_left_out[7] ),
.\ff_left_out[6] (\ff_left_out[6] ),
.\ff_left_out[5] (\ff_left_out[5] ),
.\ff_left_out[4] (\ff_left_out[4] ),
.\ff_left_out[3] (\ff_left_out[3] ),
.\ff_left_out[2] (\ff_left_out[2] ),
.\ff_left_out[1] (\ff_left_out[1] ),
.\ff_left_out[0] (\ff_left_out[0] ),
.\ff_active[1] (\ff_active[1] ),
.\ff_active[0] (\ff_active[0] ),
.n553(n553),
.\ff_wave_address_a[3] (\ff_wave_address_a[3] ),
.n563(n563),
.n553_9(n553_9),
.n563_11(n563_11),
.n563_13(n563_13),
.n563_15(n563_15),
.n553_11(n553_11),
.ram_array(ram_array),
.ram_array_4_DO1(ram_array_4_DO1),
.ram_array_4_DO2(ram_array_4_DO2),
.ram_array_4_DO3(ram_array_4_DO3),
.ram_array_4_DO4(ram_array_4_DO4),
.ram_array_4_DO5(ram_array_4_DO5),
.ram_array_4_DO6(ram_array_4_DO6),
.ram_array_4_DO7(ram_array_4_DO7),
.reg_scci_enable(reg_scci_enable),
.\reg_bank3[7] (\reg_bank3[7] ),
.\ff_rddata[7] (\ff_rddata[7] ),
.\ff_rddata[6] (\ff_rddata[6] ),
.\ff_rddata[5] (\ff_rddata[5] ),
.\ff_rddata[4] (\ff_rddata[4] ),
.\ff_rddata[3] (\ff_rddata[3] ),
.\ff_rddata[2] (\ff_rddata[2] ),
.\ff_rddata[1] (\ff_rddata[1] ),
.\ff_rddata[0] (\ff_rddata[0] ),
.ext_memory_nactive(ext_memory_nactive),
.n111(n111),
.n891(n891),
.n891_9(n891_9),
.n111_9(n111_9),
.n940(n940),
.n952(n952),
.n964(n964),
.\ext_memory_address[20] (\ext_memory_address[20] ),
.\ext_memory_address[19] (\ext_memory_address[19] ),
.\ext_memory_address[18] (\ext_memory_address[18] ),
.\ext_memory_address[17] (\ext_memory_address[17] ),
.\ext_memory_address[16] (\ext_memory_address[16] ),
.\ext_memory_address[15] (\ext_memory_address[15] ),
.\ext_memory_address[14] (\ext_memory_address[14] ),
.\ext_memory_address[13] (\ext_memory_address[13] ) 
);
VCC VCC_cZ (
.V(VCC)
);
endmodule
