// Seed: 2447808636
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57
);
  input wire id_57;
  inout wire id_56;
  input wire id_55;
  output wire id_54;
  output wire id_53;
  input wire id_52;
  inout wire id_51;
  inout wire id_50;
  input wire id_49;
  output wire id_48;
  output wire id_47;
  output wire id_46;
  input wire id_45;
  input wire id_44;
  input wire id_43;
  output wire id_42;
  input wire id_41;
  output wire id_40;
  output wire id_39;
  inout wire id_38;
  inout wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  output wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wand id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_58;
  assign id_26 = 1;
  wire [-1 : 1] id_59;
endmodule
module module_1 #(
    parameter id_4 = 32'd38,
    parameter id_7 = 32'd42
) (
    input tri0 id_0,
    output wand id_1
    , id_12,
    output supply0 id_2
    , id_13,
    input wand id_3,
    input wor _id_4,
    input tri0 id_5,
    output tri id_6,
    input supply1 _id_7,
    output uwire id_8,
    output wor id_9,
    input supply0 id_10
);
  assign id_9 = id_0 == id_7;
  wire id_14;
  logic [7:0] id_15;
  assign id_15[id_4] = 1 >= -1 ? id_0 <= 1 : id_10.id_13;
  logic [id_4 : id_7] id_16 = id_3 ^ id_10;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_14,
      id_14,
      id_14,
      id_16,
      id_16,
      id_14,
      id_16,
      id_14,
      id_14,
      id_16,
      id_16,
      id_14,
      id_16,
      id_14,
      id_16,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_16,
      id_16,
      id_16,
      id_14,
      id_16,
      id_16,
      id_16,
      id_16,
      id_14,
      id_14,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_14,
      id_14,
      id_14,
      id_16,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_16,
      id_16,
      id_16,
      id_16
  );
  wire id_17;
  wire id_18;
endmodule
