

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_4'
================================================================
* Date:           Thu May 29 09:35:05 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read_3 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read"   --->   Operation 4 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i30 %p_read_3"   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %empty, i5 0"   --->   Operation 6 'bitconcatenate' 'p_shl_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl1_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %p_read_3, i2 0"   --->   Operation 7 'bitconcatenate' 'p_shl1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%mul_i = add i32 %p_shl_i, i32 %p_shl1_i"   --->   Operation 8 'add' 'mul_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_1281 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i24 %convInp_5, i16 %mvOut_m_buffer_10, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_10, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Matrix_Vector_Activate_Batch.4_Pipeline_VITIS_LOOP_122_1, i32 %mul_i, i24 %convInp_5, i16 %mvOut_m_buffer_10, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [../convlayer.h:118->../top.cpp:129]   --->   Operation 14 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.186ns
The critical path consists of the following:
	wire read operation ('p_read_3') on port 'p_read' [38]  (3.634 ns)
	'add' operation 32 bit ('mul_i') [42]  (2.552 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
