/* -------------------------------------------------------------------------- 
 * Copyright (c) 2013-2020 Arm Limited (or its affiliates). All 
 * rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 *
 * $Date:        15. Januar 2020
 * $Revision:    V1.4
 *
 * Project:      Ethernet Media Access (MAC) Definitions for NXP LPC40xx
 * -------------------------------------------------------------------------- */

#ifndef __EMAC_LPC40XX_H
#define __EMAC_LPC40XX_H

#include <string.h>

#include "Driver_ETH_MAC.h"

#include "RTE_Device.h"
#include "RTE_Components.h"

#if       defined(RTE_CMSIS_RTOS2)
#include "cmsis_os2.h"
#elif     defined(RTE_CMSIS_RTOS)
#include "cmsis_os.h"
#endif

#include "LPC407x_8x_177x_8x.h"
#include "PIN_LPC40xx.h"
#include "GPIO_LPC40xx.h"
#include "RTE_Device.h"
#include "RTE_Components.h"

#if (defined(RTE_Drivers_ETH_MAC0) && !RTE_ENET)
#error "Ethernet not configured in RTE_Device.h!"
#endif

#if (RTE_ENET_MII && RTE_ENET_RMII)
#error "Ethernet interface configuration in RTE_Device.h is invalid!"
#endif

/* Ethernet pin definitions */
#define ETH_MDC_PORT          RTE_ENET_MDI_MDC_PORT
#define ETH_MDC_PIN           RTE_ENET_MDI_MDC_PIN
#if defined (RTE_ENET_MDI_MDC_IO_WA)
#define ETH_MDC_CFG           RTE_ENET_MDI_MDC_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE | IOCON_DIGITIAL_MODE
#else
#define ETH_MDC_CFG           RTE_ENET_MDI_MDC_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
#endif

#define ETH_MDIO_PORT         RTE_ENET_MDI_MDIO_PORT
#define ETH_MDIO_PIN          RTE_ENET_MDI_MDIO_PIN
#if defined (RTE_ENET_MDI_MDIO_IO_WA)
#define ETH_MDIO_CFG          RTE_ENET_MDI_MDIO_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE | IOCON_DIGITIAL_MODE
#else
#define ETH_MDIO_CFG          RTE_ENET_MDI_MDIO_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
#endif

#ifdef RTE_ETH_MII
  #define ETH_MII             1U

  #define ETH_TXD0_PORT       RTE_ENET_MII_TXD0_PORT
  #define ETH_TXD0_PIN        RTE_ENET_MII_TXD0_PIN
  #define ETH_TXD0_CFG        RTE_ENET_MII_TXD0_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_TXD1_PORT       RTE_ENET_MII_TXD1_PORT
  #define ETH_TXD1_PIN        RTE_ENET_MII_TXD1_PIN
  #define ETH_TXD1_CFG        RTE_ENET_MII_TXD1_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_TXD2_PORT       RTE_ENET_MII_TXD2_PORT
  #define ETH_TXD2_PIN        RTE_ENET_MII_TXD2_PIN
  #define ETH_TXD2_CFG        RTE_ENET_MII_TXD2_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_TXD3_PORT       RTE_ENET_MII_TXD3_PORT
  #define ETH_TXD3_PIN        RTE_ENET_MII_TXD3_PIN
  #define ETH_TXD3_CFG        RTE_ENET_MII_TXD3_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RXD0_PORT       RTE_ENET_MII_RXD0_PORT
  #define ETH_RXD0_PIN        RTE_ENET_MII_RXD0_PIN
  #define ETH_RXD0_CFG        RTE_ENET_MII_RXD0_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RXD1_PORT       RTE_ENET_MII_RXD1_PORT
  #define ETH_RXD1_PIN        RTE_ENET_MII_RXD1_PIN
  #define ETH_RXD1_CFG        RTE_ENET_MII_RXD1_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RXD2_PORT       RTE_ENET_MII_RXD2_PORT
  #define ETH_RXD2_PIN        RTE_ENET_MII_RXD2_PIN
  #define ETH_RXD2_CFG        RTE_ENET_MII_RXD2_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RXD3_PORT       RTE_ENET_MII_RXD3_PORT
  #define ETH_RXD3_PIN        RTE_ENET_MII_RXD3_PIN
  #define ETH_RXD3_CFG        RTE_ENET_MII_RXD3_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
#if (RTE_ENET_MII_TX_ER_PIN_EN != 0)
  #define ETH_TX_ER_PORT      RTE_ENET_MII_TX_ER_PORT
  #define ETH_TX_ER_PIN       RTE_ENET_MII_TX_ER_PIN
  #define ETH_TX_ER_CFG       RTE_ENET_MII_TX_ER_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE | IOCON_DIGITIAL_MODE
#endif
  #define ETH_TX_EN_PORT      RTE_ENET_MII_TX_EN_PORT
  #define ETH_TX_EN_PIN       RTE_ENET_MII_TX_EN_PIN
  #define ETH_TX_EN_CFG       RTE_ENET_MII_TX_EN_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_TX_CLK_PORT     RTE_ENET_MII_TX_CLK_PORT
  #define ETH_TX_CLK_PIN      RTE_ENET_MII_TX_CLK_PIN
  #define ETH_TX_CLK_CFG      RTE_ENET_MII_TX_CLK_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE | IOCON_DIGITIAL_MODE
  #define ETH_RX_CLK_PORT     RTE_ENET_MII_RX_CLK_PORT
  #define ETH_RX_CLK_PIN      RTE_ENET_MII_RX_CLK_PIN
  #define ETH_RX_CLK_CFG      RTE_ENET_MII_RX_CLK_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_CRS_PORT        RTE_ENET_MII_CRS_PORT
  #define ETH_CRS_PIN         RTE_ENET_MII_CRS_PIN
  #define ETH_CRS_CFG         RTE_ENET_MII_CRS_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_COL_PORT        RTE_ENET_MII_COL_PORT
  #define ETH_COL_PIN         RTE_ENET_MII_COL_PIN
  #define ETH_COL_CFG         RTE_ENET_MII_COL_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE | IOCON_DIGITIAL_MODE
  #define ETH_RX_DV_PORT      RTE_ENET_MII_RX_DV_PORT
  #define ETH_RX_DV_PIN       RTE_ENET_MII_RX_DV_PIN
  #define ETH_RX_DV_CFG       RTE_ENET_MII_RX_DV_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RX_ER_PORT      RTE_ENET_MII_RX_ER_PORT
  #define ETH_RX_ER_PIN       RTE_ENET_MII_RX_ER_PIN
  #define ETH_RX_ER_CFG       RTE_ENET_MII_RX_ER_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE | IOCON_DIGITIAL_MODE

#else
  #define ETH_MII             0U

  #define ETH_TXD0_PORT       RTE_ENET_RMII_TXD0_PORT
  #define ETH_TXD0_PIN        RTE_ENET_RMII_TXD0_PIN
  #define ETH_TXD0_CFG        RTE_ENET_RMII_TXD0_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_TXD1_PORT       RTE_ENET_RMII_TXD1_PORT
  #define ETH_TXD1_PIN        RTE_ENET_RMII_TXD1_PIN
  #define ETH_TXD1_CFG        RTE_ENET_RMII_TXD1_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RXD0_PORT       RTE_ENET_RMII_RXD0_PORT
  #define ETH_RXD0_PIN        RTE_ENET_RMII_RXD0_PIN
  #define ETH_RXD0_CFG        RTE_ENET_RMII_RXD0_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RXD1_PORT       RTE_ENET_RMII_RXD1_PORT
  #define ETH_RXD1_PIN        RTE_ENET_RMII_RXD1_PIN
  #define ETH_RXD1_CFG        RTE_ENET_RMII_RXD1_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_TX_EN_PORT      RTE_ENET_RMII_TX_EN_PORT
  #define ETH_TX_EN_PIN       RTE_ENET_RMII_TX_EN_PIN
  #define ETH_TX_EN_CFG       RTE_ENET_RMII_TX_EN_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_REF_CLK_PORT    RTE_ENET_RMII_REF_CLK_PORT
  #define ETH_REF_CLK_PIN     RTE_ENET_RMII_REF_CLK_PIN
  #define ETH_REF_CLK_CFG     RTE_ENET_RMII_REF_CLK_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE
  #define ETH_RX_ER_PORT      RTE_ENET_RMII_RX_ER_PORT
  #define ETH_RX_ER_PIN       RTE_ENET_RMII_RX_ER_PIN
  #define ETH_RX_ER_CFG       RTE_ENET_RMII_RX_ER_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE | IOCON_DIGITIAL_MODE
  #define ETH_CRS_PORT        RTE_ENET_RMII_CRS_PORT
  #define ETH_CRS_PIN         RTE_ENET_RMII_CRS_PIN
  #define ETH_CRS_CFG         RTE_ENET_RMII_CRS_FUNC | IOCON_MODE_PULLUP | IOCON_HYS_ENABLE

#endif /* RTE_ETH_RMII */

/* EMAC Driver state flags */
#define EMAC_FLAG_INIT      (1U << 0)       // Driver initialized
#define EMAC_FLAG_POWER     (1U << 1)       // Driver power on

/* MAC Configuration Register 1 */
#define MAC1_REC_EN         0x00000001U     // Receive Enable
#define MAC1_PASS_ALL       0x00000002U     // Pass All Receive Frames
#define MAC1_RX_FLOWC       0x00000004U     // RX Flow Control
#define MAC1_TX_FLOWC       0x00000008U     // TX Flow Control
#define MAC1_LOOPB          0x00000010U     // Loop Back Mode
#define MAC1_RES_TX         0x00000100U     // Reset TX Logic
#define MAC1_RES_MCS_TX     0x00000200U     // Reset MAC TX Control Sublayer
#define MAC1_RES_RX         0x00000400U     // Reset RX Logic
#define MAC1_RES_MCS_RX     0x00000800U     // Reset MAC RX Control Sublayer
#define MAC1_SIM_RES        0x00004000U     // Simulation Reset
#define MAC1_SOFT_RES       0x00008000U     // Soft Reset MAC

/* MAC Configuration Register 2 */
#define MAC2_FULL_DUP       0x00000001U     // Full Duplex Mode
#define MAC2_FRM_LEN_CHK    0x00000002U     // Frame Length Checking
#define MAC2_HUGE_FRM_EN    0x00000004U     // Huge Frame Enable
#define MAC2_DLY_CRC        0x00000008U     // Delayed CRC Mode
#define MAC2_CRC_EN         0x00000010U     // Append CRC to every Frame
#define MAC2_PAD_EN         0x00000020U     // Pad all Short Frames
#define MAC2_VLAN_PAD_EN    0x00000040U     // VLAN Pad Enable
#define MAC2_ADET_PAD_EN    0x00000080U     // Auto Detect Pad Enable
#define MAC2_PPREAM_ENF     0x00000100U     // Pure Preamble Enforcement
#define MAC2_LPREAM_ENF     0x00000200U     // Long Preamble Enforcement
#define MAC2_NO_BACKOFF     0x00001000U     // No Backoff Algorithm
#define MAC2_BACK_PRESSURE  0x00002000U     // Backoff Presurre / No Backoff
#define MAC2_EXCESS_DEF     0x00004000U     // Excess Defer

/* Back-to-Back Inter-Packet-Gap Register */
#define IPGT_FULL_DUP       0x00000015U     // Recommended value for Full Duplex
#define IPGT_HALF_DUP       0x00000012U     // Recommended value for Half Duplex

/* Non Back-to-Back Inter-Packet-Gap Register */
#define IPGR_DEF            0x00000012U     // Recommended value

/* Collision Window/Retry Register */
#define CLRT_DEF            0x0000370FU     // Default value

/* PHY Support Register */
#define SUPP_SPEED          0x00000100U     // Reduced MII Logic Current Speed
#define SUPP_RES_RMII       0x00000800U     // Reset Reduced MII Logic

/* Test Register */
#define TEST_SHCUT_PQUANTA  0x00000001U     // Shortcut Pause Quanta
#define TEST_TST_PAUSE      0x00000002U     // Test Pause
#define TEST_TST_BACKP      0x00000004U     // Test Back Pressure

/* MII Management Configuration Register */
#define MCFG_SCAN_INC       0x00000001U     // Scan Increment PHY Address
#define MCFG_SUPP_PREAM     0x00000002U     // Suppress Preamble
#define MCFG_CLK_SEL        0x0000003CU     // Clock Select Mask
#define MCFG_RES_MII        0x00008000U     // Reset MII Management Hardware

/* MII Management Command Register */
#define MCMD_READ           0x00000001U     // MII Read
#define MCMD_SCAN           0x00000002U     // MII Scan continuously

#define MII_WR_TOUT         0x00050000U     // MII Write timeout count
#define MII_RD_TOUT         0x00050000U     // MII Read timeout count

/* MII Management Address Register */
#define MADR_REG_ADR        0x0000001FU     // MII Register Address Mask
#define MADR_PHY_ADR        0x00001F00U     // PHY Address Mask

/* MII Management Indicators Register */
#define MIND_BUSY           0x00000001U     // MII is Busy
#define MIND_SCAN           0x00000002U     // MII Scanning in Progress
#define MIND_NOT_VAL        0x00000004U     // MII Read Data not valid
#define MIND_MII_LINK_FAIL  0x00000008U     // MII Link Failed

/* MII Management Configuration Register */
#define MCFG_SCAN_INC       0x00000001U     // Scan Increment PHY Address
#define MCFG_SUPP_PREAM     0x00000002U     // Suppress Preamble
#define MCFG_CLK_SEL        0x0000003CU     // Clock Select Mask
#define MCFG_RES_MII        0x00008000U     // Reset MII Management Hardware

/* MII Management Configuration Register Clock Select */
#define MCFG_CS_Div4        (0x0U << 2)     // Host Clock < 10 MHz
#define MCFG_CS_Div6        (0x2U << 2)     // Host Clock < 15 MHz
#define MCFG_CS_Div8        (0x3U << 2)     // Host Clock < 20 MHz
#define MCFG_CS_Div10       (0x4U << 2)     // Host Clock < 25 MHz
#define MCFG_CS_Div14       (0x5U << 2)     // Host Clock < 35 MHz
#define MCFG_CS_Div20       (0x6U << 2)     // Host Clock < 50 MHz
#define MCFG_CS_Div28       (0x7U << 2)     // Host Clock < 70 MHz
#define MCFG_CS_Div36       (0x8U << 2)     // Host Clock < 80 MHz
#define MCFG_CS_Div40       (0x9U << 2)     // Host Clock < 90 MHz
#define MCFG_CS_Div44       (0xAU << 2)     // Host Clock < 100 MHz
#define MCFG_CS_Div48       (0xBU << 2)     // Host Clock < 120 MHz
#define MCFG_CS_Div52       (0xCU << 2)     // Host Clock < 130 MHz
#define MCFG_CS_Div56       (0xDU << 2)     // Host Clock < 140 MHz
#define MCFG_CS_Div60       (0xEU << 2)     // Host Clock < 150 MHz
#define MCFG_CS_Div64       (0xFU << 2)     // Host Clock < 160 MHz

/* Command Register */
#define CR_RX_EN            0x00000001U     // Enable Receive
#define CR_TX_EN            0x00000002U     // Enable Transmit
#define CR_REG_RES          0x00000008U     // Reset Host Registers
#define CR_TX_RES           0x00000010U     // Reset Transmit Datapath
#define CR_RX_RES           0x00000020U     // Reset Receive Datapath
#define CR_PASS_RUNT_FRM    0x00000040U     // Pass Runt Frames
#define CR_PASS_RX_FILT     0x00000080U     // Pass RX Filter
#define CR_TX_FLOW_CTRL     0x00000100U     // TX Flow Control
#define CR_RMII             0x00000200U     // Reduced MII Interface
#define CR_FULL_DUP         0x00000400U     // Full Duplex

/* Status Register */
#define SR_RX_EN            0x00000001U     // Enable Receive
#define SR_TX_EN            0x00000002U     // Enable Transmit

/* Transmit Status Vector 0 Register */
#define TSV0_CRC_ERR        0x00000001U     // CRC error
#define TSV0_LEN_CHKERR     0x00000002U     // Length Check Error
#define TSV0_LEN_OUTRNG     0x00000004U     // Length Out of Range
#define TSV0_DONE           0x00000008U     // Tramsmission Completed
#define TSV0_MCAST          0x00000010U     // Multicast Destination
#define TSV0_BCAST          0x00000020U     // Broadcast Destination
#define TSV0_PKT_DEFER      0x00000040U     // Packet Deferred
#define TSV0_EXC_DEFER      0x00000080U     // Excessive Packet Deferral
#define TSV0_EXC_COLL       0x00000100U     // Excessive Collision
#define TSV0_LATE_COLL      0x00000200U     // Late Collision Occured
#define TSV0_GIANT          0x00000400U     // Giant Frame
#define TSV0_UNDERRUN       0x00000800U     // Buffer Underrun
#define TSV0_BYTES          0x0FFFF000U     // Total Bytes Transferred
#define TSV0_CTRL_FRAME     0x10000000U     // Control Frame
#define TSV0_PAUSE          0x20000000U     // Pause Frame
#define TSV0_BACK_PRESS     0x40000000U     // Backpressure Method Applied
#define TSV0_VLAN           0x80000000U     // VLAN Frame

/* Transmit Status Vector 1 Register */
#define TSV1_BYTE_CNT       0x0000FFFFU     // Transmit Byte Count
#define TSV1_COLL_CNT       0x000F0000U     // Transmit Collision Count

/* Receive Status Vector Register */
#define RSV_BYTE_CNT        0x0000FFFFU     // Receive Byte Count
#define RSV_PKT_IGNORED     0x00010000U     // Packet Previously Ignored
#define RSV_RXDV_SEEN       0x00020000U     // RXDV Event Previously Seen
#define RSV_CARR_SEEN       0x00040000U     // Carrier Event Previously Seen
#define RSV_REC_CODEV       0x00080000U     // Receive Code Violation
#define RSV_CRC_ERR         0x00100000U     // CRC Error
#define RSV_LEN_CHKERR      0x00200000U     // Length Check Error
#define RSV_LEN_OUTRNG      0x00400000U     // Length Out of Range
#define RSV_REC_OK          0x00800000U     // Frame Received OK
#define RSV_MCAST           0x01000000U     // Multicast Frame
#define RSV_BCAST           0x02000000U     // Broadcast Frame
#define RSV_DRIB_NIBB       0x04000000U     // Dribble Nibble
#define RSV_CTRL_FRAME      0x08000000U     // Control Frame
#define RSV_PAUSE           0x10000000U     // Pause Frame
#define RSV_UNSUPP_OPC      0x20000000U     // Unsupported Opcode
#define RSV_VLAN            0x40000000U     // VLAN Frame

/* Flow Control Counter Register */
#define FCC_MIRR_CNT        0x0000FFFFU     // Mirror Counter
#define FCC_PAUSE_TIM       0xFFFF0000U     // Pause Timer

/* Flow Control Status Register */
#define FCS_MIRR_CNT        0x0000FFFFU     // Mirror Counter Current

/* Receive Filter Control Register */
#define RFC_UCAST_EN        0x00000001U     // Accept Unicast Frames Enable
#define RFC_BCAST_EN        0x00000002U     // Accept Broadcast Frames Enable
#define RFC_MCAST_EN        0x00000004U     // Accept Multicast Frames Enable
#define RFC_UCAST_HASH_EN   0x00000008U     // Accept Unicast Hash Filter Frames
#define RFC_MCAST_HASH_EN   0x00000010U     // Accept Multicast Hash Filter Frames
#define RFC_PERFECT_EN      0x00000020U     // Accept Perfect Match Enable
#define RFC_MAGP_WOL_EN     0x00001000U     // Magic Packet Filter WoL Enable
#define RFC_PFILT_WOL_EN    0x00002000U     // Perfect Filter WoL Enable

/* Receive Filter WoL Status/Clear Registers */
#define WOL_UCAST           0x00000001U     // Unicast Frame caused WoL
#define WOL_BCAST           0x00000002U     // Broadcast Frame caused WoL
#define WOL_MCAST           0x00000004U     // Multicast Frame caused WoL
#define WOL_UCAST_HASH      0x00000008U     // Unicast Hash Filter Frame WoL
#define WOL_MCAST_HASH      0x00000010U     // Multicast Hash Filter Frame WoL
#define WOL_PERFECT         0x00000020U     // Perfect Filter WoL
#define WOL_RX_FILTER       0x00000080U     // RX Filter caused WoL
#define WOL_MAG_PACKET      0x00000100U     // Magic Packet Filter caused WoL

/* Interrupt Status/Enable/Clear/Set Registers */
#define INT_RX_OVERRUN      0x00000001U     // Overrun Error in RX Queue
#define INT_RX_ERR          0x00000002U     // Receive Error
#define INT_RX_FIN          0x00000004U     // RX Finished Process Descriptors
#define INT_RX_DONE         0x00000008U     // Receive Done
#define INT_TX_UNDERRUN     0x00000010U     // Transmit Underrun
#define INT_TX_ERR          0x00000020U     // Transmit Error
#define INT_TX_FIN          0x00000040U     // TX Finished Process Descriptors
#define INT_TX_DONE         0x00000080U     // Transmit Done
#define INT_SOFT_INT        0x00001000U     // Software Triggered Interrupt
#define INT_WAKEUP          0x00002000U     // Wakeup Event Interrupt

/* Power Down Register */
#define PD_POWER_DOWN       0x80000000U     // Power Down MAC

/* RX Descriptor Control Word */
#define RCTRL_SIZE          0x000007FFU     // Buffer size mask
#define RCTRL_INT           0x80000000U     // Generate RxDone Interrupt

/* RX Status Hash CRC Word */
#define RHASH_SA            0x000001FFU     // Hash CRC for Source Address
#define RHASH_DA            0x001FF000U     // Hash CRC for Destination Address

/* RX Status Information Word */
#define RINFO_SIZE          0x000007FFU     // Data size in bytes
#define RINFO_CTRL_FRAME    0x00040000U     // Control Frame
#define RINFO_VLAN          0x00080000U     // VLAN Frame
#define RINFO_FAIL_FILT     0x00100000U     // RX Filter Failed
#define RINFO_MCAST         0x00200000U     // Multicast Frame
#define RINFO_BCAST         0x00400000U     // Broadcast Frame
#define RINFO_CRC_ERR       0x00800000U     // CRC Error in Frame
#define RINFO_SYM_ERR       0x01000000U     // Symbol Error from PHY
#define RINFO_LEN_ERR       0x02000000U     // Length Error
#define RINFO_RANGE_ERR     0x04000000U     // Range Error (exceeded max. size)
#define RINFO_ALIGN_ERR     0x08000000U     // Alignment Error
#define RINFO_OVERRUN       0x10000000U     // Receive overrun
#define RINFO_NO_DESCR      0x20000000U     // No new Descriptor available
#define RINFO_LAST_FLAG     0x40000000U     // Last Fragment in Frame
#define RINFO_ERR           0x80000000U     // Error Occured (OR of all errors)

#define RINFO_ERR_MASK     (RINFO_FAIL_FILT | RINFO_CRC_ERR   | RINFO_SYM_ERR | \
                            RINFO_LEN_ERR   | RINFO_ALIGN_ERR | RINFO_OVERRUN)

/* TX Descriptor Control Word */
#define TCTRL_SIZE          0x000007FFU     // Size of data buffer in bytes
#define TCTRL_OVERRIDE      0x04000000U     // Override Default MAC Registers
#define TCTRL_HUGE          0x08000000U     // Enable Huge Frame
#define TCTRL_PAD           0x10000000U     // Pad short Frames to 64 bytes
#define TCTRL_CRC           0x20000000U     // Append a hardware CRC to Frame
#define TCTRL_LAST          0x40000000U     // Last Descriptor for TX Frame
#define TCTRL_INT           0x80000000U     // Generate TxDone Interrupt

/* TX Status Information Word */
#define TINFO_COL_CNT       0x01E00000U     // Collision Count
#define TINFO_DEFER         0x02000000U     // Packet Deferred (not an error)
#define TINFO_EXCESS_DEF    0x04000000U     // Excessive Deferral
#define TINFO_EXCESS_COL    0x08000000U     // Excessive Collision
#define TINFO_LATE_COL      0x10000000U     // Late Collision Occured
#define TINFO_UNDERRUN      0x20000000U     // Transmit Underrun
#define TINFO_NO_DESCR      0x40000000U     // No new Descriptor available
#define TINFO_ERR           0x80000000U     // Error Occured (OR of all errors)

/* DMA RX Descriptor */
typedef struct {
  uint8_t const    *Packet;                 // Packet data buffer address
  uint32_t          Ctrl;                   // Packet control information
} RX_Desc;

/* DMA RX Status */
typedef struct {
  uint32_t volatile Info;                   // Receive status return flags
  uint32_t volatile HashCRC;                // Hash CRC of dest. and source address
} RX_Stat;

/* DMA TX Descriptor */
typedef struct {
  uint8_t          *Packet;                 // Packet data buffer address
  uint32_t          Ctrl;                   // Packet control information
} TX_Desc;

/* DMA TX Status */
typedef struct {
  uint32_t volatile Info;                   // Transmit status return flags
} TX_Stat;

/* Ethernet pin description */
typedef struct {
  uint8_t port;                             // Pin port
  uint8_t pin;                              // Pin number
  uint8_t cfg;                              // Pin configuration
  uint8_t reserved;
} ETH_PIN;

/* EMAC Driver Control Information */
typedef struct {
  ARM_ETH_MAC_SignalEvent_t cb_event;       // Event callback
  uint8_t           flags;                  // Control and state flags
  uint8_t           reserved[3];            // Reserved
  uint8_t          *frame_end;              // End of assembled frame fragments
  uint32_t          frame_len;              // Frame length
} EMAC_CTRL;

#endif /* __EMAC_LPC40XX_H */
