Generating HDL for page 14.18.15.1 1401 FULL BINARY TO 2-5 TRANS at 8/27/2020 2:35:31 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_14_18_15_1_1401_FULL_BINARY_TO_2_5_TRANS_tb.vhdl, generating default test bench code.
Removed 1 outputs from Dot Function at 1G to ignored block(s) or identical signal names
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of PS_AUX_BIN_ADDER_8_BIT,MS_AUX_BIN_ADDER_4_BIT
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_C
	and inputs of MS_ASSEMBLY_CH_B_BIT,PS_TSLT_BINARY_TO_TH_POS_1
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of MS_AUX_BIN_ADDER_4_BIT,MS_ASSEMBLY_CH_B_BIT
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of MS_ASSEMBLY_CH_A_BIT,PS_TSLT_BINARY_TO_TH_POS_1
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of PS_AUX_BIN_ADDER_4_BIT,PS_ASSEMBLY_CH_B_BIT,PS_ASSEMBLY_CH_A_BIT
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_G
	and inputs of MS_AUX_BIN_ADDER_8_BIT,PS_TSLT_BINARY_TO_TH_POS_1
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_G
	and inputs of PS_AUX_BIN_ADDER_8_BIT,PS_ASSEMBLY_CH_B_BIT,MS_AUX_BIN_ADDER_4_BIT
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_G
	and inputs of MS_ASSEMBLY_CH_A_BIT,PS_TSLT_BINARY_TO_TH_POS_1
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_C,OUT_3B_C
	and logic function of OR
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_3C_C,OUT_3D_C
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_G,OUT_3F_G
	and logic function of OR
Generating Statement for block at 1G with output pin(s) of OUT_DOT_1G
	and inputs of OUT_3G_G,OUT_3H_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_COMPAT_TSLTR_THP_8_BIT_A
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal MS_COMPAT_TSLTR_THP_8_BIT_B
	from gate output OUT_DOT_1C
Generating output sheet edge signal assignment to 
	signal MS_COMPAT_TSLTR_THP_8_BIT_C
	from gate output OUT_DOT_1E
Generating output sheet edge signal assignment to 
	signal MS_COMPAT_TSLTR_THP_2_DOT_8_BITS
	from gate output OUT_DOT_1G
