// Seed: 1756412466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  uwire   id_3 = 1;
  supply1 id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_3 = id_2 ^ 1'h0;
  assign id_3 = 1 == 1 ? id_4 : 1 ? 1 : 1'h0;
  generate
    assign id_3 = id_3;
  endgenerate
endmodule
