
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Wed Jul 09 04:17:11 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:159)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:374:163)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:349:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.58 seconds. CPU system time: 1.43 seconds. Elapsed time: 18.66 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,621 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,875 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,441 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,063 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 40, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel3<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 10>(int, int, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>(ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:199:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_380_1' (firmware/hls_dummy.cpp:380:23) in function 'hls_dummy' completely with a factor of 40 (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_dummy.cpp:319:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>' partially with a factor of 4 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_dummy.cpp:327:9) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>' completely with a factor of 1 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_dummy.cpp:313:5) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>' completely with a factor of 40 (firmware/hls_dummy.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:174:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:179:9) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:192:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>' completely with a factor of 10 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:131:5) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_dummy.cpp:185:13) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>' completely with a factor of 1 (firmware/hls_dummy.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>' completely with a factor of 40 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:366:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:367:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:372:14)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:376:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:343:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.51 seconds. CPU system time: 0.94 seconds. Elapsed time: 13.46 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.474 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_dummy.cpp:319) in function 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:366:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>4'
	 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>'
	 'sparse_flatten<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 8, 5, 1, 10>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:207:1) in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>'... converting 631 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, 1, 1>' (firmware/hls_dummy.cpp:141:21)...170 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.91 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 8, 5, 1, 10>4' to 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,10,1,1>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_fixed<10, 2, 5, 3, 0>, ap_uint<10>, 8, 5, 1, 10>' to 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.597 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.604 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 15.72 seconds; current allocated memory: 1.646 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 19.58 seconds; current allocated memory: 1.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_40_6_3_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_18_1_1': 90 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.39 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s', because the estimated Stream Port Number is 59, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_10_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_9_4_3_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.75 seconds. CPU system time: 0.32 seconds. Elapsed time: 13.21 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_dummy_fifo_w10_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 17.03 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.32 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.862 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 278.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 83.67 seconds. CPU system time: 3.33 seconds. Elapsed time: 129.07 seconds; current allocated memory: 422.781 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h2m9s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2432.406 ; gain = 115.992 ; free physical = 347764 ; free virtual = 436527
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 125081
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2846.895 ; gain = 390.648 ; free physical = 349920 ; free virtual = 437677
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_40_6_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 3 - type: integer 
	Parameter din10_WIDTH bound to: 3 - type: integer 
	Parameter din11_WIDTH bound to: 3 - type: integer 
	Parameter din12_WIDTH bound to: 3 - type: integer 
	Parameter din13_WIDTH bound to: 3 - type: integer 
	Parameter din14_WIDTH bound to: 3 - type: integer 
	Parameter din15_WIDTH bound to: 3 - type: integer 
	Parameter din16_WIDTH bound to: 3 - type: integer 
	Parameter din17_WIDTH bound to: 3 - type: integer 
	Parameter din18_WIDTH bound to: 3 - type: integer 
	Parameter din19_WIDTH bound to: 3 - type: integer 
	Parameter din20_WIDTH bound to: 3 - type: integer 
	Parameter din21_WIDTH bound to: 3 - type: integer 
	Parameter din22_WIDTH bound to: 3 - type: integer 
	Parameter din23_WIDTH bound to: 3 - type: integer 
	Parameter din24_WIDTH bound to: 3 - type: integer 
	Parameter din25_WIDTH bound to: 3 - type: integer 
	Parameter din26_WIDTH bound to: 3 - type: integer 
	Parameter din27_WIDTH bound to: 3 - type: integer 
	Parameter din28_WIDTH bound to: 3 - type: integer 
	Parameter din29_WIDTH bound to: 3 - type: integer 
	Parameter din30_WIDTH bound to: 3 - type: integer 
	Parameter din31_WIDTH bound to: 3 - type: integer 
	Parameter din32_WIDTH bound to: 3 - type: integer 
	Parameter din33_WIDTH bound to: 3 - type: integer 
	Parameter din34_WIDTH bound to: 3 - type: integer 
	Parameter din35_WIDTH bound to: 3 - type: integer 
	Parameter din36_WIDTH bound to: 3 - type: integer 
	Parameter din37_WIDTH bound to: 3 - type: integer 
	Parameter din38_WIDTH bound to: 3 - type: integer 
	Parameter din39_WIDTH bound to: 3 - type: integer 
	Parameter din40_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_40_6_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_40_6_3_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_3_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_3_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_3_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_3_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_9_4_10_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_9_4_10_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_9_4_10_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_flow_control_loop_pipe' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_flow_control_loop_pipe' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_flow_control_loop_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w3_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w3_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/flatten/flatten-c1-out40/flatten-p10-c1-out40/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w3_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_dummy_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.676 ; gain = 609.430 ; free physical = 349508 ; free virtual = 437309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3065.676 ; gain = 609.430 ; free physical = 349655 ; free virtual = 437463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3073.680 ; gain = 617.434 ; free physical = 349640 ; free virtual = 437473
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3234.469 ; gain = 778.223 ; free physical = 349417 ; free virtual = 437309
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 20    
	   3 Input   10 Bit       Adders := 20    
	   5 Input   10 Bit       Adders := 10    
	   3 Input    6 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 180   
	   2 Input    2 Bit       Adders := 200   
+---XORs : 
	   2 Input      1 Bit         XORs := 611   
+---Registers : 
	               12 Bit    Registers := 10    
	               10 Bit    Registers := 412   
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 127   
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 756   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 70    
	   2 Input   10 Bit        Muxes := 1294  
	   3 Input   10 Bit        Muxes := 90    
	   2 Input    9 Bit        Muxes := 140   
	   5 Input    9 Bit        Muxes := 90    
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 166   
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 102   
	   2 Input    1 Bit        Muxes := 597   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:25 . Memory (MB): peak = 4379.867 ; gain = 1923.621 ; free physical = 342569 ; free virtual = 436012
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:02:31 . Memory (MB): peak = 4379.867 ; gain = 1923.621 ; free physical = 341591 ; free virtual = 435038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:02:39 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 342619 ; free virtual = 436067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:02:44 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 342681 ; free virtual = 436128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:02:44 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 342682 ; free virtual = 436129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:45 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 342014 ; free virtual = 435461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:46 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 341700 ; free virtual = 435148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:02:47 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 340944 ; free virtual = 434391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:02:47 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 340797 ; free virtual = 434244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hls_dummy   | sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_U0/p_read_7_reg_23246_pp0_iter2_reg_reg[9] | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|hls_dummy   | sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_U0/p_read_3_reg_23226_pp0_iter2_reg_reg[9] | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
+------------+---------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   939|
|3     |LUT1   |   318|
|4     |LUT2   |  3232|
|5     |LUT3   |  2162|
|6     |LUT4   |  3931|
|7     |LUT5   |   879|
|8     |LUT6   |  8318|
|9     |MUXF7  |    10|
|10    |SRL16E |    20|
|11    |FDRE   |  5109|
|12    |FDSE   |   302|
|13    |IBUF   |   404|
|14    |OBUF   |   443|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                     |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                           | 26068|
|2     |  Block_entry28_proc_U0                                             |hls_dummy_Block_entry28_proc                                               |   400|
|3     |  flatten_out_10_U                                                  |hls_dummy_fifo_w10_d2_S                                                    |    50|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_285                                       |    41|
|5     |  flatten_out_11_U                                                  |hls_dummy_fifo_w10_d2_S_0                                                  |    51|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_284                                       |    41|
|7     |  flatten_out_12_U                                                  |hls_dummy_fifo_w10_d2_S_1                                                  |    52|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_283                                       |    41|
|9     |  flatten_out_13_U                                                  |hls_dummy_fifo_w10_d2_S_2                                                  |    52|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_282                                       |    41|
|11    |  flatten_out_14_U                                                  |hls_dummy_fifo_w10_d2_S_3                                                  |    50|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_281                                       |    41|
|13    |  flatten_out_15_U                                                  |hls_dummy_fifo_w10_d2_S_4                                                  |    52|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_280                                       |    41|
|15    |  flatten_out_16_U                                                  |hls_dummy_fifo_w10_d2_S_5                                                  |    50|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_279                                       |    41|
|17    |  flatten_out_17_U                                                  |hls_dummy_fifo_w10_d2_S_6                                                  |    50|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_278                                       |    41|
|19    |  flatten_out_18_U                                                  |hls_dummy_fifo_w10_d2_S_7                                                  |    50|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_277                                       |    41|
|21    |  flatten_out_19_U                                                  |hls_dummy_fifo_w10_d2_S_8                                                  |    51|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_276                                       |    41|
|23    |  flatten_out_1_U                                                   |hls_dummy_fifo_w10_d2_S_9                                                  |    51|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_275                                       |    41|
|25    |  flatten_out_20_U                                                  |hls_dummy_fifo_w10_d2_S_10                                                 |    53|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_274                                       |    41|
|27    |  flatten_out_21_U                                                  |hls_dummy_fifo_w10_d2_S_11                                                 |    50|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_273                                       |    41|
|29    |  flatten_out_22_U                                                  |hls_dummy_fifo_w10_d2_S_12                                                 |    51|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_272                                       |    41|
|31    |  flatten_out_23_U                                                  |hls_dummy_fifo_w10_d2_S_13                                                 |    50|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_271                                       |    41|
|33    |  flatten_out_24_U                                                  |hls_dummy_fifo_w10_d2_S_14                                                 |    50|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_270                                       |    41|
|35    |  flatten_out_25_U                                                  |hls_dummy_fifo_w10_d2_S_15                                                 |    50|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_269                                       |    41|
|37    |  flatten_out_26_U                                                  |hls_dummy_fifo_w10_d2_S_16                                                 |    51|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_268                                       |    41|
|39    |  flatten_out_27_U                                                  |hls_dummy_fifo_w10_d2_S_17                                                 |    51|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_267                                       |    41|
|41    |  flatten_out_28_U                                                  |hls_dummy_fifo_w10_d2_S_18                                                 |    51|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_266                                       |    41|
|43    |  flatten_out_29_U                                                  |hls_dummy_fifo_w10_d2_S_19                                                 |    50|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_265                                       |    41|
|45    |  flatten_out_2_U                                                   |hls_dummy_fifo_w10_d2_S_20                                                 |    51|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_264                                       |    41|
|47    |  flatten_out_30_U                                                  |hls_dummy_fifo_w10_d2_S_21                                                 |    50|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_263                                       |    41|
|49    |  flatten_out_31_U                                                  |hls_dummy_fifo_w10_d2_S_22                                                 |    53|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_262                                       |    41|
|51    |  flatten_out_32_U                                                  |hls_dummy_fifo_w10_d2_S_23                                                 |    50|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_261                                       |    41|
|53    |  flatten_out_33_U                                                  |hls_dummy_fifo_w10_d2_S_24                                                 |    50|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_260                                       |    41|
|55    |  flatten_out_34_U                                                  |hls_dummy_fifo_w10_d2_S_25                                                 |    50|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_259                                       |    41|
|57    |  flatten_out_35_U                                                  |hls_dummy_fifo_w10_d2_S_26                                                 |    53|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_258                                       |    41|
|59    |  flatten_out_36_U                                                  |hls_dummy_fifo_w10_d2_S_27                                                 |    55|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_257                                       |    41|
|61    |  flatten_out_37_U                                                  |hls_dummy_fifo_w10_d2_S_28                                                 |    50|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_256                                       |    41|
|63    |  flatten_out_38_U                                                  |hls_dummy_fifo_w10_d2_S_29                                                 |    50|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_255                                       |    41|
|65    |  flatten_out_39_U                                                  |hls_dummy_fifo_w10_d2_S_30                                                 |    51|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_254                                       |    41|
|67    |  flatten_out_3_U                                                   |hls_dummy_fifo_w10_d2_S_31                                                 |    50|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_253                                       |    41|
|69    |  flatten_out_4_U                                                   |hls_dummy_fifo_w10_d2_S_32                                                 |    50|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_252                                       |    41|
|71    |  flatten_out_5_U                                                   |hls_dummy_fifo_w10_d2_S_33                                                 |    52|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_251                                       |    41|
|73    |  flatten_out_6_U                                                   |hls_dummy_fifo_w10_d2_S_34                                                 |    50|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_250                                       |    41|
|75    |  flatten_out_7_U                                                   |hls_dummy_fifo_w10_d2_S_35                                                 |    50|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_249                                       |    41|
|77    |  flatten_out_8_U                                                   |hls_dummy_fifo_w10_d2_S_36                                                 |    50|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_248                                       |    41|
|79    |  flatten_out_9_U                                                   |hls_dummy_fifo_w10_d2_S_37                                                 |    51|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_247                                       |    41|
|81    |  flatten_out_U                                                     |hls_dummy_fifo_w10_d2_S_38                                                 |    50|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_246                                       |    41|
|83    |  sparse_arr_feat_conv1_out_1_U                                     |hls_dummy_fifo_w10_d2_S_39                                                 |    41|
|84    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_245                                       |    31|
|85    |  sparse_arr_feat_conv1_out_2_U                                     |hls_dummy_fifo_w10_d2_S_40                                                 |    41|
|86    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_244                                       |    31|
|87    |  sparse_arr_feat_conv1_out_3_U                                     |hls_dummy_fifo_w10_d2_S_41                                                 |    42|
|88    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_243                                       |    31|
|89    |  sparse_arr_feat_conv1_out_4_U                                     |hls_dummy_fifo_w10_d2_S_42                                                 |    43|
|90    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_242                                       |    31|
|91    |  sparse_arr_feat_conv1_out_5_U                                     |hls_dummy_fifo_w10_d2_S_43                                                 |    42|
|92    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_241                                       |    31|
|93    |  sparse_arr_feat_conv1_out_6_U                                     |hls_dummy_fifo_w10_d2_S_44                                                 |    41|
|94    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_240                                       |    31|
|95    |  sparse_arr_feat_conv1_out_7_U                                     |hls_dummy_fifo_w10_d2_S_45                                                 |    43|
|96    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_239                                       |    31|
|97    |  sparse_arr_feat_conv1_out_8_U                                     |hls_dummy_fifo_w10_d2_S_46                                                 |    41|
|98    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_238                                       |    31|
|99    |  sparse_arr_feat_conv1_out_9_U                                     |hls_dummy_fifo_w10_d2_S_47                                                 |    41|
|100   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_237                                       |    31|
|101   |  sparse_arr_feat_conv1_out_U                                       |hls_dummy_fifo_w10_d2_S_48                                                 |    41|
|102   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_236                                       |    31|
|103   |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w10_d2_S_49                                                 |   749|
|104   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_235                                       |   740|
|105   |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w10_d2_S_50                                                 |   700|
|106   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_234                                       |   691|
|107   |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w10_d2_S_51                                                 |   675|
|108   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_233                                       |   666|
|109   |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w10_d2_S_52                                                 |   674|
|110   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_232                                       |   665|
|111   |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w10_d2_S_53                                                 |   675|
|112   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_231                                       |   664|
|113   |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w10_d2_S_54                                                 |   669|
|114   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_230                                       |   660|
|115   |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w10_d2_S_55                                                 |   687|
|116   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_229                                       |   676|
|117   |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w10_d2_S_56                                                 |   731|
|118   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_228                                       |   722|
|119   |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w10_d2_S_57                                                 |   717|
|120   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg_227                                       |   708|
|121   |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w10_d2_S_58                                                 |   706|
|122   |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                              |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |   696|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                       |hls_dummy_fifo_w3_d2_S                                                     |    41|
|124   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_226                                        |    31|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                 |hls_dummy_fifo_w3_d2_S_59                                                  |    19|
|126   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_225                                        |    10|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                       |hls_dummy_fifo_w3_d2_S_60                                                  |    44|
|128   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_224                                        |    35|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                 |hls_dummy_fifo_w3_d2_S_61                                                  |    19|
|130   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_223                                        |    10|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                       |hls_dummy_fifo_w3_d2_S_62                                                  |    39|
|132   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_222                                        |    30|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                 |hls_dummy_fifo_w3_d2_S_63                                                  |    20|
|134   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_221                                        |    10|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                       |hls_dummy_fifo_w3_d2_S_64                                                  |    39|
|136   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_220                                        |    29|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                 |hls_dummy_fifo_w3_d2_S_65                                                  |    19|
|138   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_219                                        |    10|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                       |hls_dummy_fifo_w3_d2_S_66                                                  |    38|
|140   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_218                                        |    29|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                 |hls_dummy_fifo_w3_d2_S_67                                                  |    20|
|142   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_217                                        |    10|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                       |hls_dummy_fifo_w3_d2_S_68                                                  |    38|
|144   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_216                                        |    29|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                 |hls_dummy_fifo_w3_d2_S_69                                                  |    19|
|146   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_215                                        |    10|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                       |hls_dummy_fifo_w3_d2_S_70                                                  |    37|
|148   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_214                                        |    28|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                 |hls_dummy_fifo_w3_d2_S_71                                                  |    22|
|150   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_213                                        |    11|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                       |hls_dummy_fifo_w3_d2_S_72                                                  |    41|
|152   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_212                                        |    31|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                 |hls_dummy_fifo_w3_d2_S_73                                                  |    23|
|154   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_211                                        |    13|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                       |hls_dummy_fifo_w3_d2_S_74                                                  |    38|
|156   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_210                                        |    27|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                 |hls_dummy_fifo_w3_d2_S_75                                                  |    22|
|158   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_209                                        |    13|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                       |hls_dummy_fifo_w3_d2_S_76                                                  |    43|
|160   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_208                                        |    34|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                 |hls_dummy_fifo_w3_d2_S_77                                                  |    22|
|162   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_207                                        |    13|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                        |hls_dummy_fifo_w3_d2_S_78                                                  |    42|
|164   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_206                                        |    33|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                  |hls_dummy_fifo_w3_d2_S_79                                                  |    19|
|166   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_205                                        |    10|
|167   |  sparse_arr_hash_reduce_out_2_c14_channel_U                        |hls_dummy_fifo_w3_d2_S_80                                                  |    44|
|168   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_204                                        |    35|
|169   |  sparse_arr_hash_reduce_out_2_c_U                                  |hls_dummy_fifo_w3_d2_S_81                                                  |    20|
|170   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_203                                        |    10|
|171   |  sparse_arr_hash_reduce_out_3_c15_channel_U                        |hls_dummy_fifo_w3_d2_S_82                                                  |    45|
|172   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_202                                        |    36|
|173   |  sparse_arr_hash_reduce_out_3_c_U                                  |hls_dummy_fifo_w3_d2_S_83                                                  |    19|
|174   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_201                                        |    10|
|175   |  sparse_arr_hash_reduce_out_4_c16_channel_U                        |hls_dummy_fifo_w3_d2_S_84                                                  |    45|
|176   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_200                                        |    34|
|177   |  sparse_arr_hash_reduce_out_4_c_U                                  |hls_dummy_fifo_w3_d2_S_85                                                  |    20|
|178   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_199                                        |    10|
|179   |  sparse_arr_hash_reduce_out_5_c17_channel_U                        |hls_dummy_fifo_w3_d2_S_86                                                  |    39|
|180   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_198                                        |    29|
|181   |  sparse_arr_hash_reduce_out_5_c_U                                  |hls_dummy_fifo_w3_d2_S_87                                                  |    19|
|182   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_197                                        |    10|
|183   |  sparse_arr_hash_reduce_out_6_c18_channel_U                        |hls_dummy_fifo_w3_d2_S_88                                                  |    42|
|184   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_196                                        |    33|
|185   |  sparse_arr_hash_reduce_out_6_c_U                                  |hls_dummy_fifo_w3_d2_S_89                                                  |    20|
|186   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_195                                        |    10|
|187   |  sparse_arr_hash_reduce_out_7_c19_channel_U                        |hls_dummy_fifo_w3_d2_S_90                                                  |    37|
|188   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_194                                        |    28|
|189   |  sparse_arr_hash_reduce_out_7_c_U                                  |hls_dummy_fifo_w3_d2_S_91                                                  |    20|
|190   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_193                                        |    10|
|191   |  sparse_arr_hash_reduce_out_8_c20_channel_U                        |hls_dummy_fifo_w3_d2_S_92                                                  |    41|
|192   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_192                                        |    32|
|193   |  sparse_arr_hash_reduce_out_8_c_U                                  |hls_dummy_fifo_w3_d2_S_93                                                  |    19|
|194   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_191                                        |    10|
|195   |  sparse_arr_hash_reduce_out_9_c21_channel_U                        |hls_dummy_fifo_w3_d2_S_94                                                  |    41|
|196   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_190                                        |    31|
|197   |  sparse_arr_hash_reduce_out_9_c_U                                  |hls_dummy_fifo_w3_d2_S_95                                                  |    19|
|198   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_189                                        |    10|
|199   |  sparse_arr_hash_reduce_out_c12_channel_U                          |hls_dummy_fifo_w3_d2_S_96                                                  |    47|
|200   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg_188                                        |    36|
|201   |  sparse_arr_hash_reduce_out_c_U                                    |hls_dummy_fifo_w3_d2_S_97                                                  |    20|
|202   |    U_hls_dummy_fifo_w3_d2_S_ShiftReg                               |hls_dummy_fifo_w3_d2_S_ShiftReg                                            |    10|
|203   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_1_s |  8269|
|204   |    mul_10s_10s_18_1_1_U10                                          |hls_dummy_mul_10s_10s_18_1_1                                               |   104|
|205   |    mul_10s_10s_18_1_1_U11                                          |hls_dummy_mul_10s_10s_18_1_1_99                                            |   123|
|206   |    mul_10s_10s_18_1_1_U12                                          |hls_dummy_mul_10s_10s_18_1_1_100                                           |   119|
|207   |    mul_10s_10s_18_1_1_U13                                          |hls_dummy_mul_10s_10s_18_1_1_101                                           |   104|
|208   |    mul_10s_10s_18_1_1_U14                                          |hls_dummy_mul_10s_10s_18_1_1_102                                           |   105|
|209   |    mul_10s_10s_18_1_1_U15                                          |hls_dummy_mul_10s_10s_18_1_1_103                                           |   104|
|210   |    mul_10s_10s_18_1_1_U16                                          |hls_dummy_mul_10s_10s_18_1_1_104                                           |   104|
|211   |    mul_10s_10s_18_1_1_U17                                          |hls_dummy_mul_10s_10s_18_1_1_105                                           |   116|
|212   |    mul_10s_10s_18_1_1_U18                                          |hls_dummy_mul_10s_10s_18_1_1_106                                           |   109|
|213   |    mul_10s_10s_18_1_1_U19                                          |hls_dummy_mul_10s_10s_18_1_1_107                                           |    64|
|214   |    mul_10s_10s_18_1_1_U20                                          |hls_dummy_mul_10s_10s_18_1_1_108                                           |    73|
|215   |    mul_10s_10s_18_1_1_U21                                          |hls_dummy_mul_10s_10s_18_1_1_109                                           |    74|
|216   |    mul_10s_10s_18_1_1_U22                                          |hls_dummy_mul_10s_10s_18_1_1_110                                           |    64|
|217   |    mul_10s_10s_18_1_1_U23                                          |hls_dummy_mul_10s_10s_18_1_1_111                                           |    64|
|218   |    mul_10s_10s_18_1_1_U24                                          |hls_dummy_mul_10s_10s_18_1_1_112                                           |    64|
|219   |    mul_10s_10s_18_1_1_U25                                          |hls_dummy_mul_10s_10s_18_1_1_113                                           |    64|
|220   |    mul_10s_10s_18_1_1_U26                                          |hls_dummy_mul_10s_10s_18_1_1_114                                           |    68|
|221   |    mul_10s_10s_18_1_1_U27                                          |hls_dummy_mul_10s_10s_18_1_1_115                                           |    64|
|222   |    mul_10s_10s_18_1_1_U28                                          |hls_dummy_mul_10s_10s_18_1_1_116                                           |    64|
|223   |    mul_10s_10s_18_1_1_U29                                          |hls_dummy_mul_10s_10s_18_1_1_117                                           |    73|
|224   |    mul_10s_10s_18_1_1_U30                                          |hls_dummy_mul_10s_10s_18_1_1_118                                           |    74|
|225   |    mul_10s_10s_18_1_1_U31                                          |hls_dummy_mul_10s_10s_18_1_1_119                                           |    64|
|226   |    mul_10s_10s_18_1_1_U32                                          |hls_dummy_mul_10s_10s_18_1_1_120                                           |    64|
|227   |    mul_10s_10s_18_1_1_U33                                          |hls_dummy_mul_10s_10s_18_1_1_121                                           |    64|
|228   |    mul_10s_10s_18_1_1_U34                                          |hls_dummy_mul_10s_10s_18_1_1_122                                           |    64|
|229   |    mul_10s_10s_18_1_1_U35                                          |hls_dummy_mul_10s_10s_18_1_1_123                                           |    68|
|230   |    mul_10s_10s_18_1_1_U36                                          |hls_dummy_mul_10s_10s_18_1_1_124                                           |    64|
|231   |    mul_10s_10s_18_1_1_U37                                          |hls_dummy_mul_10s_10s_18_1_1_125                                           |    64|
|232   |    mul_10s_10s_18_1_1_U38                                          |hls_dummy_mul_10s_10s_18_1_1_126                                           |    73|
|233   |    mul_10s_10s_18_1_1_U39                                          |hls_dummy_mul_10s_10s_18_1_1_127                                           |    74|
|234   |    mul_10s_10s_18_1_1_U40                                          |hls_dummy_mul_10s_10s_18_1_1_128                                           |    64|
|235   |    mul_10s_10s_18_1_1_U41                                          |hls_dummy_mul_10s_10s_18_1_1_129                                           |    64|
|236   |    mul_10s_10s_18_1_1_U42                                          |hls_dummy_mul_10s_10s_18_1_1_130                                           |    64|
|237   |    mul_10s_10s_18_1_1_U43                                          |hls_dummy_mul_10s_10s_18_1_1_131                                           |    64|
|238   |    mul_10s_10s_18_1_1_U44                                          |hls_dummy_mul_10s_10s_18_1_1_132                                           |    68|
|239   |    mul_10s_10s_18_1_1_U45                                          |hls_dummy_mul_10s_10s_18_1_1_133                                           |    64|
|240   |    mul_10s_10s_18_1_1_U46                                          |hls_dummy_mul_10s_10s_18_1_1_134                                           |    64|
|241   |    mul_10s_10s_18_1_1_U47                                          |hls_dummy_mul_10s_10s_18_1_1_135                                           |    73|
|242   |    mul_10s_10s_18_1_1_U48                                          |hls_dummy_mul_10s_10s_18_1_1_136                                           |    74|
|243   |    mul_10s_10s_18_1_1_U49                                          |hls_dummy_mul_10s_10s_18_1_1_137                                           |    64|
|244   |    mul_10s_10s_18_1_1_U50                                          |hls_dummy_mul_10s_10s_18_1_1_138                                           |    64|
|245   |    mul_10s_10s_18_1_1_U51                                          |hls_dummy_mul_10s_10s_18_1_1_139                                           |    64|
|246   |    mul_10s_10s_18_1_1_U52                                          |hls_dummy_mul_10s_10s_18_1_1_140                                           |    64|
|247   |    mul_10s_10s_18_1_1_U53                                          |hls_dummy_mul_10s_10s_18_1_1_141                                           |    68|
|248   |    mul_10s_10s_18_1_1_U54                                          |hls_dummy_mul_10s_10s_18_1_1_142                                           |    64|
|249   |    mul_10s_10s_18_1_1_U55                                          |hls_dummy_mul_10s_10s_18_1_1_143                                           |    64|
|250   |    mul_10s_10s_18_1_1_U56                                          |hls_dummy_mul_10s_10s_18_1_1_144                                           |    73|
|251   |    mul_10s_10s_18_1_1_U57                                          |hls_dummy_mul_10s_10s_18_1_1_145                                           |    74|
|252   |    mul_10s_10s_18_1_1_U58                                          |hls_dummy_mul_10s_10s_18_1_1_146                                           |    64|
|253   |    mul_10s_10s_18_1_1_U59                                          |hls_dummy_mul_10s_10s_18_1_1_147                                           |    64|
|254   |    mul_10s_10s_18_1_1_U60                                          |hls_dummy_mul_10s_10s_18_1_1_148                                           |    64|
|255   |    mul_10s_10s_18_1_1_U61                                          |hls_dummy_mul_10s_10s_18_1_1_149                                           |    64|
|256   |    mul_10s_10s_18_1_1_U62                                          |hls_dummy_mul_10s_10s_18_1_1_150                                           |    68|
|257   |    mul_10s_10s_18_1_1_U63                                          |hls_dummy_mul_10s_10s_18_1_1_151                                           |    64|
|258   |    mul_10s_10s_18_1_1_U64                                          |hls_dummy_mul_10s_10s_18_1_1_152                                           |    64|
|259   |    mul_10s_10s_18_1_1_U65                                          |hls_dummy_mul_10s_10s_18_1_1_153                                           |    73|
|260   |    mul_10s_10s_18_1_1_U66                                          |hls_dummy_mul_10s_10s_18_1_1_154                                           |    74|
|261   |    mul_10s_10s_18_1_1_U67                                          |hls_dummy_mul_10s_10s_18_1_1_155                                           |    64|
|262   |    mul_10s_10s_18_1_1_U68                                          |hls_dummy_mul_10s_10s_18_1_1_156                                           |    64|
|263   |    mul_10s_10s_18_1_1_U69                                          |hls_dummy_mul_10s_10s_18_1_1_157                                           |    64|
|264   |    mul_10s_10s_18_1_1_U70                                          |hls_dummy_mul_10s_10s_18_1_1_158                                           |    64|
|265   |    mul_10s_10s_18_1_1_U71                                          |hls_dummy_mul_10s_10s_18_1_1_159                                           |    68|
|266   |    mul_10s_10s_18_1_1_U72                                          |hls_dummy_mul_10s_10s_18_1_1_160                                           |    64|
|267   |    mul_10s_10s_18_1_1_U73                                          |hls_dummy_mul_10s_10s_18_1_1_161                                           |    64|
|268   |    mul_10s_10s_18_1_1_U74                                          |hls_dummy_mul_10s_10s_18_1_1_162                                           |    73|
|269   |    mul_10s_10s_18_1_1_U75                                          |hls_dummy_mul_10s_10s_18_1_1_163                                           |    74|
|270   |    mul_10s_10s_18_1_1_U76                                          |hls_dummy_mul_10s_10s_18_1_1_164                                           |    64|
|271   |    mul_10s_10s_18_1_1_U77                                          |hls_dummy_mul_10s_10s_18_1_1_165                                           |    64|
|272   |    mul_10s_10s_18_1_1_U78                                          |hls_dummy_mul_10s_10s_18_1_1_166                                           |    64|
|273   |    mul_10s_10s_18_1_1_U79                                          |hls_dummy_mul_10s_10s_18_1_1_167                                           |    64|
|274   |    mul_10s_10s_18_1_1_U80                                          |hls_dummy_mul_10s_10s_18_1_1_168                                           |    68|
|275   |    mul_10s_10s_18_1_1_U81                                          |hls_dummy_mul_10s_10s_18_1_1_169                                           |    64|
|276   |    mul_10s_10s_18_1_1_U82                                          |hls_dummy_mul_10s_10s_18_1_1_170                                           |    64|
|277   |    mul_10s_10s_18_1_1_U83                                          |hls_dummy_mul_10s_10s_18_1_1_171                                           |    73|
|278   |    mul_10s_10s_18_1_1_U84                                          |hls_dummy_mul_10s_10s_18_1_1_172                                           |    74|
|279   |    mul_10s_10s_18_1_1_U85                                          |hls_dummy_mul_10s_10s_18_1_1_173                                           |    64|
|280   |    mul_10s_10s_18_1_1_U86                                          |hls_dummy_mul_10s_10s_18_1_1_174                                           |    64|
|281   |    mul_10s_10s_18_1_1_U87                                          |hls_dummy_mul_10s_10s_18_1_1_175                                           |    64|
|282   |    mul_10s_10s_18_1_1_U88                                          |hls_dummy_mul_10s_10s_18_1_1_176                                           |    64|
|283   |    mul_10s_10s_18_1_1_U89                                          |hls_dummy_mul_10s_10s_18_1_1_177                                           |    68|
|284   |    mul_10s_10s_18_1_1_U90                                          |hls_dummy_mul_10s_10s_18_1_1_178                                           |    64|
|285   |    mul_10s_10s_18_1_1_U91                                          |hls_dummy_mul_10s_10s_18_1_1_179                                           |    64|
|286   |    mul_10s_10s_18_1_1_U92                                          |hls_dummy_mul_10s_10s_18_1_1_180                                           |    73|
|287   |    mul_10s_10s_18_1_1_U93                                          |hls_dummy_mul_10s_10s_18_1_1_181                                           |    74|
|288   |    mul_10s_10s_18_1_1_U94                                          |hls_dummy_mul_10s_10s_18_1_1_182                                           |    64|
|289   |    mul_10s_10s_18_1_1_U95                                          |hls_dummy_mul_10s_10s_18_1_1_183                                           |    64|
|290   |    mul_10s_10s_18_1_1_U96                                          |hls_dummy_mul_10s_10s_18_1_1_184                                           |    64|
|291   |    mul_10s_10s_18_1_1_U97                                          |hls_dummy_mul_10s_10s_18_1_1_185                                           |    64|
|292   |    mul_10s_10s_18_1_1_U98                                          |hls_dummy_mul_10s_10s_18_1_1_186                                           |    68|
|293   |    mul_10s_10s_18_1_1_U99                                          |hls_dummy_mul_10s_10s_18_1_1_187                                           |    64|
|294   |  sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_U0         |hls_dummy_sparse_flatten_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_s         |  3971|
|295   |    flow_control_loop_pipe_U                                        |hls_dummy_flow_control_loop_pipe                                           |    13|
|296   |    mux_9_4_10_1_1_U153                                             |hls_dummy_mux_9_4_10_1_1                                                   |    10|
|297   |    mux_9_4_10_1_1_U156                                             |hls_dummy_mux_9_4_10_1_1_98                                                |    10|
|298   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4_U0  |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_8_5_1_10_4    |  1848|
+------+--------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:02:47 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 340784 ; free virtual = 434305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 324 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:02:47 . Memory (MB): peak = 4412.867 ; gain = 1956.621 ; free physical = 340728 ; free virtual = 434305
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:02:47 . Memory (MB): peak = 4412.875 ; gain = 1956.621 ; free physical = 340723 ; free virtual = 434305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4412.875 ; gain = 0.000 ; free physical = 339564 ; free virtual = 434575
INFO: [Netlist 29-17] Analyzing 1354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4468.895 ; gain = 0.000 ; free physical = 342789 ; free virtual = 436405
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 405 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 404 instances

Synth Design complete | Checksum: 4f06d8c5
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:03:00 . Memory (MB): peak = 4468.895 ; gain = 2036.488 ; free physical = 342804 ; free virtual = 436419
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4044.386; main = 3771.608; forked = 369.761
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5380.238; main = 4468.898; forked = 967.367
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4532.926 ; gain = 64.031 ; free physical = 339704 ; free virtual = 434471

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11aa1a2c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 4572.504 ; gain = 39.578 ; free physical = 342129 ; free virtual = 436424

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 26 inverters resulting in an inversion of 4160 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12c8eb376

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 340221 ; free virtual = 434596
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 26 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f6ad9c81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339221 ; free virtual = 434408
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bfb8c178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 338836 ; free virtual = 434590
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 12c927411

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339330 ; free virtual = 434595
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12c927411

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339168 ; free virtual = 434594
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              26  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12c927411

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339164 ; free virtual = 434595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12c927411

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339020 ; free virtual = 434595

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12c927411

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339017 ; free virtual = 434595

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339008 ; free virtual = 434594
Ending Netlist Obfuscation Task | Checksum: 12c927411

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4596.316 ; gain = 0.000 ; free physical = 339008 ; free virtual = 434595
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 4596.316 ; gain = 127.422 ; free physical = 339008 ; free virtual = 434595
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 04:23:58 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m26s *****
INFO: [HLS 200-112] Total CPU user time: 220.3 seconds. Total CPU system time: 18.14 seconds. Total elapsed time: 432.53 seconds; peak allocated memory: 1.862 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jul  9 04:24:09 2025...
