{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 09:37:29 2024 " "Info: Processing started: Sun May 19 09:37:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off halt -c halt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off halt -c halt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 176 48 216 192 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "START " "Info: No valid register-to-register data paths exist for clock \"START\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START CP inst3 7.751 ns register " "Info: tco from clock \"START\" to destination pin \"CP\" through register \"inst3\" is 7.751 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 2.339 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 176 48 216 192 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.666 ns) 2.339 ns inst3 2 REG LCFF_X33_Y10_N1 1 " "Info: 2: + IC(0.523 ns) + CELL(0.666 ns) = 2.339 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 1; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { START inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 77.64 % ) " "Info: Total cell delay = 1.816 ns ( 77.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 22.36 % ) " "Info: Total interconnect delay = 0.523 ns ( 22.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { START inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { START {} START~combout {} inst3 {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.108 ns + Longest register pin " "Info: + Longest register to pin delay is 5.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X33_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 1; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.577 ns) 1.006 ns inst5~20 2 COMB LCCOMB_X33_Y10_N2 1 " "Info: 2: + IC(0.429 ns) + CELL(0.577 ns) = 1.006 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'inst5~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { inst3 inst5~20 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(3.096 ns) 5.108 ns CP 3 PIN PIN_142 0 " "Info: 3: + IC(1.006 ns) + CELL(3.096 ns) = 5.108 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { inst5~20 CP } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 88 720 896 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.673 ns ( 71.91 % ) " "Info: Total cell delay = 3.673 ns ( 71.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.435 ns ( 28.09 % ) " "Info: Total interconnect delay = 1.435 ns ( 28.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { inst3 inst5~20 CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { inst3 {} inst5~20 {} CP {} } { 0.000ns 0.429ns 1.006ns } { 0.000ns 0.577ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { START inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { START {} START~combout {} inst3 {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.150ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { inst3 inst5~20 CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { inst3 {} inst5~20 {} CP {} } { 0.000ns 0.429ns 1.006ns } { 0.000ns 0.577ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "HALT CP 12.254 ns Longest " "Info: Longest tpd from source pin \"HALT\" to destination pin \"CP\" is 12.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns HALT 1 PIN PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'HALT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { HALT } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 56 48 216 72 "HALT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.798 ns) + CELL(0.370 ns) 8.152 ns inst5~20 2 COMB LCCOMB_X33_Y10_N2 1 " "Info: 2: + IC(6.798 ns) + CELL(0.370 ns) = 8.152 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 1; COMB Node = 'inst5~20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.168 ns" { HALT inst5~20 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(3.096 ns) 12.254 ns CP 3 PIN PIN_142 0 " "Info: 3: + IC(1.006 ns) + CELL(3.096 ns) = 12.254 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { inst5~20 CP } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson3/Halt/halt.bdf" { { 88 720 896 104 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.450 ns ( 36.31 % ) " "Info: Total cell delay = 4.450 ns ( 36.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.804 ns ( 63.69 % ) " "Info: Total interconnect delay = 7.804 ns ( 63.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.254 ns" { HALT inst5~20 CP } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.254 ns" { HALT {} HALT~combout {} inst5~20 {} CP {} } { 0.000ns 0.000ns 6.798ns 1.006ns } { 0.000ns 0.984ns 0.370ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 09:37:30 2024 " "Info: Processing ended: Sun May 19 09:37:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
