.include “/50002/nominal.jsim”
.include “/50002/stdcell.jsim”
.include “C:\Users\Kevin\Desktop\50002\50002_JSIMcheckoff_file_timing\2dcheckoff_XX.jsim”


* 2-input nand: inputs are a and b, output is z
.subckt nand2 a b z
MPD1 z a 1 0 NENH sw=8 sl=1
MPD2 1 b 0 0 NENH sw=8 sl=1
MPU1 z a vdd vdd PENH sw=9 sl=1
MPU2 z b vdd vdd PENH sw=9 sl=1
.ends



.subckt adder32 op0 A[31:0] B[31:0] S[31:0] z v n
... your circuit here ...

.ends

