
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003575                       # Number of seconds simulated
sim_ticks                                  3575260839                       # Number of ticks simulated
final_tick                               533146605093                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 377748                       # Simulator instruction rate (inst/s)
host_op_rate                                   478078                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 333231                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915316                       # Number of bytes of host memory used
host_seconds                                 10729.08                       # Real time elapsed on the host
sim_insts                                  4052886099                       # Number of instructions simulated
sim_ops                                    5129341568                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       266880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       132480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       101632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       168064                       # Number of bytes read from this memory
system.physmem.bytes_read::total               690816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       318208                       # Number of bytes written to this memory
system.physmem.bytes_written::total            318208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2085                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1035                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          794                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1313                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5397                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2486                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2486                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1575270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     74646302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1503667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37054639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1503667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28426457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1503667                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     47007479                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               193221147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1575270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1503667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1503667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1503667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6086269                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          89002737                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               89002737                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          89002737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1575270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     74646302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1503667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37054639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1503667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28426457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1503667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     47007479                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              282223884                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8573768                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086441                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532603                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207055                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250967                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193277                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299975                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8821                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16807176                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086441                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493252                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3600343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039364                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        706549                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634677                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        93718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8456544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.438891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4856201     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          356454      4.22%     61.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336512      3.98%     65.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315545      3.73%     69.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259971      3.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189449      2.24%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134357      1.59%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209237      2.47%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798818     21.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8456544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359987                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.960302                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476504                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       673038                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3440253                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41479                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825267                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497436                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3878                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19979791                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10416                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825267                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660614                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         316576                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76013                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3290922                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       287149                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19375142                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           62                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155132                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26872697                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90253572                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90253572                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10077525                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3610                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703353                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23618                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413292                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051388                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14615051                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23296                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5719871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17455793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          269                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8456544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842148                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2976523     35.20%     35.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711372     20.24%     55.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352430     15.99%     71.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817577      9.67%     81.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836612      9.89%     90.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380071      4.49%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244722      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66943      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70294      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8456544                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          64304     58.28%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21462     19.45%     77.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24575     22.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12020351     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200688      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1544263     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848155      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14615051                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704624                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             110341                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007550                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37820282                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23775007                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14240185                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725392                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45680                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665626                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          236                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232725                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825267                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         230755                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13904                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054911                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83965                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897988                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014695                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1900                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          236                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239397                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14371542                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466273                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243508                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2300918                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019382                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834645                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.676222                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14250981                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14240185                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9203552                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24897497                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.660902                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369658                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816421                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206224                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7631277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603820                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117104                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3041660     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049526     26.86%     66.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850582     11.15%     77.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429973      5.63%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450075      5.90%     89.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226179      2.96%     92.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154762      2.03%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89345      1.17%     95.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339175      4.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7631277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339175                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25347558                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36937033                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 117224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857377                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857377                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166348                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166348                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64960194                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19487320                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18743813                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8573768                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3232250                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2632984                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214540                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1359323                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1260321                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          346397                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9602                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3334148                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17661413                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3232250                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1606718                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3702425                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1154035                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        486175                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1636520                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        93230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8459127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.586175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.372207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4756702     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          257769      3.05%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270090      3.19%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          425086      5.03%     67.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          202014      2.39%     69.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          286150      3.38%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          192417      2.27%     75.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140927      1.67%     77.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1927972     22.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8459127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376993                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.059936                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3510862                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       440348                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3542966                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        29746                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        935204                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       548690                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1173                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21102822                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4344                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        935204                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3687534                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103595                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       107993                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3394316                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       230477                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20346844                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        133737                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67478                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28481656                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     94873117                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     94873117                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17386615                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11095036                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3498                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1785                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           600411                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1893460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       979512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10378                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       349185                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19067329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3512                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15152354                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27317                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6562954                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20253398                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8459127                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791243                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.929387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2918559     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1833490     21.67%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1211371     14.32%     70.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808782      9.56%     80.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       738592      8.73%     88.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414237      4.90%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       372785      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        82975      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78336      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8459127                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         114241     77.97%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16123     11.00%     88.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16154     11.03%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12645347     83.45%     83.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201495      1.33%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1711      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1504847      9.93%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       798954      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15152354                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.767292                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             146518                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009670                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38937670                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25633918                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14719067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15298872                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21251                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       755322                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       258951                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        935204                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62474                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12813                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19070844                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1893460                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       979512                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1776                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10378                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129607                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249795                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14878356                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1403872                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       273998                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2174907                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2114537                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            771035                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.735335                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14730428                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14719067                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9659807                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27465879                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716756                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351702                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10132146                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12475481                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6595344                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3485                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216424                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7523922                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.658109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.173923                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2867287     38.11%     38.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2135253     28.38%     66.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       849544     11.29%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       426507      5.67%     83.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       392801      5.22%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       180586      2.40%     91.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194225      2.58%     93.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        99617      1.32%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       378102      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7523922                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10132146                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12475481                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1858698                       # Number of memory references committed
system.switch_cpus1.commit.loads              1138138                       # Number of loads committed
system.switch_cpus1.commit.membars               1736                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1801350                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11238686                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257258                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       378102                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26216476                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39077927                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 114641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10132146                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12475481                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10132146                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846195                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846195                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181761                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181761                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66808928                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20408940                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19426949                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3472                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                 8573768                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3182742                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2592352                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215279                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1302834                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1241655                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          336750                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9582                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3338551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17361717                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3182742                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1578405                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3852212                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1107250                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        459250                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1635728                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8540037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.515638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4687825     54.89%     54.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          399355      4.68%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          398551      4.67%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          494869      5.79%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          154103      1.80%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          193942      2.27%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          162686      1.90%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149308      1.75%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1899398     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8540037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371219                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.024981                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3500971                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       431866                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3683238                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34248                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        889707                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       539301                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          309                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20708278                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1830                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        889707                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3658973                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51033                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       198045                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3557336                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       184936                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19998239                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        114851                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        49813                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28068533                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93189835                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93189835                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17447224                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10621257                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3739                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2003                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           505630                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1856468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       961609                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8847                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       293217                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18806100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15149505                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31818                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6264865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18922761                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          211                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8540037                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773939                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910132                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3019926     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1779920     20.84%     56.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1186169     13.89%     70.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       828458      9.70%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       823119      9.64%     89.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       396448      4.64%     94.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       375079      4.39%     98.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        60661      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70257      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8540037                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          96007     75.80%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16052     12.67%     88.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14604     11.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12660392     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189580      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1499600      9.90%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       798203      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15149505                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.766960                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             126663                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008361                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38997526                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25074835                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14726405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15276168                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18759                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       717635                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238642                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        889707                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          28028                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4488                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18809853                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1856468                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       961609                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1987                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121699                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       251796                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14888239                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1400836                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       261264                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2171998                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2126655                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            771162                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.736487                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14743864                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14726405                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9562734                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26986313                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.717612                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354355                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10148747                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12510381                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6299496                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216866                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7650330                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.635273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163737                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2999290     39.20%     39.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2095466     27.39%     66.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       852628     11.14%     77.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       462349      6.04%     83.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       406771      5.32%     89.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       165012      2.16%     91.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       185352      2.42%     93.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109340      1.43%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       374122      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7650330                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10148747                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12510381                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1861796                       # Number of memory references committed
system.switch_cpus2.commit.loads              1138829                       # Number of loads committed
system.switch_cpus2.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1815533                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11261753                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258555                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       374122                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26085903                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38510294                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2045                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  33731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10148747                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12510381                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10148747                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844810                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844810                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.183697                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.183697                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66830440                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20465178                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19123761                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8573768                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3126046                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2544140                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209838                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1272621                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1209316                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330143                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9312                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3118989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17265193                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3126046                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1539459                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3798732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1126843                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        615833                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1527725                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8446689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.528451                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.310355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4647957     55.03%     55.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          333151      3.94%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          268603      3.18%     62.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          653226      7.73%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          173059      2.05%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          236178      2.80%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163739      1.94%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94760      1.12%     77.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1876016     22.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8446689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.364606                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.013723                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3255463                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       601976                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3653110                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23320                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        912818                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532704                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20677789                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1643                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        912818                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3494765                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         109221                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       147614                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3432259                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       350007                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19941877                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          272                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        140142                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113738                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27891931                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93097212                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93097212                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17121875                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10770047                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4168                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2494                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           980574                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1871083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19079                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       332696                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18834347                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4170                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14943920                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30942                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6476581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19939322                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8446689                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.769204                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895804                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2932386     34.72%     34.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1814912     21.49%     56.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1180871     13.98%     70.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       879061     10.41%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       762284      9.02%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396220      4.69%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       340331      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67131      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73493      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8446689                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88242     69.70%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19201     15.17%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19153     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12421072     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208650      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1669      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1492907      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819622      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14943920                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742982                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126598                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008472                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38492069                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25315292                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14562159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15070518                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57474                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       736851                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          386                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245489                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        912818                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60047                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8178                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18838519                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1871083                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972738                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2471                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          197                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126941                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119869                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246810                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14708262                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1399423                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235658                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2198326                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2073008                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            798903                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.715496                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14572085                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14562159                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9467787                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26891998                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.698455                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352067                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10033638                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12332508                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6506195                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213272                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7533871                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636942                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147471                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2905800     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2095020     27.81%     66.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845297     11.22%     77.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       487697      6.47%     84.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387651      5.15%     89.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162790      2.16%     91.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       191573      2.54%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94533      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       363510      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7533871                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10033638                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12332508                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1861481                       # Number of memory references committed
system.switch_cpus3.commit.loads              1134232                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1769043                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11115424                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251453                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       363510                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26008895                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38590865                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 127079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10033638                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12332508                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10033638                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.854502                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.854502                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.170272                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.170272                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66173626                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20111341                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19072176                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3402                       # number of misc regfile writes
system.l2.replacements                           5398                       # number of replacements
system.l2.tagsinuse                      16378.226784                       # Cycle average of tags in use
system.l2.total_refs                          1441252                       # Total number of references to valid blocks.
system.l2.sampled_refs                          21774                       # Sample count of references to valid blocks.
system.l2.avg_refs                          66.191421                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           198.887656                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     40.398046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1047.510998                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.882538                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    522.962058                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     39.471568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    410.583577                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     38.894885                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    680.703075                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4862.550459                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2776.256414                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2094.983237                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3628.142270                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.012139                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002466                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.063935                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.031919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002409                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.025060                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002374                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.041547                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.296787                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.169449                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.127868                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.221444                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999648                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8274                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3458                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3164                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4225                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19127                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6201                       # number of Writeback hits
system.l2.Writeback_hits::total                  6201                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           41                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   193                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8322                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3510                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3205                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4277                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19320                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8322                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3510                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3205                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4277                       # number of overall hits
system.l2.overall_hits::total                   19320                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2085                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1035                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          794                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1312                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5396                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2085                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1035                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          794                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1313                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5397                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2085                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1035                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          794                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1313                       # number of overall misses
system.l2.overall_misses::total                  5397                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2120944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    100930576                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1905917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     48662625                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1775479                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     36847611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2017828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     59804290                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       254065270                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        63095                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         63095                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2120944                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    100930576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1905917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     48662625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1775479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     36847611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2017828                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     59867385                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        254128365                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2120944                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    100930576                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1905917                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     48662625                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1775479                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     36847611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2017828                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     59867385                       # number of overall miss cycles
system.l2.overall_miss_latency::total       254128365                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10359                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5537                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24523                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6201                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6201                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               194                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10407                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4545                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24717                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10407                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4545                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24717                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.201274                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.230358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.200606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.236951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.220038                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005155                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.200346                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.227723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.198550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.234884                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218352                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.200346                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.227723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.198550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.234884                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218352                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48203.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48407.950120                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45378.976190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47017.028986                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42273.309524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46407.570529                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 48043.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45582.538110                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47084.001112                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        63095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        63095                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48203.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48407.950120                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45378.976190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47017.028986                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42273.309524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46407.570529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 48043.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45595.875857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47086.967760                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48203.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48407.950120                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45378.976190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47017.028986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42273.309524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46407.570529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 48043.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45595.875857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47086.967760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2486                       # number of writebacks
system.l2.writebacks::total                      2486                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2085                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          794                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1312                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5396                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2085                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2085                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5397                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1871069                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     89008247                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1667072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     42685538                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1536551                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     32264418                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1775430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     52178571                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    222986896                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        57765                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        57765                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1871069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     89008247                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1667072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     42685538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1536551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     32264418                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1775430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     52236336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    223044661                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1871069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     89008247                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1667072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     42685538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1536551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     32264418                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1775430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     52236336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    223044661                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.201274                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.230358                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.200606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.236951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.220038                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.200346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.227723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.198550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.234884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.200346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.227723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.198550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.234884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218352                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42524.295455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42689.806715                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39692.190476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41242.065700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36584.547619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40635.287154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 42272.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39770.252287                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41324.480356                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        57765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        57765                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42524.295455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42689.806715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39692.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 41242.065700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36584.547619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40635.287154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 42272.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39783.957350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41327.526589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42524.295455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42689.806715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39692.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 41242.065700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36584.547619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40635.287154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 42272.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39783.957350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41327.526589                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.818931                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643312                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709288.928328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.337276                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.481655                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066246                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861349                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927594                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634618                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634618                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634618                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634618                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634618                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634618                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3408508                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3408508                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3408508                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3408508                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3408508                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3408508                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634677                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634677                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634677                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634677                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634677                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57771.322034                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57771.322034                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57771.322034                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57771.322034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57771.322034                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57771.322034                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2615105                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2615105                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2615105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2615105                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2615105                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2615105                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58113.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58113.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58113.444444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58113.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58113.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58113.444444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10407                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374894                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10663                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16353.267748                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.232702                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.767298                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899346                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100654                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1130135                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1130135                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1739                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1739                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1908626                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1908626                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1908626                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1908626                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36882                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36882                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37036                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37036                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37036                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37036                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1135540306                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1135540306                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4527762                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4527762                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1140068068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1140068068                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1140068068                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1140068068                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945662                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945662                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945662                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945662                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031604                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031604                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019035                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019035                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019035                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019035                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30788.468792                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30788.468792                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29401.051948                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29401.051948                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30782.699752                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30782.699752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30782.699752                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30782.699752                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1845                       # number of writebacks
system.cpu0.dcache.writebacks::total             1845                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26523                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26523                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26629                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26629                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10359                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10407                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    189830860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    189830860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       976395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       976395                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    190807255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    190807255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    190807255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    190807255                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008876                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005349                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005349                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005349                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005349                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18325.210928                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18325.210928                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20341.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20341.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18334.510906                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18334.510906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18334.510906                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18334.510906                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.735580                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004685030                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1981627.278107                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.735580                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063679                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804063                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1636467                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1636467                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1636467                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1636467                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1636467                       # number of overall hits
system.cpu1.icache.overall_hits::total        1636467                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2995999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2995999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2995999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2995999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2995999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1636520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1636520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1636520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1636520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1636520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1636520                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56528.283019                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56528.283019                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56528.283019                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56528.283019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56528.283019                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56528.283019                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2551793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2551793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2551793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2551793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2551793                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2551793                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56706.511111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56706.511111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56706.511111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56706.511111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56706.511111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56706.511111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4545                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153826222                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4801                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32040.454489                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.831837                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.168163                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882156                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117844                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1099449                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1099449                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716905                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716905                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1736                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1736                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1816354                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1816354                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1816354                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1816354                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11392                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11392                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11558                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11558                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11558                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11558                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    384757051                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    384757051                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6117089                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6117089                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    390874140                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    390874140                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    390874140                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    390874140                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1110841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1110841                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       717071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717071                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1736                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1827912                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1827912                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1827912                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1827912                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010255                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010255                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000231                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006323                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006323                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006323                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006323                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33774.319786                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33774.319786                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 36849.933735                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36849.933735                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33818.492819                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33818.492819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33818.492819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33818.492819                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          990                       # number of writebacks
system.cpu1.dcache.writebacks::total              990                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6899                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7013                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7013                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4493                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4493                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4545                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4545                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4545                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     84005580                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     84005580                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1387377                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1387377                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     85392957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     85392957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     85392957                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     85392957                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002486                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002486                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002486                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002486                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18696.990875                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18696.990875                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26680.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26680.326923                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18788.329373                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18788.329373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18788.329373                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18788.329373                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               509.154151                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007968424                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1972540.947162                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    41.154151                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065952                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.815952                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1635676                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1635676                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1635676                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1635676                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1635676                       # number of overall hits
system.cpu2.icache.overall_hits::total        1635676                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           52                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           52                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           52                       # number of overall misses
system.cpu2.icache.overall_misses::total           52                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2660835                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2660835                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2660835                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2660835                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2660835                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2660835                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1635728                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1635728                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1635728                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1635728                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1635728                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1635728                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51169.903846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51169.903846                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51169.903846                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51169.903846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51169.903846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51169.903846                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2170080                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2170080                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2170080                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2170080                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2170080                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2170080                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50466.976744                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50466.976744                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50466.976744                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50466.976744                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50466.976744                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50466.976744                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3999                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148894517                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4255                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              34992.835958                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.494726                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.505274                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.873026                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.126974                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097942                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097942                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       719143                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        719143                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1927                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1927                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1766                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1817085                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1817085                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1817085                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1817085                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7846                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          174                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          174                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8020                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8020                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8020                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8020                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    224978473                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    224978473                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6508642                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6508642                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    231487115                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    231487115                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    231487115                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    231487115                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1105788                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1105788                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       719317                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       719317                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825105                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825105                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825105                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825105                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007095                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007095                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000242                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004394                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004394                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004394                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004394                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28674.289192                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28674.289192                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 37405.988506                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37405.988506                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28863.730050                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28863.730050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28863.730050                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28863.730050                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu2.dcache.writebacks::total              970                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3888                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3888                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4021                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4021                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4021                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3958                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3958                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3999                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3999                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3999                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     72418096                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     72418096                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1149240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1149240                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     73567336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     73567336                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     73567336                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     73567336                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002191                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002191                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18296.638706                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18296.638706                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28030.243902                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28030.243902                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18396.433108                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18396.433108                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18396.433108                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18396.433108                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.845520                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004744339                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1943412.647969                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.845520                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063855                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.823470                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1527675                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1527675                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1527675                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1527675                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1527675                       # number of overall hits
system.cpu3.icache.overall_hits::total        1527675                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2690267                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2690267                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2690267                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2690267                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2690267                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2690267                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1527725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1527725                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1527725                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1527725                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1527725                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1527725                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53805.340000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53805.340000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53805.340000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53805.340000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53805.340000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53805.340000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2267916                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2267916                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2267916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2267916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2267916                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2267916                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52742.232558                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52742.232558                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52742.232558                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52742.232558                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52742.232558                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52742.232558                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5590                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158202818                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5846                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27061.720493                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.066129                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.933871                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883071                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116929                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1062410                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1062410                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       723208                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        723208                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1898                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1898                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1701                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1785618                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1785618                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1785618                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1785618                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13999                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13999                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          463                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          463                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14462                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14462                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14462                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14462                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    493168984                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    493168984                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     22419630                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     22419630                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    515588614                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    515588614                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    515588614                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    515588614                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723671                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723671                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1898                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1800080                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1800080                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1800080                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1800080                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013005                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000640                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000640                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008034                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008034                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008034                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008034                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35228.872348                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35228.872348                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 48422.526998                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 48422.526998                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35651.266353                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35651.266353                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35651.266353                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35651.266353                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2396                       # number of writebacks
system.cpu3.dcache.writebacks::total             2396                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8462                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8462                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          410                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          410                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8872                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8872                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8872                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8872                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5537                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5590                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5590                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5590                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5590                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    104363117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    104363117                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1318204                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1318204                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    105681321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    105681321                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    105681321                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    105681321                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003105                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003105                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003105                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003105                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18848.314430                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18848.314430                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24871.773585                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24871.773585                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 18905.424150                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18905.424150                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18905.424150                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18905.424150                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
