<?xml version="1.0" encoding="UTF-8"?>
<!--   Ordt 180327.01 autogenerated file 
       Input: ./rdl_intr_01/test.rdl
       Parms: ./rdl_intr_01/test.parms
       Date: Tue Mar 27 14:56:10 EDT 2018
 -->

<map version="180327.01">
  <id>foo</id>
  <baseaddr>0x0</baseaddr>
  <shorttext>foo registers</shorttext>
  <regset>
    <id>bar</id>
    <shorttext>bar registers</shorttext>
    <baseaddr>0x0</baseaddr>
    <reg>
      <id>a_reg</id>
      <parentpath>bar</parentpath>
      <shorttext>a_reg register</shorttext>
      <baseaddr>0x0</baseaddr>
      <width>32</width>
      <reps>2</reps>
      <stride>0x4</stride>
      <field>
        <id>fld1</id>
        <shorttext>fld1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>rw</hwaccess>
          <we></we>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <hwmod></hwmod>
      </field>
      <field>
        <id>fld2</id>
        <shorttext>fld2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <lowidx>15</lowidx>
        <width>1</width>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>intr_reg1</id>
      <parentpath>bar</parentpath>
      <shorttext>intr_reg1 register</shorttext>
      <baseaddr>0x100</baseaddr>
      <width>32</width>
      <field>
        <id>int1</id>
        <shorttext>interrupt 1</shorttext>
        <access>W1C</access>
        <hwinfo>
          <hwaccess>na</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <intr>
          <type>LEVEL</type>
          <stickytype>STICKYBIT</stickytype>
        </intr>
      </field>
      <field>
        <id>int2</id>
        <shorttext>interrupt 2</shorttext>
        <access>W1C</access>
        <hwinfo>
          <hwaccess>na</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <intr>
          <type>LEVEL</type>
          <stickytype>STICKYBIT</stickytype>
        </intr>
      </field>
      <access>W1C</access>
    </reg>
    <reg>
      <id>log_reg1</id>
      <parentpath>bar</parentpath>
      <shorttext>log_reg1 register</shorttext>
      <baseaddr>0x104</baseaddr>
      <width>32</width>
      <field>
        <id>err_log</id>
        <shorttext>error log field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
          <wel></wel>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <hwmod></hwmod>
        <longtext><![CDATA[this field will capture the incoming value of the hw write bus while intr_reg1.int1 is inactive]]></longtext>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>log_reg2</id>
      <parentpath>bar</parentpath>
      <shorttext>log_reg2 register</shorttext>
      <baseaddr>0x108</baseaddr>
      <width>32</width>
      <field>
        <id>err_log</id>
        <shorttext>error log field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
          <we></we>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <hwmod></hwmod>
        <longtext><![CDATA[this field will capture the incoming value of the hw write bus once when intr_reg1.int1 fires]]></longtext>
      </field>
      <access>RW</access>
    </reg>
    <reg>
      <id>log_reg3</id>
      <parentpath>bar</parentpath>
      <shorttext>log_reg3 register</shorttext>
      <baseaddr>0x10c</baseaddr>
      <width>32</width>
      <field>
        <id>err_log</id>
        <shorttext>error log field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>w</hwaccess>
          <wel></wel>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>10</width>
        <hwmod></hwmod>
        <longtext><![CDATA[this field will capture the incoming value of the hw write bus while all interrupts in intr_reg1 are inactive]]></longtext>
      </field>
      <access>RW</access>
    </reg>
    <regset>
      <id>sub</id>
      <parentpath>bar</parentpath>
      <shorttext>sub registers</shorttext>
      <baseaddr>0x200</baseaddr>
      <reg>
        <id>intr_reg2</id>
        <parentpath>bar.sub</parentpath>
        <shorttext>intr_reg2 register</shorttext>
        <baseaddr>0x200</baseaddr>
        <width>32</width>
        <field>
          <id>int1</id>
          <shorttext>interrupt 1</shorttext>
          <access>W1C</access>
          <hwinfo>
            <hwaccess>na</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>0</lowidx>
          <width>1</width>
          <hwmod></hwmod>
          <intr>
            <type>LEVEL</type>
            <stickytype>STICKYBIT</stickytype>
            <enable>intr_reg1.int1</enable>
          </intr>
        </field>
        <field>
          <id>int2</id>
          <shorttext>interrupt 2</shorttext>
          <access>W1C</access>
          <hwinfo>
            <hwaccess>na</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>1</lowidx>
          <width>1</width>
          <hwmod></hwmod>
          <intr>
            <type>LEVEL</type>
            <stickytype>STICKYBIT</stickytype>
            <maskintrbits></maskintrbits>
            <enable>intr_reg1.int2</enable>
          </intr>
        </field>
        <access>W1C</access>
      </reg>
      <reg>
        <id>intr_reg3</id>
        <parentpath>bar.sub</parentpath>
        <shorttext>intr_reg3 register</shorttext>
        <baseaddr>0x300</baseaddr>
        <width>32</width>
        <field>
          <id>int1</id>
          <shorttext>interrupt 1</shorttext>
          <access>W1C</access>
          <hwinfo>
            <hwaccess>na</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>0</lowidx>
          <width>1</width>
          <hwmod></hwmod>
          <intr>
            <type>LEVEL</type>
            <stickytype>STICKYBIT</stickytype>
            <enable>sub.intr_reg2.int1</enable>
          </intr>
        </field>
        <field>
          <id>int2</id>
          <shorttext>interrupt 2</shorttext>
          <access>W1C</access>
          <hwinfo>
            <hwaccess>na</hwaccess>
          </hwinfo>
          <reset>0</reset>
          <lowidx>1</lowidx>
          <width>1</width>
          <hwmod></hwmod>
          <intr>
            <type>LEVEL</type>
            <stickytype>STICKYBIT</stickytype>
            <maskintrbits></maskintrbits>
            <enable>sub.intr_reg2.int2</enable>
          </intr>
        </field>
        <access>W1C</access>
      </reg>
      <highaddr>0x303</highaddr>
    </regset>
    <reg>
      <id>rst_reg</id>
      <parentpath>bar</parentpath>
      <shorttext>rst_reg register</shorttext>
      <baseaddr>0x304</baseaddr>
      <width>32</width>
      <field>
        <id>fld1</id>
        <shorttext>fld1 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>1</reset>
        <lowidx>4</lowidx>
        <width>4</width>
      </field>
      <field>
        <id>fld2</id>
        <shorttext>fld2 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>2</reset>
        <lowidx>0</lowidx>
        <width>4</width>
      </field>
      <field>
        <id>fld3</id>
        <shorttext>fld3 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>3</reset>
        <lowidx>8</lowidx>
        <width>3</width>
      </field>
      <field>
        <id>fld4</id>
        <shorttext>fld4 field</shorttext>
        <access>RW</access>
        <hwinfo>
          <hwaccess>r</hwaccess>
        </hwinfo>
        <reset>4</reset>
        <lowidx>11</lowidx>
        <width>3</width>
      </field>
      <access>RW</access>
    </reg>
    <highaddr>0x307</highaddr>
  </regset>
  <regset>
    <id>intr_cascade</id>
    <shorttext>intr_cascade registers</shorttext>
    <baseaddr>0x1000</baseaddr>
    <reg>
      <id>merge</id>
      <parentpath>intr_cascade</parentpath>
      <shorttext>merge register</shorttext>
      <baseaddr>0x1000</baseaddr>
      <width>32</width>
      <field>
        <id>fld1</id>
        <shorttext>fld1 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>na</hwaccess>
          <nextassign>bar.intr_reg1(intr)</nextassign>
        </hwinfo>
        <reset>0</reset>
        <lowidx>0</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <intr>
          <type>LEVEL</type>
          <stickytype>STICKYBIT</stickytype>
          <input>bar.intr_reg1</input>
        </intr>
      </field>
      <field>
        <id>fld2</id>
        <shorttext>fld2 field</shorttext>
        <access>RO</access>
        <hwinfo>
          <hwaccess>na</hwaccess>
        </hwinfo>
        <reset>0</reset>
        <lowidx>1</lowidx>
        <width>1</width>
        <hwmod></hwmod>
        <intr>
          <type>LEVEL</type>
          <stickytype>STICKYBIT</stickytype>
        </intr>
      </field>
      <access>RO</access>
    </reg>
    <highaddr>0x1003</highaddr>
  </regset>
</map>
