$date
	Sun Aug 09 10:24:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y4 $end
$var wire 1 " Y3 $end
$var wire 1 # Y2 $end
$var wire 1 $ Y1 $end
$var reg 1 % P1 $end
$var reg 1 & P2 $end
$var reg 1 ' P3 $end
$var reg 1 ( P4 $end
$scope module G1 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 $ Y $end
$upscope $end
$scope module G2 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 # Y $end
$upscope $end
$scope module G3 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 " Y $end
$upscope $end
$scope module G4 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
1$
1#
1"
1!
$end
#1
0#
0!
1(
#2
0$
0"
1!
0(
1'
#3
1#
1(
#4
0#
1$
1"
0(
0'
1&
#5
1#
1(
#6
0$
0"
0(
1'
#7
0#
0!
1(
#8
1$
1"
1!
0(
0'
0&
1%
#9
1#
1(
#10
0(
1'
#11
0#
1(
#12
1#
0$
0"
0(
0'
1&
#13
0#
1(
#14
1$
1"
0(
1'
#15
1#
0!
1(
#16
