# do {/home/pnb/Documents/Lattice_prj/pi_sdr_hat/sims/sims.mdo}
# Loading project sims
# vsim -L work -L pmi_work -L ovi_machxo2 tb 
# Start time: 01:10:19 on Oct 01,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023 Linux 6.1.0-25-amd64
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb
# Loading ovi_machxo2.GSR
# Loading ovi_machxo2.PUR
# Loading work.top
# Loading work.nco
# Loading ovi_machxo2.INV
# Loading ovi_machxo2.XOR2
# Loading ovi_machxo2.ROM16X1A
# Loading ovi_machxo2.AND2
# Loading ovi_machxo2.MUX21
# Loading ovi_machxo2.FD1P3DX
# Loading ovi_machxo2.FADD2B
# Loading ovi_machxo2.ROM64X1A
# Loading ovi_machxo2.VHI
# Loading ovi_machxo2.VLO
# Loading work.multi
# Loading ovi_machxo2.ND2
# Loading ovi_machxo2.MULT2
# Loading work.CIC
# Loading work.FM_demodule
# Loading work.multi_12bit
# Loading work.AM_demodule
# Loading work.pwm_audio
# Loading work.pll
# Loading ovi_machxo2.EHXPLLJ
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst'.  Expected 6, found 5.
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/tb.v Line: 34
# ** Warning: (vsim-3722) /home/pnb/Documents/Lattice_prj/pi_sdr_hat/tb.v(34): [TFMPC] - Missing connection for port 'lo'.
# Loading ovi_machxo2.UDFDL5E_UDP_X
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ClkEn'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/I_x_Q File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Aclr'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/I_x_Q File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ClkEn'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/Q_x_I File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Aclr'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/Q_x_I File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 29
# .main_pane.wave.interior.cs.body.pw.wf
# ** Warning: (vsim-PLI-3409) Illegal binary digit ';' in data on line 100000 of file "/home/pnb/sinewave.txt".    : /home/pnb/Documents/Lattice_prj/pi_sdr_hat/tb.v(22)
#    Time: 0 fs  Iteration: 0  Instance: /tb
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'inst'.  Expected 6, found 5.
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/tb.v Line: 34
# ** Warning: (vsim-3722) /home/pnb/Documents/Lattice_prj/pi_sdr_hat/tb.v(34): [TFMPC] - Missing connection for port 'lo'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ClkEn'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/I_x_Q File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Aclr'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/I_x_Q File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'ClkEn'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/Q_x_I File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 29
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Aclr'. The port definition is at: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/multi_12bit.v(8).
#    Time: 0 fs  Iteration: 0  Instance: /tb/inst/FM_inst/Q_x_I File: /home/pnb/Documents/Lattice_prj/pi_sdr_hat/IQ.v Line: 29
add wave -position end sim:/tb/inst/*
run 1000us
# ** Warning: (vsim-PLI-3409) Illegal binary digit ';' in data on line 100000 of file "/home/pnb/sinewave.txt".    : /home/pnb/Documents/Lattice_prj/pi_sdr_hat/tb.v(22)
#    Time: 0 fs  Iteration: 0  Instance: /tb
add list \
sim:/tb/inst/Dmod_out 
write list -window .main_pane.list.interior.cs.body /home/pnb/list.lst
add list \
sim:/tb/inst/cic_out_data_I 
write list -window .main_pane.list.interior.cs.body /home/pnb/list.lst
add list \
sim:/tb/inst/cic_out_data_Q 
write list -window .main_pane.list.interior.cs.body /home/pnb/list.lst
# End time: 02:17:11 on Oct 01,2024, Elapsed time: 1:06:52
# Errors: 0, Warnings: 8
