INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/spouget/3mm/_x/reports/link
	Log files: /scratch/spouget/3mm/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/spouget/3mm/src/bin/workload-hw.xclbin.link_summary, at Fri Dec 13 03:00:31 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/spouget/3mm/_x/reports/link/v++_link_workload-hw_guidance.html', at Fri Dec 13 03:00:31 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [03:00:34] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/spouget/3mm/src/bin/workload-kernel_nlp-hw.xo -keep --config /scratch/spouget/3mm/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /scratch/spouget/3mm/_x/link/int --temp_dir /scratch/spouget/3mm/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/spouget/3mm/src/bin/workload-kernel_nlp-hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/spouget/3mm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [03:00:36] build_xd_ip_db started: /mnt/software/xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/spouget/3mm/_x/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/spouget/3mm/_x/link/sys_link/iprepo/xilinx_com_hls_kernel_nlp_1_0,kernel_nlp -o /scratch/spouget/3mm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [03:00:41] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 450.004 ; gain = 0.000 ; free physical = 698327 ; free virtual = 992609
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/spouget/3mm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [03:00:41] cfgen started: /mnt/software/xilinx/Vitis/2023.2/bin/cfgen  -sp kernel_nlp_1.E:HBM[0] -sp kernel_nlp_1.A:HBM[3] -sp kernel_nlp_1.B:HBM[7] -sp kernel_nlp_1.F:HBM[11] -sp kernel_nlp_1.C:HBM[15] -sp kernel_nlp_1.D:HBM[17] -sp kernel_nlp_1.G:HBM[19] -dpa_mem_offload false -dmclkid 0 -r /scratch/spouget/3mm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/spouget/3mm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_nlp, num: 1  {kernel_nlp_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: E, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: A, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: B, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: F, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: C, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: D, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: G, sptag: HBM[19]
INFO: [SYSTEM_LINK 82-37] [03:00:49] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 450.004 ; gain = 0.000 ; free physical = 698928 ; free virtual = 992672
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [03:00:49] cf2bd started: /mnt/software/xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/spouget/3mm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/spouget/3mm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/spouget/3mm/_x/link/sys_link/_sysl/.xsd --temp_dir /scratch/spouget/3mm/_x/link/sys_link --output_dir /scratch/spouget/3mm/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/spouget/3mm/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/spouget/3mm/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /scratch/spouget/3mm/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [03:00:52] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 450.004 ; gain = 0.000 ; free physical = 699084 ; free virtual = 992697
INFO: [v++ 60-1441] [03:00:52] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 699171 ; free virtual = 992784
INFO: [v++ 60-1443] [03:00:52] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/spouget/3mm/_x/link/int/sdsl.dat -rtd /scratch/spouget/3mm/_x/link/int/cf2sw.rtd -nofilter /scratch/spouget/3mm/_x/link/int/cf2sw_full.rtd -xclbin /scratch/spouget/3mm/_x/link/int/xclbin_orig.xml -o /scratch/spouget/3mm/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link
INFO: [v++ 60-1441] [03:00:57] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 699096 ; free virtual = 992711
INFO: [v++ 60-1443] [03:00:57] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link
INFO: [v++ 60-1441] [03:00:57] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.29 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 699077 ; free virtual = 992691
INFO: [v++ 60-1443] [03:00:57] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --kernel_frequency 220 --remote_ip_cache /scratch/spouget/3mm/.ipcache --output_dir /scratch/spouget/3mm/_x/link/int --log_dir /scratch/spouget/3mm/_x/logs/link --report_dir /scratch/spouget/3mm/_x/reports/link --config /scratch/spouget/3mm/_x/link/int/vplConfig.ini -k /scratch/spouget/3mm/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/spouget/3mm/_x/link --no-info --iprepo /scratch/spouget/3mm/_x/link/int/xo/ip_repo/xilinx_com_hls_kernel_nlp_1_0 --messageDb /scratch/spouget/3mm/_x/link/run_link/vpl.pb /scratch/spouget/3mm/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link

****** vpl v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/spouget/3mm/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/spouget/3mm/_x/link/vivado/vpl/.local/hw_platform
[03:01:11] Run vpl: Step create_project: Started
Creating Vivado project.
[03:01:17] Run vpl: Step create_project: Completed
[03:01:17] Run vpl: Step create_bd: Started
[03:01:44] Run vpl: Step create_bd: Completed
[03:01:44] Run vpl: Step update_bd: Started
[03:01:44] Run vpl: Step update_bd: Completed
[03:01:44] Run vpl: Step generate_target: Started
[03:03:00] Run vpl: Step generate_target: RUNNING...
[03:03:13] Run vpl: Step generate_target: Completed
[03:03:13] Run vpl: Step config_hw_runs: Started
[03:04:12] Run vpl: Step config_hw_runs: Completed
[03:04:12] Run vpl: Step synth: Started
[03:04:42] Block-level synthesis in progress, 0 of 153 jobs complete, 8 jobs running.
[03:05:13] Block-level synthesis in progress, 0 of 153 jobs complete, 8 jobs running.
[03:05:43] Block-level synthesis in progress, 1 of 153 jobs complete, 7 jobs running.
[03:06:13] Block-level synthesis in progress, 3 of 153 jobs complete, 6 jobs running.
[03:06:44] Block-level synthesis in progress, 10 of 153 jobs complete, 2 jobs running.
[03:07:14] Block-level synthesis in progress, 11 of 153 jobs complete, 7 jobs running.
[03:07:44] Block-level synthesis in progress, 11 of 153 jobs complete, 7 jobs running.
[03:08:14] Block-level synthesis in progress, 11 of 153 jobs complete, 8 jobs running.
[03:08:44] Block-level synthesis in progress, 15 of 153 jobs complete, 4 jobs running.
[03:09:15] Block-level synthesis in progress, 17 of 153 jobs complete, 7 jobs running.
[03:09:45] Block-level synthesis in progress, 18 of 153 jobs complete, 7 jobs running.
[03:10:15] Block-level synthesis in progress, 19 of 153 jobs complete, 7 jobs running.
[03:10:46] Block-level synthesis in progress, 22 of 153 jobs complete, 5 jobs running.
[03:11:16] Block-level synthesis in progress, 24 of 153 jobs complete, 6 jobs running.
[03:11:46] Block-level synthesis in progress, 25 of 153 jobs complete, 7 jobs running.
[03:12:16] Block-level synthesis in progress, 25 of 153 jobs complete, 8 jobs running.
[03:12:47] Block-level synthesis in progress, 27 of 153 jobs complete, 6 jobs running.
[03:13:17] Block-level synthesis in progress, 31 of 153 jobs complete, 4 jobs running.
[03:13:47] Block-level synthesis in progress, 31 of 153 jobs complete, 8 jobs running.
[03:14:17] Block-level synthesis in progress, 31 of 153 jobs complete, 8 jobs running.
[03:14:48] Block-level synthesis in progress, 34 of 153 jobs complete, 5 jobs running.
[03:15:18] Block-level synthesis in progress, 36 of 153 jobs complete, 6 jobs running.
[03:15:48] Block-level synthesis in progress, 39 of 153 jobs complete, 5 jobs running.
[03:16:19] Block-level synthesis in progress, 42 of 153 jobs complete, 6 jobs running.
[03:16:49] Block-level synthesis in progress, 42 of 153 jobs complete, 8 jobs running.
[03:17:19] Block-level synthesis in progress, 42 of 153 jobs complete, 8 jobs running.
[03:17:50] Block-level synthesis in progress, 44 of 153 jobs complete, 6 jobs running.
[03:18:20] Block-level synthesis in progress, 47 of 153 jobs complete, 6 jobs running.
[03:18:50] Block-level synthesis in progress, 49 of 153 jobs complete, 6 jobs running.
[03:19:21] Block-level synthesis in progress, 52 of 153 jobs complete, 5 jobs running.
[03:19:51] Block-level synthesis in progress, 54 of 153 jobs complete, 6 jobs running.
[03:20:21] Block-level synthesis in progress, 58 of 153 jobs complete, 6 jobs running.
[03:20:52] Block-level synthesis in progress, 61 of 153 jobs complete, 5 jobs running.
[03:21:22] Block-level synthesis in progress, 63 of 153 jobs complete, 6 jobs running.
[03:21:53] Block-level synthesis in progress, 66 of 153 jobs complete, 5 jobs running.
[03:22:23] Block-level synthesis in progress, 67 of 153 jobs complete, 7 jobs running.
[03:22:54] Block-level synthesis in progress, 67 of 153 jobs complete, 8 jobs running.
[03:23:24] Block-level synthesis in progress, 70 of 153 jobs complete, 5 jobs running.
[03:23:55] Block-level synthesis in progress, 74 of 153 jobs complete, 4 jobs running.
[03:24:25] Block-level synthesis in progress, 75 of 153 jobs complete, 7 jobs running.
[03:24:56] Block-level synthesis in progress, 79 of 153 jobs complete, 4 jobs running.
[03:25:26] Block-level synthesis in progress, 80 of 153 jobs complete, 7 jobs running.
[03:25:57] Block-level synthesis in progress, 82 of 153 jobs complete, 6 jobs running.
[03:26:27] Block-level synthesis in progress, 87 of 153 jobs complete, 3 jobs running.
[03:26:58] Block-level synthesis in progress, 90 of 153 jobs complete, 5 jobs running.
[03:27:29] Block-level synthesis in progress, 96 of 153 jobs complete, 4 jobs running.
[03:27:59] Block-level synthesis in progress, 103 of 153 jobs complete, 1 job running.
[03:28:29] Block-level synthesis in progress, 110 of 153 jobs complete, 1 job running.
[03:29:00] Block-level synthesis in progress, 110 of 153 jobs complete, 8 jobs running.
[03:29:31] Block-level synthesis in progress, 110 of 153 jobs complete, 8 jobs running.
[03:30:02] Block-level synthesis in progress, 110 of 153 jobs complete, 8 jobs running.
[03:30:33] Block-level synthesis in progress, 113 of 153 jobs complete, 5 jobs running.
[03:31:03] Block-level synthesis in progress, 116 of 153 jobs complete, 7 jobs running.
[03:31:34] Block-level synthesis in progress, 116 of 153 jobs complete, 8 jobs running.
[03:32:04] Block-level synthesis in progress, 117 of 153 jobs complete, 7 jobs running.
[03:32:34] Block-level synthesis in progress, 119 of 153 jobs complete, 6 jobs running.
[03:33:05] Block-level synthesis in progress, 120 of 153 jobs complete, 8 jobs running.
[03:33:35] Block-level synthesis in progress, 124 of 153 jobs complete, 6 jobs running.
[03:34:06] Block-level synthesis in progress, 126 of 153 jobs complete, 6 jobs running.
[03:34:37] Block-level synthesis in progress, 130 of 153 jobs complete, 5 jobs running.
[03:35:07] Block-level synthesis in progress, 136 of 153 jobs complete, 4 jobs running.
[03:35:38] Block-level synthesis in progress, 139 of 153 jobs complete, 6 jobs running.
[03:36:08] Block-level synthesis in progress, 140 of 153 jobs complete, 7 jobs running.
[03:36:39] Block-level synthesis in progress, 143 of 153 jobs complete, 5 jobs running.
[03:37:09] Block-level synthesis in progress, 145 of 153 jobs complete, 4 jobs running.
[03:37:40] Block-level synthesis in progress, 148 of 153 jobs complete, 4 jobs running.
[03:38:10] Block-level synthesis in progress, 151 of 153 jobs complete, 2 jobs running.
[03:38:41] Block-level synthesis in progress, 152 of 153 jobs complete, 1 job running.
[03:39:11] Top-level synthesis in progress.
[03:39:41] Top-level synthesis in progress.
[03:40:20] Run vpl: Step synth: Completed
[03:40:20] Run vpl: Step impl: Started
[04:01:37] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 00m 38s 

[04:01:37] Starting logic optimization..
[04:02:07] Phase 1 Initialization
[04:02:07] Phase 1.1 Core Generation And Design Setup
[04:02:38] Phase 1.2 Setup Constraints And Sort Netlist
[04:02:38] Phase 2 Timer Update And Timing Data Collection
[04:02:38] Phase 2.1 Timer Update
[04:03:08] Phase 2.2 Timing Data Collection
[04:03:08] Phase 3 Retarget
[04:03:38] Phase 4 Constant propagation
[04:04:09] Phase 5 Sweep
[04:05:09] Phase 6 BUFG optimization
[04:05:40] Phase 7 Shift Register Optimization
[04:05:40] Phase 8 Post Processing Netlist
[04:06:10] Phase 9 Finalization
[04:06:10] Phase 9.1 Finalizing Design Cores and Updating Shapes
[04:06:10] Phase 9.2 Verifying Netlist Connectivity
[04:15:48] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 14m 12s 

[04:15:48] Starting logic placement..
[04:16:19] Phase 1 Placer Initialization
[04:16:19] Phase 1.1 Placer Initialization Netlist Sorting
[04:19:21] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[04:20:21] Phase 1.3 Build Placer Netlist Model
[04:23:24] Phase 1.4 Constrain Clocks/Macros
[04:23:54] Phase 2 Global Placement
[04:23:54] Phase 2.1 Floorplanning
[04:24:55] Phase 2.1.1 Partition Driven Placement
[04:24:55] Phase 2.1.1.1 PBP: Partition Driven Placement
[04:26:26] Phase 2.1.1.2 PBP: Clock Region Placement
[04:27:27] Phase 2.1.1.3 PBP: Discrete Incremental
[04:27:27] Phase 2.1.1.4 PBP: Compute Congestion
[04:27:58] Phase 2.1.1.5 PBP: Macro Placement
[04:27:58] Phase 2.1.1.6 PBP: UpdateTiming
[04:28:28] Phase 2.1.1.7 PBP: Add part constraints
[04:28:59] Phase 2.2 Physical Synthesis After Floorplan
[04:29:29] Phase 2.3 Update Timing before SLR Path Opt
[04:30:00] Phase 2.4 Post-Processing in Floorplanning
[04:30:00] Phase 2.5 Global Placement Core
[04:41:11] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[04:41:41] Phase 2.5.2 Physical Synthesis In Placer
[04:45:44] Phase 3 Detail Placement
[04:46:15] Phase 3.1 Commit Multi Column Macros
[04:46:15] Phase 3.2 Commit Most Macros & LUTRAMs
[04:49:17] Phase 3.3 Small Shape DP
[04:49:17] Phase 3.3.1 Small Shape Clustering
[04:49:48] Phase 3.3.2 Slice Area Swap
[04:49:48] Phase 3.3.2.1 Slice Area Swap Initial
[04:51:19] Phase 3.4 Place Remaining
[04:51:49] Phase 3.5 Re-assign LUT pins
[04:52:20] Phase 3.6 Pipeline Register Optimization
[04:52:20] Phase 3.7 Fast Optimization
[04:54:23] Phase 4 Post Placement Optimization and Clean-Up
[04:54:23] Phase 4.1 Post Commit Optimization
[04:57:26] Phase 4.1.1 Post Placement Optimization
[04:57:26] Phase 4.1.1.1 BUFG Insertion
[04:57:26] Phase 1 Physical Synthesis Initialization
[04:58:58] Phase 4.1.1.2 BUFG Replication
[04:58:58] Phase 4.1.1.3 Post Placement Timing Optimization
[05:03:31] Phase 4.1.1.4 Replication
[05:05:33] Phase 4.2 Post Placement Cleanup
[05:05:33] Phase 4.3 Placer Reporting
[05:05:33] Phase 4.3.1 Print Estimated Congestion
[05:05:33] Phase 4.4 Final Placement Cleanup
[05:17:45] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 01m 56s 

[05:17:45] Starting logic routing..
[05:18:46] Phase 1 Build RT Design
[05:21:20] Phase 2 Router Initialization
[05:21:20] Phase 2.1 Fix Topology Constraints
[05:21:20] Phase 2.2 Pre Route Cleanup
[05:21:51] Phase 2.3 Global Clock Net Routing
[05:22:21] Phase 2.4 Update Timing
[05:26:26] Phase 2.5 Update Timing for Bus Skew
[05:26:26] Phase 2.5.1 Update Timing
[05:27:59] Phase 3 Initial Routing
[05:27:59] Phase 3.1 Global Routing
[05:28:30] Phase 3.2 Initial Net Routing
[05:32:35] Phase 4 Rip-up And Reroute
[05:32:35] Phase 4.1 Global Iteration 0
[05:52:53] Phase 4.2 Global Iteration 1
[05:56:26] Phase 4.3 Global Iteration 2
[05:59:29] Phase 4.4 Global Iteration 3
[06:02:32] Phase 4.5 Global Iteration 4
[06:06:04] Phase 4.6 Global Iteration 5
[06:10:08] Phase 4.7 Global Iteration 6
[06:13:41] Phase 4.8 Global Iteration 7
[06:15:43] Phase 5 Delay and Skew Optimization
[06:15:43] Phase 5.1 Delay CleanUp
[06:15:43] Phase 5.1.1 Update Timing
[06:17:15] Phase 5.1.2 Update Timing
[06:18:16] Phase 5.2 Clock Skew Optimization
[06:18:47] Phase 6 Post Hold Fix
[06:18:47] Phase 6.1 Hold Fix Iter
[06:18:47] Phase 6.1.1 Update Timing
[06:19:49] Phase 6.2 Non Free Resource Hold Fix Iter
[06:20:19] Phase 7 Route finalize
[06:20:19] Phase 8 Verifying routed nets
[06:20:19] Phase 9 Depositing Routes
[06:21:20] Phase 10 Leaf Clock Prog Delay Opt
[06:22:22] Phase 10.1 Optimize Skews
[06:22:22] Phase 10.1.1 Leaf ClockOpt Init
[06:24:25] Phase 10.2 Post SkewOpt Delay Cleanup
[06:24:25] Phase 10.2.1 Delay CleanUp
[06:24:25] Phase 10.2.1.1 Update Timing
[06:25:56] Phase 10.2.1.2 Update Timing
[06:27:28] Phase 10.3 Post SkewOpt Hold Fix
[06:27:28] Phase 10.3.1 Hold Fix Iter
[06:27:28] Phase 10.3.1.1 Update Timing
[06:31:02] Phase 11 Depositing Routes
[06:31:34] Phase 12 Resolve XTalk
[06:32:04] Phase 13 Post Router Timing
[06:35:08] Phase 14 Route finalize
[06:35:08] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 17m 22s 

[06:35:08] Starting bitstream generation..
[06:35:08] Phase 15 Post-Route Event Processing
[06:49:20] Creating bitmap...
[06:53:56] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[06:53:56] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 18m 47s 
Check VPL, containing 12 checks, has run: 0 errors, 2 advisory violations
ADVISORY: [AUTO-FREQ-SCALING-08] For clock clk_kernel_00_unbuffered_net, the auto scaled frequency 221.5 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 220.0 MHz.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 467.5 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[06:54:42] Run vpl: Step impl: Completed
[06:54:43] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [06:54:43] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:17 ; elapsed = 03:53:46 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 604877 ; free virtual = 920809
INFO: [v++ 60-1443] [06:54:43] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 220
INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/spouget/3mm/_x/link/int/address_map.xml -sdsl /scratch/spouget/3mm/_x/link/int/sdsl.dat -xclbin /scratch/spouget/3mm/_x/link/int/xclbin_orig.xml -rtd /scratch/spouget/3mm/_x/link/int/workload-hw.rtd -o /scratch/spouget/3mm/_x/link/int/workload-hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [06:54:46] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 604586 ; free virtual = 920534
INFO: [v++ 60-1443] [06:54:46] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/scratch/spouget/3mm/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/spouget/3mm/_x/link/int/workload-hw.rtd --append-section :JSON:/scratch/spouget/3mm/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/spouget/3mm/_x/link/int/workload-hw_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/spouget/3mm/_x/link/int/workload-hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/spouget/3mm/_x/link/int/workload-hw.xml --add-section SYSTEM_METADATA:RAW:/scratch/spouget/3mm/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /scratch/spouget/3mm/src/bin/workload-hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link
XRT Build Version: 2.14.384 (2022.2)
       Build Date: 2022-12-09 00:55:08
          Hash ID: 090bb050d570d2b668477c3bd0f979dc3a34b9db
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 52724970 bytes
Format : RAW
File   : '/scratch/spouget/3mm/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/scratch/spouget/3mm/_x/link/int/workload-hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4429 bytes
Format : JSON
File   : '/scratch/spouget/3mm/_x/link/int/workload-hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 138692 bytes
Format : RAW
File   : '/scratch/spouget/3mm/_x/link/int/workload-hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 32820 bytes
Format : RAW
File   : '/scratch/spouget/3mm/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (52931400 bytes) to the output file: /scratch/spouget/3mm/src/bin/workload-hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [06:54:47] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 604528 ; free virtual = 920527
INFO: [v++ 60-1443] [06:54:47] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/spouget/3mm/src/bin/workload-hw.xclbin.info --input /scratch/spouget/3mm/src/bin/workload-hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link
INFO: [v++ 60-1441] [06:54:47] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.56 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 604517 ; free virtual = 920516
INFO: [v++ 60-1443] [06:54:47] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/3mm/_x/link/run_link
INFO: [v++ 60-1441] [06:54:47] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 475.383 ; gain = 0.000 ; free physical = 604517 ; free virtual = 920516
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/spouget/3mm/_x/reports/link/system_estimate_workload-hw.xtxt
INFO: [v++ 60-586] Created /scratch/spouget/3mm/src/bin/workload-hw.ltx
INFO: [v++ 60-586] Created src/bin/workload-hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /scratch/spouget/3mm/_x/reports/link/v++_link_workload-hw_guidance.html
	Timing Report: /scratch/spouget/3mm/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /scratch/spouget/3mm/_x/logs/link/vivado.log
	Steps Log File: /scratch/spouget/3mm/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/spouget/3mm/src/bin/workload-hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 54m 19s
INFO: [v++ 60-1653] Closing dispatch client.
