<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1581032503">
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="design_1_wrapper_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/project_1.srcs/zedboard_master_XDC_RevC_D_v3.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/zedboard_master_XDC_RevC_D_v3.xdc"/>
        <Attr Name="ImportTime" Val="1465207562"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/project_1.srcs/zedboard_master_XDC_RevC_D_v3.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_or_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_input_selector_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_debounce_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_9_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_input_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_generator_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_data_fifo_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_enable_splitter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_input_trigger_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_detector_0_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_detector_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_detector_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_detector_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_detector_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_detector_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_signal_detector_0_0"/>
</GenRun>
