
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337842" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337842" />
<meta name="NextFile" content="chap1.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1.html" title="Introduction to Verilog In">Introduction to Verilog In</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a href="chap1.html#pgfId-1014259">1</a></h2>
<h2> <a id="pgfId-97925"></a><a href="chap1.html#pgfId-1014261">Introduction to Verilog In</a></h2>
<p> <a id="pgfId-97927"></a><a href="chap1_ct_Prerequisites_for_Using_Verilog_In.html#pgfId-1058848">Prerequisites for Using Verilog In</a></p>
<dd> <a id="pgfId-97929"></a><a href="chap1_ct_Prerequisites_for_Using_Verilog_In.html#pgfId-1058098">Licensing Requirements</a></dd>
<dd> <a id="pgfId-97931"></a><a href="chap1_ct_Prerequisites_for_Using_Verilog_In.html#pgfId-1067935">Memory Requirements</a></dd>
<p> <a id="pgfId-97933"></a><a href="chap1_re_Verilog_In_Design_Flow.html#pgfId-1014281">Verilog In Design Flow</a></p>
<p> <a id="pgfId-97935"></a><a href="chap1_tk_Starting_Verilog_In.html#pgfId-1036184">Starting Verilog In</a></p>
<p> <a id="pgfId-97937"></a><a href="chap1_tk_Importing_Data_with_Verilog_In.html#pgfId-1034482">Importing Data with Verilog In</a></p>
<p> <a id="pgfId-97939"></a><a href="chap1_tk_Saving_Import_Options_in_Verilog_In.html#pgfId-1044605">Saving Import Options in Verilog In</a></p>
<p> <a id="pgfId-97941"></a><a href="chap1_tk_Loading_Import_Options_in_Verilog_In.html#pgfId-1062534">Loading Import Options in Verilog In</a></p>
<p> <a id="pgfId-97943"></a><a href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1015038">Classification of Modules in Verilog In</a></p>
<dd> <a id="pgfId-97945"></a><a href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1064896">Behavioral Cell Modules</a></dd>
<dd> <a id="pgfId-97947"></a><a href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1065039">Structural Cell Modules</a></dd>
<dd> <a id="pgfId-97949"></a><a href="chap1_re_Classification_of_Modules_in_Verilog_In.html#pgfId-1065072">Verilog HDL Cell Modules</a></dd>
<p> <a id="pgfId-97951"></a><a href="chap1_re_Guidelines_for_Design_Modification_in_Verilog_In.html#pgfId-1015094">Guidelines for Design Modification in Verilog In</a></p>
<p> <a id="pgfId-97953"></a><a href="chap1_re_Guidelines_for_Creating_and_Editing_Symbols.html#pgfId-1015120">Guidelines for Creating and Editing Symbols</a></p>
<p> <a id="pgfId-97955"></a><a href="chap1_re_Significance_of_Reference_Libraries_for_Importing_Incomplete_Designs.html#pgfId-1021467">Significance of Reference Libraries for Importing Incomplete Designs</a></p>
<p> <a id="pgfId-97957"></a><a href="chap1_re_Escaped_Name_Mapping_in_Verilog_In.html#pgfId-1021559">Escaped Name Mapping in Verilog In</a></p>
<p> <a id="pgfId-97959"></a><a href="chap1_re_Parameters_and_Defparams_in_Verilog_In.html#pgfId-1026683">Parameters and Defparams in Verilog In</a></p>
<p> <a id="pgfId-97961"></a><a href="chap1_re_Exceptions_in_Data_Import_by_Verilog_In.html#pgfId-1015341">Exceptions in Data Import by Verilog In</a></p>
<p> <a id="pgfId-97963"></a><a href="chap1_re_Output_Files_Created_by_Verilog_In.html#pgfId-1015347">Output Files Created by Verilog In</a></p>
<dd> <a id="pgfId-97965"></a><a href="chap1_re_Output_Files_Created_by_Verilog_In.html#pgfId-1015354">The verilogIn.log File</a></dd>
<dd> <a id="pgfId-97967"></a><a href="chap1_re_Output_Files_Created_by_Verilog_In.html#pgfId-1015373">The verilogIn.map.table File</a></dd>
<h2> <a href="chap2.html#pgfId-1014259">2</a></h2>
<h2> <a id="pgfId-97971"></a><a href="chap2.html#pgfId-1014261">Verilog In Command-Line Mode</a></h2>
<p> <a id="pgfId-97973"></a><a href="chap2_tk_Starting_Verilog_In_in_Command-Line_Mode.html#pgfId-1014279">Starting Verilog In in Command-Line Mode</a></p>
<p> <a id="pgfId-97975"></a><a href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1030562">Components of the ihdl Command</a></p>
<dd> <a id="pgfId-97977"></a><a href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1014291">The ihdl_files File</a></dd>
<dd> <a id="pgfId-97979"></a><a href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1014297">Options Specified with -f in the ihdl Command</a></dd>
<dd> <a id="pgfId-97981"></a><a href="chap2_re_Components_of_the_ihdl_Command.html#pgfId-1020024">The ihdl_parameter File</a></dd>
<p> <a id="pgfId-97983"></a><a href="chap2_re_Parameters_Specified_in_the_ihdl_parameter_File.html#pgfId-1023195">Parameters Specified in the ihdl_parameter File</a></p>
<p> <a id="pgfId-97985"></a><a href="chap2_re_Customization_of_Verilog_In_Defaults_Using_the_cdsenv_File.html#pgfId-1030759">Customization of Verilog In Defaults Using the .cdsenv File</a></p>
<p> <a id="pgfId-97987"></a><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#pgfId-1037846">Verilog In Options and Parameters Specified in the ihdl_parameter File</a></p>
<p> <a id="pgfId-97989"></a><a href="chap2_re_Net_Expression_Parameters.html#pgfId-1021006">Net Expression Parameters</a></p>
<h2> <a href="chap3.html#pgfId-1023400">3</a></h2>
<h2> <a id="pgfId-97993"></a><a href="chap3.html#pgfId-1030001">Verilog In with Verilog 2001 Support</a></h2>
<dd> <a id="pgfId-97995"></a><a href="chap3.html#pgfId-1025121">Signed Arithmetic</a></dd>
<dd> <a id="pgfId-97997"></a><a href="chap3.html#pgfId-1026328">Sized and Typed Parameters and Local Parameters</a></dd>
<dd> <a id="pgfId-97999"></a><a href="chap3.html#pgfId-1026042">Attributes in HDL Source</a></dd>
<dd> <a id="pgfId-98001"></a><a href="chap3.html#pgfId-1026781">Inherited Connections</a></dd>
<dd> <a id="pgfId-98003"></a><a href="chap3.html#pgfId-1029883">Named Parameter Assignment</a></dd>
<dd> <a id="pgfId-98005"></a><a href="chap3.html#pgfId-1025123">ANSI-C Style Port Declarations</a></dd>
<dd> <a id="pgfId-98007"></a><a href="chap3.html#pgfId-1032914">Combined Port and Type Declaration</a></dd>
<dd> <a id="pgfId-98009"></a><a href="chap3.html#pgfId-1025125">Indexed Part Selects</a></dd>
<dd> <a id="pgfId-98011"></a><a href="chap3.html#pgfId-1029347">Power Operator and Arithmetic Shift Operator</a></dd>
<h2> <a href="appA.html#pgfId-1014259">A</a></h2>
<h2> <a id="pgfId-98015"></a><a href="appA.html#pgfId-1014261">Verilog In Form</a></h2>
<dd> <a id="pgfId-98017"></a><a href="appA.html#pgfId-1059067">Import Options</a></dd>
<dd> <a id="pgfId-98019"></a><a href="appA.html#pgfId-1058500">Global Net Options</a></dd>
<dd> <a id="pgfId-98021"></a><a href="appA.html#pgfId-1065005">Schematic Generation Options</a></dd>
<h2> <a href="appB.html#pgfId-1014259">B</a></h2>
<h2> <a id="pgfId-98025"></a><a href="appB.html#pgfId-1014261">Pre-Compiled Libraries in Verilog In</a></h2>
<p> <a id="pgfId-98027"></a><a href="appB_tk_Creating_Pre-Compiled_Libraries.html#pgfId-1014335">Creating Pre-Compiled Libraries</a></p>
<p> <a id="pgfId-98029"></a><a href="appB_ct_Uses_of_Pre-Compiled_Libraries.html#pgfId-1014349">Uses of Pre-Compiled Libraries</a></p>
<p> <a id="pgfId-98031"></a><a href="appB_re_Guidelines_for_Using_Pre-Compiled_Libraries.html#pgfId-1014356">Guidelines for Using Pre-Compiled Libraries</a></p>
<p> <a id="pgfId-98033"></a><a href="appB_re_Limitations_of_Using_Pre-Compiled_Libraries_in_Verilog_In.html#pgfId-1014362">Limitations of Using Pre-Compiled Libraries in Verilog In</a></p>
<p> <a id="pgfId-98035"></a><a href="appB_ct_Acceleration_of_Pre-Compiled_Library_Creation.html#pgfId-1014367">Acceleration of Pre-Compiled Library Creation</a></p>
<p> <a id="pgfId-98037"></a><a href="appB_ct_Results_of_Accelerating_the_Design_Import_Process.html#pgfId-1020203">Results of Accelerating the Design Import Process</a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="chap1.html" id="nex" title="Introduction to Verilog In">Introduction to Verilog In</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>