{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 20:53:38 2011 " "Info: Processing started: Tue Nov 08 20:53:38 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 0.26 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 0.26 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1.02 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 1.02 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 125.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 125.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 125.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" input frequency requirement of 125.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 250.0 MHz 500.0 MHz " "Warning: PLL \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 24.5 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 24.5 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 2.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 2.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 0.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 0.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "14 " "Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst10\|CLKout " "Info: Detected ripple clock \"CLKD16:inst10\|CLKout\" as buffer" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst10\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst12\|CLKout " "Info: Detected ripple clock \"CLKD16:inst12\|CLKout\" as buffer" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst12\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst21\|CLKout " "Info: Detected ripple clock \"CLKD16:inst21\|CLKout\" as buffer" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst21\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst22\|CLKout " "Info: Detected ripple clock \"CLKD16:inst22\|CLKout\" as buffer" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst22\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst5\|CLKout " "Info: Detected ripple clock \"CLKD16:inst5\|CLKout\" as buffer" {  } { { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst5\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SetTrigTime " "Info: Detected ripple clock \"Decode:inst3\|SetTrigTime\" as buffer" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SetTrigTime" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SoftReload " "Info: Detected ripple clock \"Decode:inst3\|SoftReload\" as buffer" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SoftReload" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyRx:inst1\|DataReady " "Info: Detected ripple clock \"MyRx:inst1\|DataReady\" as buffer" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyRx:inst1\|DataReady" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyUart:inst15\|RdCLK " "Info: Detected ripple clock \"MyUart:inst15\|RdCLK\" as buffer" {  } { { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyUart:inst15\|RdCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OutputController:inst13\|RD " "Info: Detected ripple clock \"OutputController:inst13\|RD\" as buffer" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OutputController:inst13\|RD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync " "Info: Detected ripple clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync\" as buffer" {  } { { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 65 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|pll_lock_sync" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "core:inst14\|ENWFIFO " "Info: Detected ripple clock \"core:inst14\|ENWFIFO\" as buffer" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst14\|ENWFIFO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|21mux:inst16\|5 " "Info: Detected gated clock \"AllStore:inst2\|21mux:inst16\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|21mux:inst16\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|inst2~0 " "Info: Detected gated clock \"AllStore:inst2\|inst2~0\" as buffer" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89 register OutputController:inst13\|RD -4.989 ns " "Info: Slack time is -4.989 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89\" and destination register \"OutputController:inst13\|RD\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.076 ns + Largest register register " "Info: + Largest register to register requirement is -3.076 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.625 ns + " "Info: + Setup relationship between source and destination is 0.625 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.625 ns " "Info: + Latch edge is 0.625 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 1953.125 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with inverted offset of 1953.125 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.517 ns + Largest " "Info: + Largest clock skew is -3.517 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.452 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.452 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -1.754 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.733 ns) 1.807 ns MyUart:inst15\|RdCLK 3 REG FF_X20_Y4_N25 3 " "Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.534 ns) 3.452 ns OutputController:inst13\|RD 4 REG FF_X19_Y12_N25 2 " "Info: 4: + IC(1.111 ns) + CELL(0.534 ns) = 3.452 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 24.34 % ) " "Info: Total cell delay = 1.267 ns ( 24.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.939 ns ( 75.66 % ) " "Info: Total interconnect delay = 3.939 ns ( 75.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 1.876ns 0.952ns 1.111ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 6.969 ns - Longest register " "Info: - Longest clock path from clock \"CLKIN\" to source register is 6.969 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.733 ns) 2.583 ns core:inst14\|ENWFIFO 3 REG FF_X17_Y12_N1 14 " "Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 3.018 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X17_Y12_N10 49 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.342 ns) 3.948 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.487 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 6.969 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89 7 REG FF_X19_Y15_N23 12 " "Info: 7: + IC(0.948 ns) + CELL(0.534 ns) = 6.969 ns; Loc. = FF_X19_Y15_N23; Fanout = 12; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.675 ns ( 38.38 % ) " "Info: Total cell delay = 2.675 ns ( 38.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.294 ns ( 61.62 % ) " "Info: Total interconnect delay = 4.294 ns ( 61.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.948ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 1.876ns 0.952ns 1.111ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.948ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 1.876ns 0.952ns 1.111ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.948ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.913 ns - Longest register register " "Info: - Longest register to register delay is 1.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89 1 REG FF_X19_Y15_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y15_N23; Fanout = 12; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.241 ns) 1.028 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~3 2 COMB LCCOMB_X20_Y13_N12 6 " "Info: 2: + IC(0.787 ns) + CELL(0.241 ns) = 1.028 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 6; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.130 ns) 1.822 ns OutputController:inst13\|always1~0 3 COMB LCCOMB_X19_Y12_N24 1 " "Info: 3: + IC(0.664 ns) + CELL(0.130 ns) = 1.822 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 1; COMB Node = 'OutputController:inst13\|always1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.794 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3 OutputController:inst13|always1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.913 ns OutputController:inst13\|RD 4 REG FF_X19_Y12_N25 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.913 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { OutputController:inst13|always1~0 OutputController:inst13|RD } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.462 ns ( 24.15 % ) " "Info: Total cell delay = 0.462 ns ( 24.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.451 ns ( 75.85 % ) " "Info: Total interconnect delay = 1.451 ns ( 75.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3 OutputController:inst13|always1~0 OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.913 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3 {} OutputController:inst13|always1~0 {} OutputController:inst13|RD {} } { 0.000ns 0.787ns 0.664ns 0.000ns } { 0.000ns 0.241ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} } { 0.000ns 1.876ns 0.952ns 1.111ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.948ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3 OutputController:inst13|always1~0 OutputController:inst13|RD } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.913 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~3 {} OutputController:inst13|always1~0 {} OutputController:inst13|RD {} } { 0.000ns 0.787ns 0.664ns 0.000ns } { 0.000ns 0.241ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' 5596 " "Warning: Can't achieve timing requirement Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' along 5596 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register Decode:inst3\|state\[1\] register Decode:inst3\|adden 483.479 ns " "Info: Slack time is 483.479 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"Decode:inst3\|state\[1\]\" and destination register \"Decode:inst3\|adden\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "104.12 MHz 9.604 ns " "Info: Fmax is 104.12 MHz (period= 9.604 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "487.959 ns + Largest register register " "Info: + Largest register to register requirement is 487.959 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "488.281 ns + " "Info: + Setup relationship between source and destination is 488.281 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 488.281 ns " "Info: + Latch edge is 488.281 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 488.281 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with inverted offset of 488.281 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.043 ns + Largest " "Info: + Largest clock skew is -0.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 6.372 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 6.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.733 ns) 3.576 ns MyRx:inst1\|DataReady 3 REG FF_X28_Y4_N9 3 " "Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 3.576 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 4.933 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G17 70 " "Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.488 ns) 6.372 ns Decode:inst3\|adden 5 REG DDIOOUTCELL_X0_Y4_N4 1 " "Info: 5: + IC(0.951 ns) + CELL(0.488 ns) = 6.372 ns; Loc. = DDIOOUTCELL_X0_Y4_N4; Fanout = 1; REG Node = 'Decode:inst3\|adden'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 19.16 % ) " "Info: Total cell delay = 1.221 ns ( 19.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 80.84 % ) " "Info: Total interconnect delay = 5.151 ns ( 80.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 6.415 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 6.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.733 ns) 3.576 ns MyRx:inst1\|DataReady 3 REG FF_X28_Y4_N9 3 " "Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 3.576 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 4.933 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G17 70 " "Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 6.415 ns Decode:inst3\|state\[1\] 5 REG FF_X40_Y2_N1 4 " "Info: 5: + IC(0.948 ns) + CELL(0.534 ns) = 6.415 ns; Loc. = FF_X40_Y2_N1; Fanout = 4; REG Node = 'Decode:inst3\|state\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1] } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 19.75 % ) " "Info: Total cell delay = 1.267 ns ( 19.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.148 ns ( 80.25 % ) " "Info: Total interconnect delay = 5.148 ns ( 80.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.480 ns - Longest register register " "Info: - Longest register to register delay is 4.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|state\[1\] 1 REG FF_X40_Y2_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X40_Y2_N1; Fanout = 4; REG Node = 'Decode:inst3\|state\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|state[1] } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.367 ns) 1.729 ns Decode:inst3\|Equal3~0 2 COMB LCCOMB_X28_Y4_N14 5 " "Info: 2: + IC(1.362 ns) + CELL(0.367 ns) = 1.729 ns; Loc. = LCCOMB_X28_Y4_N14; Fanout = 5; COMB Node = 'Decode:inst3\|Equal3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { Decode:inst3|state[1] Decode:inst3|Equal3~0 } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.347 ns) 2.755 ns Decode:inst3\|adden~1 3 COMB LCCOMB_X27_Y4_N4 3 " "Info: 3: + IC(0.679 ns) + CELL(0.347 ns) = 2.755 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 3; COMB Node = 'Decode:inst3\|adden~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Decode:inst3|Equal3~0 Decode:inst3|adden~1 } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.408 ns) 4.480 ns Decode:inst3\|adden 4 REG DDIOOUTCELL_X0_Y4_N4 1 " "Info: 4: + IC(1.317 ns) + CELL(0.408 ns) = 4.480 ns; Loc. = DDIOOUTCELL_X0_Y4_N4; Fanout = 1; REG Node = 'Decode:inst3\|adden'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { Decode:inst3|adden~1 Decode:inst3|adden } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.122 ns ( 25.04 % ) " "Info: Total cell delay = 1.122 ns ( 25.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.358 ns ( 74.96 % ) " "Info: Total interconnect delay = 3.358 ns ( 74.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { Decode:inst3|state[1] Decode:inst3|Equal3~0 Decode:inst3|adden~1 Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.480 ns" { Decode:inst3|state[1] {} Decode:inst3|Equal3~0 {} Decode:inst3|adden~1 {} Decode:inst3|adden {} } { 0.000ns 1.362ns 0.679ns 1.317ns } { 0.000ns 0.367ns 0.347ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.372 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.951ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|state[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|state[1] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.480 ns" { Decode:inst3|state[1] Decode:inst3|Equal3~0 Decode:inst3|adden~1 Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.480 ns" { Decode:inst3|state[1] {} Decode:inst3|Equal3~0 {} Decode:inst3|adden~1 {} Decode:inst3|adden {} } { 0.000ns 1.362ns 0.679ns 1.317ns } { 0.000ns 0.367ns 0.347ns 0.408ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register Decode:inst3\|Order\[0\]~_Duplicate_5 register 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\] -6.066 ns " "Info: Slack time is -6.066 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"Decode:inst3\|Order\[0\]~_Duplicate_5\" and destination register \"16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.097 ns + Largest register register " "Info: + Largest register to register requirement is -5.097 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.062 ns + " "Info: + Setup relationship between source and destination is 0.062 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.062 ns " "Info: + Latch edge is 0.062 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.975 ns + Largest " "Info: + Largest clock skew is -4.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination -0.300 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is -0.300 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G2 121 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.534 ns) -0.300 ns 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\] 3 REG FF_X27_Y10_N29 3 " "Info: 3: + IC(0.987 ns) + CELL(0.534 ns) = -0.300 ns; Loc. = FF_X27_Y10_N29; Fanout = 3; REG Node = '16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.79 % ) " "Info: Total cell delay = 0.534 ns ( 15.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.847 ns ( 84.21 % ) " "Info: Total interconnect delay = 2.847 ns ( 84.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 4.675 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 4.675 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -1.754 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.733 ns) 1.822 ns MyRx:inst1\|DataReady 3 REG FF_X28_Y4_N9 3 " "Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 3.179 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G17 70 " "Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 3.179 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.534 ns) 4.675 ns Decode:inst3\|Order\[0\]~_Duplicate_5 5 REG FF_X28_Y10_N1 4 " "Info: 5: + IC(0.962 ns) + CELL(0.534 ns) = 4.675 ns; Loc. = FF_X28_Y10_N1; Fanout = 4; REG Node = 'Decode:inst3\|Order\[0\]~_Duplicate_5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[0]~_Duplicate_5 } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 19.71 % ) " "Info: Total cell delay = 1.267 ns ( 19.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.162 ns ( 80.29 % ) " "Info: Total interconnect delay = 5.162 ns ( 80.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[0]~_Duplicate_5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[0]~_Duplicate_5 {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.962ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[0]~_Duplicate_5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[0]~_Duplicate_5 {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.962ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[0]~_Duplicate_5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[0]~_Duplicate_5 {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.962ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.969 ns - Longest register register " "Info: - Longest register to register delay is 0.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|Order\[0\]~_Duplicate_5 1 REG FF_X28_Y10_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y10_N1; Fanout = 4; REG Node = 'Decode:inst3\|Order\[0\]~_Duplicate_5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|Order[0]~_Duplicate_5 } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.336 ns) 0.878 ns 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X27_Y10_N28 1 " "Info: 2: + IC(0.542 ns) + CELL(0.336 ns) = 0.878 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 1; COMB Node = '16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode1w\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { Decode:inst3|Order[0]~_Duplicate_5 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/decode_cdi.tdf" 37 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.969 ns 16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\] 3 REG FF_X27_Y10_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.969 ns; Loc. = FF_X27_Y10_N29; Fanout = 3; REG Node = '16Trig:inst4\|QTrig:inst7\|Decode24:inst4\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.427 ns ( 44.07 % ) " "Info: Total cell delay = 0.427 ns ( 44.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.542 ns ( 55.93 % ) " "Info: Total interconnect delay = 0.542 ns ( 55.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Decode:inst3|Order[0]~_Duplicate_5 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.969 ns" { Decode:inst3|Order[0]~_Duplicate_5 {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.542ns 0.000ns } { 0.000ns 0.336ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.300 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[0]~_Duplicate_5 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.675 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[0]~_Duplicate_5 {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.962ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { Decode:inst3|Order[0]~_Duplicate_5 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.969 ns" { Decode:inst3|Order[0]~_Duplicate_5 {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] {} 16Trig:inst4|QTrig:inst7|Decode24:inst4|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.542ns 0.000ns } { 0.000ns 0.336ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]' 125 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]' along 125 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] register AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] -44 ps " "Info: Slack time is -44 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination register \"AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "489.24 MHz 2.044 ns " "Info: Fmax is 489.24 MHz (period= 2.044 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.944 ns + Largest register register " "Info: + Largest register to register requirement is 1.944 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 3.000 ns " "Info: + Latch edge is 3.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.000 ns " "Info: - Launch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.105 ns + Largest " "Info: + Largest clock skew is 0.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.375 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 1.860 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G4 64 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 3.375 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X17_Y10_N25 5 " "Info: 3: + IC(0.981 ns) + CELL(0.534 ns) = 3.375 ns; Loc. = FF_X17_Y10_N25; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.82 % ) " "Info: Total cell delay = 0.534 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.841 ns ( 84.18 % ) " "Info: Total interconnect delay = 2.841 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.270 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 1.860 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G4 64 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.448 ns) 3.270 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X41_Y8_N24 5 " "Info: 3: + IC(0.962 ns) + CELL(0.448 ns) = 3.270 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 13.70 % ) " "Info: Total cell delay = 0.448 ns ( 13.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 86.30 % ) " "Info: Total interconnect delay = 2.822 ns ( 86.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.962ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.962ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.962ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.988 ns - Longest register register " "Info: - Longest register to register delay is 1.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.418 ns) 0.418 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG FF_X41_Y8_N24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.243 ns) 1.897 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X17_Y10_N24 1 " "Info: 2: + IC(1.236 ns) + CELL(0.243 ns) = 1.897 ns; Loc. = LCCOMB_X17_Y10_N24; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.988 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X17_Y10_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.988 ns; Loc. = FF_X17_Y10_N25; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.752 ns ( 37.83 % ) " "Info: Total cell delay = 0.752 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 62.17 % ) " "Info: Total interconnect delay = 1.236 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.988 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.236ns 0.000ns } { 0.418ns 0.243ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.962ns } { 0.000ns 0.000ns 0.448ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.988 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.236ns 0.000ns } { 0.418ns 0.243ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]' 2 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]' along 2 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicate -8.201 ns " "Info: Slack time is -8.201 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicate\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-4.285 ns + Largest register register " "Info: + Largest register to register requirement is -4.285 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.250 ns + " "Info: + Setup relationship between source and destination is 0.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.250 ns " "Info: + Latch edge is 0.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.351 ns + Largest " "Info: + Largest clock skew is -4.351 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 2.755 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 2.755 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) -1.823 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G1 1 " "Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.243 ns) -0.270 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X19_Y12_N28 1 " "Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 1.269 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G10 763 " "Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.534 ns) 2.755 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicate 5 REG FF_X27_Y15_N11 3 " "Info: 5: + IC(0.952 ns) + CELL(0.534 ns) = 2.755 ns; Loc. = FF_X27_Y15_N11; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 12.07 % ) " "Info: Total cell delay = 0.777 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.659 ns ( 87.93 % ) " "Info: Total interconnect delay = 5.659 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.952ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] source 7.106 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 7.106 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -1.754 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.733 ns) 1.807 ns MyUart:inst15\|RdCLK 3 REG FF_X20_Y4_N25 3 " "Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.733 ns) 3.651 ns OutputController:inst13\|RD 4 REG FF_X19_Y12_N25 2 " "Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 4.085 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.624 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 7.106 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34 7 REG FF_X19_Y15_N1 2 " "Info: 7: + IC(0.948 ns) + CELL(0.534 ns) = 7.106 ns; Loc. = FF_X19_Y15_N1; Fanout = 2; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.130 ns ( 24.04 % ) " "Info: Total cell delay = 2.130 ns ( 24.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.730 ns ( 75.96 % ) " "Info: Total interconnect delay = 6.730 ns ( 75.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.952ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.952ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.916 ns - Longest register register " "Info: - Longest register to register delay is 3.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34 1 REG FF_X19_Y15_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y15_N1; Fanout = 2; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[0\]~_Duplicate_1_Duplicate_34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.446 ns) 0.767 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita0~COUT 2 COMB LCCOMB_X19_Y15_N0 2 " "Info: 2: + IC(0.321 ns) + CELL(0.446 ns) = 0.767 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita0~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.825 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita1~COUT 3 COMB LCCOMB_X19_Y15_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.825 ns; Loc. = LCCOMB_X19_Y15_N2; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita1~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.883 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita2~COUT 4 COMB LCCOMB_X19_Y15_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 0.883 ns; Loc. = LCCOMB_X19_Y15_N4; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita2~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.941 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita3~COUT 5 COMB LCCOMB_X19_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 0.941 ns; Loc. = LCCOMB_X19_Y15_N6; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita3~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.999 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita4~COUT 6 COMB LCCOMB_X19_Y15_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 0.999 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita4~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.057 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita5~COUT 7 COMB LCCOMB_X19_Y15_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.058 ns) = 1.057 ns; Loc. = LCCOMB_X19_Y15_N10; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita5~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.115 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita6~COUT 8 COMB LCCOMB_X19_Y15_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 1.115 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita6~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.173 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita7~COUT 9 COMB LCCOMB_X19_Y15_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 1.173 ns; Loc. = LCCOMB_X19_Y15_N14; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita7~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.628 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita8 10 COMB LCCOMB_X19_Y15_N16 4 " "Info: 10: + IC(0.000 ns) + CELL(0.455 ns) = 1.628 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 4; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 75 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.354 ns) 2.382 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM091 11 COMB LCCOMB_X19_Y15_N26 1 " "Info: 11: + IC(0.400 ns) + CELL(0.354 ns) = 2.382 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM091'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM091 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.130 ns) 2.845 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG88_OTERM1190 12 COMB LCCOMB_X19_Y15_N24 2 " "Info: 12: + IC(0.333 ns) + CELL(0.130 ns) = 2.845 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG88_OTERM1190'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM091 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG88_OTERM1190 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.130 ns) 3.825 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicatefeeder 13 COMB LCCOMB_X27_Y15_N10 1 " "Info: 13: + IC(0.850 ns) + CELL(0.130 ns) = 3.825 ns; Loc. = LCCOMB_X27_Y15_N10; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicatefeeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG88_OTERM1190 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicatefeeder } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 3.916 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicate 14 REG FF_X27_Y15_N11 3 " "Info: 14: + IC(0.000 ns) + CELL(0.091 ns) = 3.916 ns; Loc. = FF_X27_Y15_N11; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM89_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicatefeeder AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.012 ns ( 51.38 % ) " "Info: Total cell delay = 2.012 ns ( 51.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.904 ns ( 48.62 % ) " "Info: Total interconnect delay = 1.904 ns ( 48.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM091 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG88_OTERM1190 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicatefeeder AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.916 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM091 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG88_OTERM1190 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicatefeeder {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate {} } { 0.000ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.333ns 0.850ns 0.000ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.354ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.952ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.106 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.916 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM091 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG88_OTERM1190 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicatefeeder AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.916 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[0]~_Duplicate_1_Duplicate_34 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita0~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita1~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita2~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita3~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita4~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita5~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita6~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita7~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita8 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM091 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG88_OTERM1190 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicatefeeder {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM89_Duplicate {} } { 0.000ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.400ns 0.333ns 0.850ns 0.000ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.354ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' 4692 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' along 4692 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] register 16Trig:inst4\|QTrig:inst7\|trig:inst3\|XinReg\[1\] register TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\] 147 ps " "Info: Slack time is 147 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"16Trig:inst4\|QTrig:inst7\|trig:inst3\|XinReg\[1\]\" and destination register \"TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.290 ns + Largest register register " "Info: + Largest register to register requirement is 4.290 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.474 ns + Largest " "Info: + Largest clock skew is 2.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] destination 2.179 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 2.179 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.127 ns CLKD16:inst5\|CLKout 3 REG FF_X38_Y15_N7 3 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.000 ns) 0.695 ns CLKD16:inst5\|CLKout~clkctrl 4 COMB CLKCTRL_G9 67 " "Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5\|CLKout~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 2.179 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\] 5 REG FF_X30_Y8_N27 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 2.179 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.62 % ) " "Info: Total cell delay = 1.267 ns ( 21.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.593 ns ( 78.38 % ) " "Info: Total interconnect delay = 4.593 ns ( 78.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source -0.295 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is -0.295 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.681 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G2 121 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.534 ns) -0.295 ns 16Trig:inst4\|QTrig:inst7\|trig:inst3\|XinReg\[1\] 3 REG FF_X26_Y12_N13 6 " "Info: 3: + IC(0.992 ns) + CELL(0.534 ns) = -0.295 ns; Loc. = FF_X26_Y12_N13; Fanout = 6; REG Node = '16Trig:inst4\|QTrig:inst7\|trig:inst3\|XinReg\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.77 % ) " "Info: Total cell delay = 0.534 ns ( 15.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.852 ns ( 84.23 % ) " "Info: Total interconnect delay = 2.852 ns ( 84.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] {} } { 0.000ns 1.860ns 0.992ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] {} } { 0.000ns 1.860ns 0.992ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] {} } { 0.000ns 1.860ns 0.992ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.143 ns - Longest register register " "Info: - Longest register to register delay is 4.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16Trig:inst4\|QTrig:inst7\|trig:inst3\|XinReg\[1\] 1 REG FF_X26_Y12_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y12_N13; Fanout = 6; REG Node = '16Trig:inst4\|QTrig:inst7\|trig:inst3\|XinReg\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.368 ns) 1.273 ns 16Trig:inst4\|QTrig:inst7\|trig:inst3\|always2~0 2 COMB LCCOMB_X32_Y12_N12 1 " "Info: 2: + IC(0.905 ns) + CELL(0.368 ns) = 1.273 ns; Loc. = LCCOMB_X32_Y12_N12; Fanout = 1; COMB Node = '16Trig:inst4\|QTrig:inst7\|trig:inst3\|always2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] 16Trig:inst4|QTrig:inst7|trig:inst3|always2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.243 ns) 2.114 ns 16Trig:inst4\|inst12~1 3 COMB LCCOMB_X28_Y12_N6 1 " "Info: 3: + IC(0.598 ns) + CELL(0.243 ns) = 2.114 ns; Loc. = LCCOMB_X28_Y12_N6; Fanout = 1; COMB Node = '16Trig:inst4\|inst12~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { 16Trig:inst4|QTrig:inst7|trig:inst3|always2~0 16Trig:inst4|inst12~1 } "NODE_NAME" } } { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/16Trig.bdf" { { 512 680 744 592 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.591 ns) + CELL(0.307 ns) 3.012 ns 16Trig:inst4\|inst12~4 4 COMB LCCOMB_X29_Y12_N6 1 " "Info: 4: + IC(0.591 ns) + CELL(0.307 ns) = 3.012 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = '16Trig:inst4\|inst12~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { 16Trig:inst4|inst12~1 16Trig:inst4|inst12~4 } "NODE_NAME" } } { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/16Trig.bdf" { { 512 680 744 592 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.242 ns) 4.052 ns 16Trig:inst4\|inst12 5 COMB LCCOMB_X30_Y8_N26 1 " "Info: 5: + IC(0.798 ns) + CELL(0.242 ns) = 4.052 ns; Loc. = LCCOMB_X30_Y8_N26; Fanout = 1; COMB Node = '16Trig:inst4\|inst12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { 16Trig:inst4|inst12~4 16Trig:inst4|inst12 } "NODE_NAME" } } { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/16Trig.bdf" { { 512 680 744 592 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.143 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\] 6 REG FF_X30_Y8_N27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.091 ns) = 4.143 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { 16Trig:inst4|inst12 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.251 ns ( 30.20 % ) " "Info: Total cell delay = 1.251 ns ( 30.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.892 ns ( 69.80 % ) " "Info: Total interconnect delay = 2.892 ns ( 69.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] 16Trig:inst4|QTrig:inst7|trig:inst3|always2~0 16Trig:inst4|inst12~1 16Trig:inst4|inst12~4 16Trig:inst4|inst12 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.143 ns" { 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] {} 16Trig:inst4|QTrig:inst7|trig:inst3|always2~0 {} 16Trig:inst4|inst12~1 {} 16Trig:inst4|inst12~4 {} 16Trig:inst4|inst12 {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 0.905ns 0.598ns 0.591ns 0.798ns 0.000ns } { 0.000ns 0.368ns 0.243ns 0.307ns 0.242ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.295 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] {} } { 0.000ns 1.860ns 0.992ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.143 ns" { 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] 16Trig:inst4|QTrig:inst7|trig:inst3|always2~0 16Trig:inst4|inst12~1 16Trig:inst4|inst12~4 16Trig:inst4|inst12 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.143 ns" { 16Trig:inst4|QTrig:inst7|trig:inst3|XinReg[1] {} 16Trig:inst4|QTrig:inst7|trig:inst3|always2~0 {} 16Trig:inst4|inst12~1 {} 16Trig:inst4|inst12~4 {} 16Trig:inst4|inst12 {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 0.905ns 0.598ns 0.591ns 0.798ns 0.000ns } { 0.000ns 0.368ns 0.243ns 0.307ns 0.242ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\] " "Info: No valid register-to-register data paths exist for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] register core:inst14\|state\[1\]~_Duplicate_1 -8.289 ns " "Info: Slack time is -8.289 ns for clock \"CLKIN\" between source register \"ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"core:inst14\|state\[1\]~_Duplicate_1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.788 ns + Largest register register " "Info: + Largest register to register requirement is -2.788 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.311 ns + " "Info: + Setup relationship between source and destination is 0.311 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.312 ns " "Info: + Latch edge is 0.312 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.001 ns " "Info: - Launch edge is 0.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 488.281 ns inverted 50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with inverted offset of 488.281 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.019 ns + Largest " "Info: + Largest clock skew is -3.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.605 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 2.605 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.488 ns) 2.605 ns core:inst14\|state\[1\]~_Duplicate_1 4 REG DDIOOUTCELL_X30_Y0_N11 1 " "Info: 4: + IC(1.018 ns) + CELL(0.488 ns) = 2.605 ns; Loc. = DDIOOUTCELL_X30_Y0_N11; Fanout = 1; REG Node = 'core:inst14\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CLKIN~inputclkctrl core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.424 ns ( 54.66 % ) " "Info: Total cell delay = 1.424 ns ( 54.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.181 ns ( 45.34 % ) " "Info: Total interconnect delay = 1.181 ns ( 45.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 1.018ns } { 0.000ns 0.936ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 5.624 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 5.624 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -1.754 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.733 ns) 1.822 ns MyRx:inst1\|DataReady 3 REG FF_X28_Y4_N9 3 " "Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.733 ns) 2.903 ns Decode:inst3\|SetTrigTime 4 REG FF_X28_Y4_N31 3 " "Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.903 ns; Loc. = FF_X28_Y4_N31; Fanout = 3; REG Node = 'Decode:inst3\|SetTrigTime'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { MyRx:inst1|DataReady Decode:inst3|SetTrigTime } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 4.206 ns Decode:inst3\|SetTrigTime~clkctrl 5 COMB CLKCTRL_G15 6 " "Info: 5: + IC(1.303 ns) + CELL(0.000 ns) = 4.206 ns; Loc. = CLKCTRL_G15; Fanout = 6; COMB Node = 'Decode:inst3\|SetTrigTime~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.130 ns) 5.624 ns ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] 6 REG LCCOMB_X30_Y8_N18 21 " "Info: 6: + IC(1.288 ns) + CELL(0.130 ns) = 5.624 ns; Loc. = LCCOMB_X30_Y8_N18; Fanout = 21; REG Node = 'ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { Decode:inst3|SetTrigTime~clkctrl ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.596 ns ( 21.63 % ) " "Info: Total cell delay = 1.596 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.782 ns ( 78.37 % ) " "Info: Total interconnect delay = 5.782 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 1.876ns 0.967ns 0.348ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.000ns 0.130ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 1.018ns } { 0.000ns 0.936ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 1.876ns 0.967ns 0.348ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.000ns 0.130ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 1.018ns } { 0.000ns 0.936ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 1.876ns 0.967ns 0.348ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.000ns 0.130ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.501 ns - Longest register register " "Info: - Longest register to register delay is 5.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LCCOMB_X30_Y8_N18 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y8_N18; Fanout = 21; REG Node = 'ADD_LATCH:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.368 ns) 1.296 ns mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~17 2 COMB LCCOMB_X29_Y7_N8 1 " "Info: 2: + IC(0.928 ns) + CELL(0.368 ns) = 1.296 ns; Loc. = LCCOMB_X29_Y7_N8; Fanout = 1; COMB Node = 'mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.130 ns) 1.759 ns mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~18 3 COMB LCCOMB_X29_Y7_N24 1 " "Info: 3: + IC(0.333 ns) + CELL(0.130 ns) = 1.759 ns; Loc. = LCCOMB_X29_Y7_N24; Fanout = 1; COMB Node = 'mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~18'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 2.088 ns mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~21 4 COMB LCCOMB_X29_Y7_N18 1 " "Info: 4: + IC(0.199 ns) + CELL(0.130 ns) = 2.088 ns; Loc. = LCCOMB_X29_Y7_N18; Fanout = 1; COMB Node = 'mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~21'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.130 ns) 2.581 ns mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~30 5 COMB LCCOMB_X30_Y7_N16 1 " "Info: 5: + IC(0.363 ns) + CELL(0.130 ns) = 2.581 ns; Loc. = LCCOMB_X30_Y7_N16; Fanout = 1; COMB Node = 'mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~30'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.493 ns" { mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.130 ns) 2.910 ns mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~31 6 COMB LCCOMB_X30_Y7_N2 2 " "Info: 6: + IC(0.199 ns) + CELL(0.130 ns) = 2.910 ns; Loc. = LCCOMB_X30_Y7_N2; Fanout = 2; COMB Node = 'mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|_~31'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.329 ns" { mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.130 ns) 3.260 ns mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|result_node\[0\]~16 7 COMB LCCOMB_X30_Y7_N10 4 " "Info: 7: + IC(0.220 ns) + CELL(0.130 ns) = 3.260 ns; Loc. = LCCOMB_X30_Y7_N10; Fanout = 4; COMB Node = 'mux:inst30\|lpm_mux:\$00001\|mux_rrc:auto_generated\|result_node\[0\]~16'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.350 ns" { mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16 } "NODE_NAME" } } { "db/mux_rrc.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_rrc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.241 ns) 4.146 ns core:inst14\|state\[2\]~2_Duplicate_33 8 COMB LCCOMB_X31_Y4_N24 2 " "Info: 8: + IC(0.645 ns) + CELL(0.241 ns) = 4.146 ns; Loc. = LCCOMB_X31_Y4_N24; Fanout = 2; COMB Node = 'core:inst14\|state\[2\]~2_Duplicate_33'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16 core:inst14|state[2]~2_Duplicate_33 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.130 ns) 4.485 ns core:inst14\|state\[1\]~4_Duplicate_31 9 COMB LCCOMB_X31_Y4_N4 2 " "Info: 9: + IC(0.209 ns) + CELL(0.130 ns) = 4.485 ns; Loc. = LCCOMB_X31_Y4_N4; Fanout = 2; COMB Node = 'core:inst14\|state\[1\]~4_Duplicate_31'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.339 ns" { core:inst14|state[2]~2_Duplicate_33 core:inst14|state[1]~4_Duplicate_31 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.408 ns) 5.501 ns core:inst14\|state\[1\]~_Duplicate_1 10 REG DDIOOUTCELL_X30_Y0_N11 1 " "Info: 10: + IC(0.608 ns) + CELL(0.408 ns) = 5.501 ns; Loc. = DDIOOUTCELL_X30_Y0_N11; Fanout = 1; REG Node = 'core:inst14\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { core:inst14|state[1]~4_Duplicate_31 core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 32.67 % ) " "Info: Total cell delay = 1.797 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.704 ns ( 67.33 % ) " "Info: Total interconnect delay = 3.704 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16 core:inst14|state[2]~2_Duplicate_33 core:inst14|state[1]~4_Duplicate_31 core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.501 ns" { ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16 {} core:inst14|state[2]~2_Duplicate_33 {} core:inst14|state[1]~4_Duplicate_31 {} core:inst14|state[1]~_Duplicate_1 {} } { 0.000ns 0.928ns 0.333ns 0.199ns 0.363ns 0.199ns 0.220ns 0.645ns 0.209ns 0.608ns } { 0.000ns 0.368ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.241ns 0.130ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|state[1]~_Duplicate_1 {} } { 0.000ns 0.000ns 0.163ns 1.018ns } { 0.000ns 0.936ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SetTrigTime Decode:inst3|SetTrigTime~clkctrl ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SetTrigTime {} Decode:inst3|SetTrigTime~clkctrl {} ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 1.876ns 0.967ns 0.348ns 1.303ns 1.288ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.000ns 0.130ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.501 ns" { ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31 mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16 core:inst14|state[2]~2_Duplicate_33 core:inst14|state[1]~4_Duplicate_31 core:inst14|state[1]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.501 ns" { ADD_LATCH:inst31|lpm_latch:lpm_latch_component|latches[0] {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~17 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~18 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~21 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~30 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|_~31 {} mux:inst30|lpm_mux:$00001|mux_rrc:auto_generated|result_node[0]~16 {} core:inst14|state[2]~2_Duplicate_33 {} core:inst14|state[1]~4_Duplicate_31 {} core:inst14|state[1]~_Duplicate_1 {} } { 0.000ns 0.928ns 0.333ns 0.199ns 0.363ns 0.199ns 0.220ns 0.645ns 0.209ns 0.608ns } { 0.000ns 0.368ns 0.130ns 0.130ns 0.130ns 0.130ns 0.130ns 0.241ns 0.130ns 0.408ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLKIN' 4103 " "Warning: Can't achieve timing requirement Clock Setup: 'CLKIN' along 4103 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLKIN2 " "Info: No valid register-to-register data paths exist for clock \"CLKIN2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst6\|ASignal:inst6\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a160~porta_datain_reg0 -2.419 ns " "Info: Minimum slack time is -2.419 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst6\|ASignal:inst6\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a160~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.707 ns + Shortest register memory " "Info: + Shortest register to memory delay is 3.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.418 ns) 0.418 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst6\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG FF_X0_Y8_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X0_Y8_N17; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst6\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.212 ns) + CELL(0.077 ns) 3.707 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a160~porta_datain_reg0 2 MEM M9K_X25_Y8_N0 0 " "Info: 2: + IC(3.212 ns) + CELL(0.077 ns) = 3.707 ns; Loc. = M9K_X25_Y8_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a160~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.289 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.495 ns ( 13.35 % ) " "Info: Total cell delay = 0.495 ns ( 13.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 86.65 % ) " "Info: Total interconnect delay = 3.212 ns ( 86.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.707 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 {} } { 0.000ns 3.212ns } { 0.418ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.126 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 6.126 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-1.750 ns + " "Info: + Hold relationship between source and destination is -1.750 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.250 ns " "Info: + Latch edge is 0.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.865 ns + Smallest " "Info: + Smallest clock skew is 7.865 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 7.461 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination memory is 7.461 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -1.754 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.733 ns) 1.807 ns MyUart:inst15\|RdCLK 3 REG FF_X20_Y4_N25 3 " "Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.733 ns) 3.651 ns OutputController:inst13\|RD 4 REG FF_X19_Y12_N25 2 " "Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 4.085 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.624 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.878 ns) 7.461 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a160~porta_datain_reg0 7 MEM M9K_X25_Y8_N0 0 " "Info: 7: + IC(0.959 ns) + CELL(0.878 ns) = 7.461 ns; Loc. = M9K_X25_Y8_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a160~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.837 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5170 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 26.85 % ) " "Info: Total cell delay = 2.474 ns ( 26.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.741 ns ( 73.15 % ) " "Info: Total interconnect delay = 6.741 ns ( 73.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source -0.404 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is -0.404 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G4 64 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.448 ns) -0.404 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst6\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X0_Y8_N17 5 " "Info: 3: + IC(0.969 ns) + CELL(0.448 ns) = -0.404 ns; Loc. = FF_X0_Y8_N17; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst6\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 13.67 % ) " "Info: Total cell delay = 0.448 ns ( 13.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 86.33 % ) " "Info: Total interconnect delay = 2.829 ns ( 86.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.969ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.969ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5170 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.969ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.707 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.707 ns" { AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 {} } { 0.000ns 3.212ns } { 0.418ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.461 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a160~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.959ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.404 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst6|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.969ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 512 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] along 512 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register MyRx:inst1\|DataOut\[4\]~_Duplicate_1 register Decode:inst3\|Data\[4\] -2.366 ns " "Info: Minimum slack time is -2.366 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"MyRx:inst1\|DataOut\[4\]~_Duplicate_1\" and destination register \"Decode:inst3\|Data\[4\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.657 ns + Shortest register register " "Info: + Shortest register to register delay is 0.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MyRx:inst1\|DataOut\[4\]~_Duplicate_1 1 REG FF_X31_Y7_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y7_N31; Fanout = 3; REG Node = 'MyRx:inst1\|DataOut\[4\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyRx:inst1|DataOut[4]~_Duplicate_1 } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.342 ns) 0.657 ns Decode:inst3\|Data\[4\] 2 REG FF_X31_Y7_N19 1 " "Info: 2: + IC(0.315 ns) + CELL(0.342 ns) = 0.657 ns; Loc. = FF_X31_Y7_N19; Fanout = 1; REG Node = 'Decode:inst3\|Data\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { MyRx:inst1|DataOut[4]~_Duplicate_1 Decode:inst3|Data[4] } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.342 ns ( 52.05 % ) " "Info: Total cell delay = 0.342 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.315 ns ( 47.95 % ) " "Info: Total interconnect delay = 0.315 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { MyRx:inst1|DataOut[4]~_Duplicate_1 Decode:inst3|Data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { MyRx:inst1|DataOut[4]~_Duplicate_1 {} Decode:inst3|Data[4] {} } { 0.000ns 0.315ns } { 0.000ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.023 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.023 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.065 ns + Smallest " "Info: + Smallest clock skew is 3.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 6.415 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 6.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.733 ns) 3.576 ns MyRx:inst1\|DataReady 3 REG FF_X28_Y4_N9 3 " "Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 3.576 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.000 ns) 4.933 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G17 70 " "Info: 4: + IC(1.357 ns) + CELL(0.000 ns) = 4.933 ns; Loc. = CLKCTRL_G17; Fanout = 70; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 6.415 ns Decode:inst3\|Data\[4\] 5 REG FF_X31_Y7_N19 1 " "Info: 5: + IC(0.948 ns) + CELL(0.534 ns) = 6.415 ns; Loc. = FF_X31_Y7_N19; Fanout = 1; REG Node = 'Decode:inst3\|Data\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[4] } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 19.75 % ) " "Info: Total cell delay = 1.267 ns ( 19.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.148 ns ( 80.25 % ) " "Info: Total interconnect delay = 5.148 ns ( 80.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[4] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.350 ns - Shortest register " "Info: - Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.534 ns) 3.350 ns MyRx:inst1\|DataOut\[4\]~_Duplicate_1 3 REG FF_X31_Y7_N31 3 " "Info: 3: + IC(0.940 ns) + CELL(0.534 ns) = 3.350 ns; Loc. = FF_X31_Y7_N31; Fanout = 3; REG Node = 'MyRx:inst1\|DataOut\[4\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[4]~_Duplicate_1 } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.94 % ) " "Info: Total cell delay = 0.534 ns ( 15.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.816 ns ( 84.06 % ) " "Info: Total interconnect delay = 2.816 ns ( 84.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[4]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[4] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[4]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[4] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[4]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { MyRx:inst1|DataOut[4]~_Duplicate_1 Decode:inst3|Data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.657 ns" { MyRx:inst1|DataOut[4]~_Duplicate_1 {} Decode:inst3|Data[4] {} } { 0.000ns 0.315ns } { 0.000ns 0.342ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.415 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Data[4] {} } { 0.000ns 1.876ns 0.967ns 1.357ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataOut[4]~_Duplicate_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.350 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataOut[4]~_Duplicate_1 {} } { 0.000ns 1.876ns 0.940ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 96 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] along 96 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] register 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\] register 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\] 502 ps " "Info: Minimum slack time is 502 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]\" and destination register \"16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\] 1 REG FF_X27_Y10_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]_OTERM1206 2 COMB LCCOMB_X27_Y10_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X27_Y10_N0; Fanout = 1; COMB Node = '16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]_OTERM1206'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM1206 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\] 3 REG FF_X27_Y10_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM1206 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM1206 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM1206 {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] destination 3.381 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 3.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 1.860 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G2 121 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.534 ns) 3.381 ns 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\] 3 REG FF_X27_Y10_N1 2 " "Info: 3: + IC(0.987 ns) + CELL(0.534 ns) = 3.381 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.79 % ) " "Info: Total cell delay = 0.534 ns ( 15.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.847 ns ( 84.21 % ) " "Info: Total interconnect delay = 2.847 ns ( 84.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source 3.381 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 3.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 1.860 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G2 121 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.534 ns) 3.381 ns 16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\] 3 REG FF_X27_Y10_N1 2 " "Info: 3: + IC(0.987 ns) + CELL(0.534 ns) = 3.381 ns; Loc. = FF_X27_Y10_N1; Fanout = 2; REG Node = '16Trig:inst4\|QTrig:inst8\|trig:inst\|CMD\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.79 % ) " "Info: Total cell delay = 0.534 ns ( 15.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.847 ns ( 84.21 % ) " "Info: Total interconnect delay = 2.847 ns ( 84.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM1206 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1]_OTERM1206 {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.381 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst8|trig:inst|CMD[1] {} } { 0.000ns 1.860ns 0.987ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 569 ps " "Info: Minimum slack time is 569 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.527 ns + Shortest register register " "Info: + Shortest register to register delay is 0.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG FF_X17_Y10_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X17_Y10_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.130 ns) 0.436 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X17_Y10_N4 1 " "Info: 2: + IC(0.306 ns) + CELL(0.130 ns) = 0.436 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.527 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X17_Y10_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.527 ns; Loc. = FF_X17_Y10_N5; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 41.94 % ) " "Info: Total cell delay = 0.221 ns ( 41.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.306 ns ( 58.06 % ) " "Info: Total interconnect delay = 0.306 ns ( 58.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.000 ns " "Info: + Latch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 1.000 ns " "Info: - Launch edge is 1.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2.000 ns 1.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2.000 ns with  offset of 1.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.375 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 1.860 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G4 64 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 3.375 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X17_Y10_N5 4 " "Info: 3: + IC(0.981 ns) + CELL(0.534 ns) = 3.375 ns; Loc. = FF_X17_Y10_N5; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.82 % ) " "Info: Total cell delay = 0.534 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.841 ns ( 84.18 % ) " "Info: Total interconnect delay = 2.841 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.375 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 1.860 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G4 64 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.534 ns) 3.375 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 3 REG FF_X17_Y10_N13 5 " "Info: 3: + IC(0.981 ns) + CELL(0.534 ns) = 3.375 ns; Loc. = FF_X17_Y10_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.82 % ) " "Info: Total cell delay = 0.534 ns ( 15.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.841 ns ( 84.18 % ) " "Info: Total interconnect delay = 2.841 ns ( 84.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.527 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.306ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.375 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.860ns 0.981ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\] 502 ps " "Info: Minimum slack time is 502 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\] 1 REG FF_X22_Y14_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_3ob.tdf" 84 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]_OTERM99 2 COMB LCCOMB_X22_Y14_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]_OTERM99'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM99 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\] 3 REG FF_X22_Y14_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM99 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_3ob.tdf" 84 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM99 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM99 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 6.449 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) 1.858 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G1 1 " "Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = 1.858 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.243 ns) 3.411 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X19_Y12_N28 1 " "Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = 3.411 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 4.950 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G10 763 " "Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 4.950 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 6.449 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\] 5 REG FF_X22_Y14_N3 3 " "Info: 5: + IC(0.965 ns) + CELL(0.534 ns) = 6.449 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_3ob.tdf" 84 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 12.05 % ) " "Info: Total cell delay = 0.777 ns ( 12.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 87.95 % ) " "Info: Total interconnect delay = 5.672 ns ( 87.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 6.449 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) 1.858 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G1 1 " "Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = 1.858 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.243 ns) 3.411 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X19_Y12_N28 1 " "Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = 3.411 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 4.950 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G10 763 " "Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 4.950 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 6.449 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\] 5 REG FF_X22_Y14_N3 3 " "Info: 5: + IC(0.965 ns) + CELL(0.534 ns) = 6.449 ns; Loc. = FF_X22_Y14_N3; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_3ob:rd_ptr_msb\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_3ob.tdf" 84 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 12.05 % ) " "Info: Total cell delay = 0.777 ns ( 12.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 87.95 % ) " "Info: Total interconnect delay = 5.672 ns ( 87.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_3ob.tdf" 84 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/cntr_3ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_3ob.tdf" 84 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM99 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9]_OTERM99 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[9] {} } { 0.000ns 1.858ns 1.310ns 1.539ns 0.965ns } { 0.000ns 0.000ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] register 16Trig:inst4\|QTrig:inst9\|trig:inst3\|CMD\[3\] register TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\] -833 ps " "Info: Minimum slack time is -833 ps for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"16Trig:inst4\|QTrig:inst9\|trig:inst3\|CMD\[3\]\" and destination register \"TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.623 ns + Shortest register register " "Info: + Shortest register to register delay is 1.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16Trig:inst4\|QTrig:inst9\|trig:inst3\|CMD\[3\] 1 REG FF_X27_Y7_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y7_N29; Fanout = 1; REG Node = '16Trig:inst4\|QTrig:inst9\|trig:inst3\|CMD\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns 16Trig:inst4\|inst12~6 2 COMB LCCOMB_X27_Y7_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X27_Y7_N28; Fanout = 1; COMB Node = '16Trig:inst4\|inst12~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] 16Trig:inst4|inst12~6 } "NODE_NAME" } } { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/16Trig.bdf" { { 512 680 744 592 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.307 ns) 1.532 ns 16Trig:inst4\|inst12 3 COMB LCCOMB_X30_Y8_N26 1 " "Info: 3: + IC(0.856 ns) + CELL(0.307 ns) = 1.532 ns; Loc. = LCCOMB_X30_Y8_N26; Fanout = 1; COMB Node = '16Trig:inst4\|inst12'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { 16Trig:inst4|inst12~6 16Trig:inst4|inst12 } "NODE_NAME" } } { "16Trig.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/16Trig.bdf" { { 512 680 744 592 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.623 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\] 4 REG FF_X30_Y8_N27 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.623 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { 16Trig:inst4|inst12 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.767 ns ( 47.26 % ) " "Info: Total cell delay = 0.767 ns ( 47.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.856 ns ( 52.74 % ) " "Info: Total interconnect delay = 0.856 ns ( 52.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] 16Trig:inst4|inst12~6 16Trig:inst4|inst12 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] {} 16Trig:inst4|inst12~6 {} 16Trig:inst4|inst12 {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 0.000ns 0.856ns 0.000ns } { 0.000ns 0.369ns 0.307ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.456 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.456 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.498 ns + Smallest " "Info: + Smallest clock skew is 2.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] destination 2.179 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 2.179 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]  -3.681 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.127 ns CLKD16:inst5\|CLKout 3 REG FF_X38_Y15_N7 3 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.000 ns) 0.695 ns CLKD16:inst5\|CLKout~clkctrl 4 COMB CLKCTRL_G9 67 " "Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5\|CLKout~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 2.179 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\] 5 REG FF_X30_Y8_N27 2 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 2.179 ns; Loc. = FF_X30_Y8_N27; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[63\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.62 % ) " "Info: Total cell delay = 1.267 ns ( 21.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.593 ns ( 78.38 % ) " "Info: Total interconnect delay = 4.593 ns ( 78.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source -0.319 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is -0.319 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G2 121 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.534 ns) -0.319 ns 16Trig:inst4\|QTrig:inst9\|trig:inst3\|CMD\[3\] 3 REG FF_X27_Y7_N29 1 " "Info: 3: + IC(0.968 ns) + CELL(0.534 ns) = -0.319 ns; Loc. = FF_X27_Y7_N29; Fanout = 1; REG Node = '16Trig:inst4\|QTrig:inst9\|trig:inst3\|CMD\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.88 % ) " "Info: Total cell delay = 0.534 ns ( 15.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.828 ns ( 84.12 % ) " "Info: Total interconnect delay = 2.828 ns ( 84.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] {} } { 0.000ns 1.860ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] {} } { 0.000ns 1.860ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] {} } { 0.000ns 1.860ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.623 ns" { 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] 16Trig:inst4|inst12~6 16Trig:inst4|inst12 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.623 ns" { 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] {} 16Trig:inst4|inst12~6 {} 16Trig:inst4|inst12 {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 0.000ns 0.856ns 0.000ns } { 0.000ns 0.369ns 0.307ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.179 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl {} CLKD16:inst5|CLKout {} CLKD16:inst5|CLKout~clkctrl {} TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[63] {} } { 0.000ns 1.860ns 0.961ns 0.822ns 0.950ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.319 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst3|CMD[3] {} } { 0.000ns 1.860ns 0.968ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 3 " "Warning: Can't achieve minimum setup and hold requirement PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] along 3 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN register 16Trig:inst4\|QTrig:inst9\|trig:inst2\|XinReg\[1\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a163~porta_datain_reg0 -3.327 ns " "Info: Minimum slack time is -3.327 ns for clock \"CLKIN\" between source register \"16Trig:inst4\|QTrig:inst9\|trig:inst2\|XinReg\[1\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a163~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.293 ns + Shortest register memory " "Info: + Shortest register to memory delay is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16Trig:inst4\|QTrig:inst9\|trig:inst2\|XinReg\[1\] 1 REG FF_X26_Y8_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y8_N21; Fanout = 6; REG Node = '16Trig:inst4\|QTrig:inst9\|trig:inst2\|XinReg\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.216 ns) + CELL(0.077 ns) 4.293 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a163~porta_datain_reg0 2 MEM M9K_X25_Y10_N0 0 " "Info: 2: + IC(4.216 ns) + CELL(0.077 ns) = 4.293 ns; Loc. = M9K_X25_Y10_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a163~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 1.79 % ) " "Info: Total cell delay = 0.077 ns ( 1.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.216 ns ( 98.21 % ) " "Info: Total interconnect delay = 4.216 ns ( 98.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.293 ns" { 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 {} } { 0.000ns 4.216ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.620 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 7.620 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 2.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.632 ns + Smallest " "Info: + Smallest clock skew is 7.632 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 7.328 ns + Longest memory " "Info: + Longest clock path from clock \"CLKIN\" to destination memory is 7.328 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.733 ns) 2.583 ns core:inst14\|ENWFIFO 3 REG FF_X17_Y12_N1 14 " "Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 3.018 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X17_Y12_N10 49 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.342 ns) 3.948 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.487 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.878 ns) 7.328 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a163~porta_datain_reg0 7 MEM M9K_X25_Y10_N0 0 " "Info: 7: + IC(0.963 ns) + CELL(0.878 ns) = 7.328 ns; Loc. = M9K_X25_Y10_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a163~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.019 ns ( 41.20 % ) " "Info: Total cell delay = 3.019 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.309 ns ( 58.80 % ) " "Info: Total interconnect delay = 4.309 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.328 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.963ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] source -0.304 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is -0.304 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G2 121 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G2; Fanout = 121; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.534 ns) -0.304 ns 16Trig:inst4\|QTrig:inst9\|trig:inst2\|XinReg\[1\] 3 REG FF_X26_Y8_N21 6 " "Info: 3: + IC(0.983 ns) + CELL(0.534 ns) = -0.304 ns; Loc. = FF_X26_Y8_N21; Fanout = 6; REG Node = '16Trig:inst4\|QTrig:inst9\|trig:inst2\|XinReg\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] } "NODE_NAME" } } { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.81 % ) " "Info: Total cell delay = 0.534 ns ( 15.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.843 ns ( 84.19 % ) " "Info: Total interconnect delay = 2.843 ns ( 84.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] {} } { 0.000ns 1.860ns 0.983ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.328 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.963ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] {} } { 0.000ns 1.860ns 0.983ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "trig.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/trig.v" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 5266 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.328 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.963ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] {} } { 0.000ns 1.860ns 0.983ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.293 ns" { 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.293 ns" { 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 {} } { 0.000ns 4.216ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.328 ns" { CLKIN {} CLKIN~input {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a163~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.914ns 0.305ns 0.588ns 1.539ns 0.963ns } { 0.000ns 0.936ns 0.733ns 0.130ns 0.342ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "-0.304 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} 16Trig:inst4|QTrig:inst9|trig:inst2|XinReg[1] {} } { 0.000ns 1.860ns 0.983ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLKIN 521 " "Warning: Can't achieve minimum setup and hold requirement CLKIN along 521 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 23 " "Warning: Can't achieve timing requirement tsu along 23 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN pin Xin\[15\] register AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] -636 ps " "Info: Slack time is -636 ps for clock \"CLKIN\" between source pin \"Xin\[15\]\" and destination register \"AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "2.000 ns + register " "Info: + tsu requirement for source pin and destination register is 2.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "2.636 ns - " "Info: - tsu from clock to input pin is 2.636 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.137 ns + Longest pin register " "Info: + Longest pin to register delay is 1.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Xin\[15\] 1 PIN PIN_V21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V21; Fanout = 1; PIN Node = 'Xin\[15\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[15] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.926 ns) 0.926 ns Xin\[15\]~input 2 COMB IOIBUF_X41_Y8_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.926 ns) = 0.926 ns; Loc. = IOIBUF_X41_Y8_N22; Fanout = 2; COMB Node = 'Xin\[15\]~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { Xin[15] Xin[15]~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.211 ns) 1.137 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X41_Y8_N24 5 " "Info: 3: + IC(0.000 ns) + CELL(0.211 ns) = 1.137 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.211 ns" { Xin[15]~input AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 100.00 % ) " "Info: Total cell delay = 1.137 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { Xin[15] Xin[15]~input AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.137 ns" { Xin[15] {} Xin[15]~input {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.926ns 0.211ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] -4.681 ns - " "Info: - Offset between input clock \"CLKIN\" and output clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -4.681 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.088 ns + " "Info: + Micro setup delay of destination is 0.088 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.270 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) 1.860 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G4 64 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = 1.860 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.448 ns) 3.270 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X41_Y8_N24 5 " "Info: 3: + IC(0.962 ns) + CELL(0.448 ns) = 3.270 ns; Loc. = FF_X41_Y8_N24; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.448 ns ( 13.70 % ) " "Info: Total cell delay = 0.448 ns ( 13.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 86.30 % ) " "Info: Total interconnect delay = 2.822 ns ( 86.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.962ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { Xin[15] Xin[15]~input AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.137 ns" { Xin[15] {} Xin[15]~input {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.926ns 0.211ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.962ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.137 ns" { Xin[15] Xin[15]~input AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.137 ns" { Xin[15] {} Xin[15]~input {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.926ns 0.211ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.270 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1] {} PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.860ns 0.962ns } { 0.000ns 0.000ns 0.448ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 360 " "Warning: Can't achieve timing requirement tco along 360 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a385 pin SOUT\[1\] -8.871 ns " "Info: Slack time is -8.871 ns for clock \"CLKIN\" between source memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a385\" and destination pin \"SOUT\[1\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "4.000 ns + memory " "Info: + tco requirement for source memory and destination pin is 4.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "12.871 ns - " "Info: - tco from clock to output pin is 12.871 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] -1.754 ns + " "Info: + Offset between input clock \"CLKIN\" and output clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -1.754 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] source 9.142 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source memory is 9.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.733 ns) 3.561 ns MyUart:inst15\|RdCLK 3 REG FF_X20_Y4_N25 3 " "Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 3.561 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.733 ns) 5.405 ns OutputController:inst13\|RD 4 REG FF_X19_Y12_N25 2 " "Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 5.405 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 5.839 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 5.839 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 7.378 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 7.378 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.812 ns) 9.142 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a385 7 MEM M9K_X25_Y19_N0 1 " "Info: 7: + IC(0.952 ns) + CELL(0.812 ns) = 9.142 ns; Loc. = M9K_X25_Y19_N0; Fanout = 1; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a385'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 12370 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 26.34 % ) " "Info: Total cell delay = 2.408 ns ( 26.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.734 ns ( 73.66 % ) " "Info: Total interconnect delay = 6.734 ns ( 73.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.952ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.812ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.255 ns + " "Info: + Micro clock to output delay of source is 0.255 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 12370 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.228 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.046 ns) 0.046 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a385 1 MEM M9K_X25_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.046 ns) = 0.046 ns; Loc. = M9K_X25_Y19_N0; Fanout = 1; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a385'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/altsyncram_sch3.tdf" 12370 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.243 ns) 1.202 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[1\]~60 2 COMB LCCOMB_X24_Y17_N28 1 " "Info: 2: + IC(0.913 ns) + CELL(0.243 ns) = 1.202 ns; Loc. = LCCOMB_X24_Y17_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[1\]~60'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.156 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 } "NODE_NAME" } } { "db/mux_0pb.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_0pb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.197 ns) + CELL(0.130 ns) 1.529 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[1\]~61 3 COMB LCCOMB_X24_Y17_N26 3 " "Info: 3: + IC(0.197 ns) + CELL(0.130 ns) = 1.529 ns; Loc. = LCCOMB_X24_Y17_N26; Fanout = 3; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|mux_0pb:mux3\|result_node\[1\]~61'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.327 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 } "NODE_NAME" } } { "db/mux_0pb.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/mux_0pb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(2.216 ns) 5.228 ns SOUT\[1\]~output 4 COMB IOOBUF_X41_Y20_N16 1 " "Info: 4: + IC(1.483 ns) + CELL(2.216 ns) = 5.228 ns; Loc. = IOOBUF_X41_Y20_N16; Fanout = 1; COMB Node = 'SOUT\[1\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 SOUT[1]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.228 ns SOUT\[1\] 5 PIN PIN_J16 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 5.228 ns; Loc. = PIN_J16; Fanout = 0; PIN Node = 'SOUT\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { SOUT[1]~output SOUT[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.635 ns ( 50.40 % ) " "Info: Total cell delay = 2.635 ns ( 50.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 49.60 % ) " "Info: Total interconnect delay = 2.593 ns ( 49.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 SOUT[1]~output SOUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.228 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 {} SOUT[1]~output {} SOUT[1] {} } { 0.000ns 0.913ns 0.197ns 1.483ns 0.000ns } { 0.046ns 0.243ns 0.130ns 2.216ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.952ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.812ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 SOUT[1]~output SOUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.228 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 {} SOUT[1]~output {} SOUT[1] {} } { 0.000ns 0.913ns 0.197ns 1.483ns 0.000ns } { 0.046ns 0.243ns 0.130ns 2.216ns 0.000ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 {} } { 0.000ns 1.876ns 0.952ns 1.111ns 0.304ns 1.539ns 0.952ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.130ns 0.000ns 0.812ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 SOUT[1]~output SOUT[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.228 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a385 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~60 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|mux_0pb:mux3|result_node[1]~61 {} SOUT[1]~output {} SOUT[1] {} } { 0.000ns 0.913ns 0.197ns 1.483ns 0.000ns } { 0.046ns 0.243ns 0.130ns 2.216ns 0.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] pin TestOut\[13\] -4.162 ns " "Info: Slack time is -4.162 ns between source register \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" and destination pin \"TestOut\[13\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 2.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.162 ns - Longest register pin " "Info: - Longest register to pin delay is 6.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G14 5 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.346 ns) + CELL(0.347 ns) 3.572 ns RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\] 3 COMB LCCOMB_X1_Y5_N16 4 " "Info: 3: + IC(1.346 ns) + CELL(0.347 ns) = 3.572 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 4; COMB Node = 'RandomSeq:inst8\|TestOutput:inst4\|Allout\[12\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12] } "NODE_NAME" } } { "testoutput.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/testoutput.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(2.266 ns) 6.162 ns TestOut\[13\]~output 4 COMB IOOBUF_X0_Y5_N16 1 " "Info: 4: + IC(0.324 ns) + CELL(2.266 ns) = 6.162 ns; Loc. = IOOBUF_X0_Y5_N16; Fanout = 1; COMB Node = 'TestOut\[13\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { RandomSeq:inst8|TestOutput:inst4|Allout[12] TestOut[13]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 6.162 ns TestOut\[13\] 5 PIN PIN_AA1 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 6.162 ns; Loc. = PIN_AA1; Fanout = 0; PIN Node = 'TestOut\[13\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[13]~output TestOut[13] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.613 ns ( 42.41 % ) " "Info: Total cell delay = 2.613 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.549 ns ( 57.59 % ) " "Info: Total interconnect delay = 3.549 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12] TestOut[13]~output TestOut[13] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12] {} TestOut[13]~output {} TestOut[13] {} } { 0.000ns 1.879ns 1.346ns 0.324ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.266ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|TestOutput:inst4|Allout[12] TestOut[13]~output TestOut[13] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|TestOutput:inst4|Allout[12] {} TestOut[13]~output {} TestOut[13] {} } { 0.000ns 1.879ns 1.346ns 0.324ns 0.000ns } { 0.000ns 0.000ns 0.347ns 2.266ns 0.000ns } "" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tpd 24 " "Warning: Can't achieve timing requirement tpd along 24 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN pin Reload1 register core:inst14\|timecalc\[0\]_OTERM511 3.755 ns " "Info: Minimum slack time is 3.755 ns for clock \"CLKIN\" between source pin \"Reload1\" and destination register \"core:inst14\|timecalc\[0\]_OTERM511\"" { { "Info" "ITDB_FULL_TH_REQUIREMENT" "4.000 ns + register " "Info: + th requirement for source pin and destination register is 4.000 ns" {  } {  } 0 0 "%2!c! th requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TH_RESULT" "0.245 ns - " "Info: - th from clock to input pin is 0.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.599 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 2.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 2.599 ns core:inst14\|timecalc\[0\]_OTERM511 4 REG FF_X30_Y4_N31 1 " "Info: 4: + IC(0.966 ns) + CELL(0.534 ns) = 2.599 ns; Loc. = FF_X30_Y4_N31; Fanout = 1; REG Node = 'core:inst14\|timecalc\[0\]_OTERM511'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLKIN~inputclkctrl core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.56 % ) " "Info: Total cell delay = 1.470 ns ( 56.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 43.44 % ) " "Info: Total interconnect delay = 1.129 ns ( 43.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|timecalc[0]_OTERM511 {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.511 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reload1 1 PIN PIN_T14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T14; Fanout = 1; PIN Node = 'Reload1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Reload1~input 2 COMB IOIBUF_X32_Y0_N15 2 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOIBUF_X32_Y0_N15; Fanout = 2; COMB Node = 'Reload1~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { Reload1 Reload1~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.241 ns) 2.061 ns inst54~0 3 COMB LCCOMB_X30_Y4_N24 4 " "Info: 3: + IC(0.968 ns) + CELL(0.241 ns) = 2.061 ns; Loc. = LCCOMB_X30_Y4_N24; Fanout = 4; COMB Node = 'inst54~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { Reload1~input inst54~0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 696 240 304 744 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.130 ns) 2.420 ns core:inst14\|timecalc\[0\]_OTERM511~feeder 4 COMB LCCOMB_X30_Y4_N30 1 " "Info: 4: + IC(0.229 ns) + CELL(0.130 ns) = 2.420 ns; Loc. = LCCOMB_X30_Y4_N30; Fanout = 1; COMB Node = 'core:inst14\|timecalc\[0\]_OTERM511~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { inst54~0 core:inst14|timecalc[0]_OTERM511~feeder } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 2.511 ns core:inst14\|timecalc\[0\]_OTERM511 5 REG FF_X30_Y4_N31 1 " "Info: 5: + IC(0.000 ns) + CELL(0.091 ns) = 2.511 ns; Loc. = FF_X30_Y4_N31; Fanout = 1; REG Node = 'core:inst14\|timecalc\[0\]_OTERM511'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { core:inst14|timecalc[0]_OTERM511~feeder core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.314 ns ( 52.33 % ) " "Info: Total cell delay = 1.314 ns ( 52.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.197 ns ( 47.67 % ) " "Info: Total interconnect delay = 1.197 ns ( 47.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { Reload1 Reload1~input inst54~0 core:inst14|timecalc[0]_OTERM511~feeder core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { Reload1 {} Reload1~input {} inst54~0 {} core:inst14|timecalc[0]_OTERM511~feeder {} core:inst14|timecalc[0]_OTERM511 {} } { 0.000ns 0.000ns 0.968ns 0.229ns 0.000ns } { 0.000ns 0.852ns 0.241ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|timecalc[0]_OTERM511 {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { Reload1 Reload1~input inst54~0 core:inst14|timecalc[0]_OTERM511~feeder core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { Reload1 {} Reload1~input {} inst54~0 {} core:inst14|timecalc[0]_OTERM511~feeder {} core:inst14|timecalc[0]_OTERM511 {} } { 0.000ns 0.000ns 0.968ns 0.229ns 0.000ns } { 0.000ns 0.852ns 0.241ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! th from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.599 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.599 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} core:inst14|timecalc[0]_OTERM511 {} } { 0.000ns 0.000ns 0.163ns 0.966ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { Reload1 Reload1~input inst54~0 core:inst14|timecalc[0]_OTERM511~feeder core:inst14|timecalc[0]_OTERM511 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { Reload1 {} Reload1~input {} inst54~0 {} core:inst14|timecalc[0]_OTERM511~feeder {} core:inst14|timecalc[0]_OTERM511 {} } { 0.000ns 0.000ns 0.968ns 0.229ns 0.000ns } { 0.000ns 0.852ns 0.241ns 0.130ns 0.091ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ClrFIFO~_Duplicate_1 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 302 ps " "Info: Slack time is 302 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ClrFIFO~_Duplicate_1\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "8.077 ns - " "Info: - Data arrival time is 8.077 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.610 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.610 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 2.610 ns core:inst14\|ClrFIFO~_Duplicate_1 4 REG FF_X15_Y12_N13 93 " "Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.32 % ) " "Info: Total cell delay = 1.470 ns ( 56.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 43.68 % ) " "Info: Total interconnect delay = 1.140 ns ( 43.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.268 ns + Longest register register " "Info: + Longest register to register delay is 5.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO~_Duplicate_1 1 REG FF_X15_Y12_N13 93 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.518 ns) + CELL(0.750 ns) 5.268 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 2 REG FF_X27_Y4_N17 6 " "Info: 2: + IC(4.518 ns) + CELL(0.750 ns) = 5.268 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 14.24 % ) " "Info: Total cell delay = 0.750 ns ( 14.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 85.76 % ) " "Info: Total interconnect delay = 4.518 ns ( 85.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.379 ns + " "Info: + Data required time is 8.379 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.250 ns " "Info: + Latch edge is 1.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 7.114 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 7.114 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -1.754 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.733 ns) 1.807 ns MyUart:inst15\|RdCLK 3 REG FF_X20_Y4_N25 3 " "Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.733 ns) 3.651 ns OutputController:inst13\|RD 4 REG FF_X19_Y12_N25 2 " "Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 4.085 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.624 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.534 ns) 7.114 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 7 REG FF_X27_Y4_N17 6 " "Info: 7: + IC(0.956 ns) + CELL(0.534 ns) = 7.114 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.130 ns ( 24.02 % ) " "Info: Total cell delay = 2.130 ns ( 24.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 75.98 % ) " "Info: Total interconnect delay = 6.738 ns ( 75.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|state\[3\]~_Duplicate_2 register inst49 297 ps " "Info: Slack time is 297 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|state\[3\]~_Duplicate_2\" and destination register \"inst49\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "4.112 ns - " "Info: - Data arrival time is 4.112 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.600 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.600 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.534 ns) 2.600 ns core:inst14\|state\[3\]~_Duplicate_2 4 REG FF_X31_Y4_N13 16 " "Info: 4: + IC(0.967 ns) + CELL(0.534 ns) = 2.600 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14\|state\[3\]~_Duplicate_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.54 % ) " "Info: Total cell delay = 1.470 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.130 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.313 ns + Longest register register " "Info: + Longest register to register delay is 1.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|state\[3\]~_Duplicate_2 1 REG FF_X31_Y4_N13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14\|state\[3\]~_Duplicate_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.750 ns) 1.313 ns inst49 2 REG FF_X30_Y4_N3 2 " "Info: 2: + IC(0.563 ns) + CELL(0.750 ns) = 1.313 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 57.12 % ) " "Info: Total cell delay = 0.750 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 42.88 % ) " "Info: Total interconnect delay = 0.563 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "4.409 ns + " "Info: + Data required time is 4.409 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.312 ns " "Info: + Latch edge is 0.312 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 4.082 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 4.082 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -1.754 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.733 ns) 1.822 ns MyRx:inst1\|DataReady 3 REG FF_X28_Y4_N9 3 " "Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.733 ns) 2.903 ns Decode:inst3\|SoftReload 4 REG FF_X28_Y4_N25 2 " "Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.903 ns; Loc. = FF_X28_Y4_N25; Fanout = 2; REG Node = 'Decode:inst3\|SoftReload'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { MyRx:inst1|DataReady Decode:inst3|SoftReload } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.534 ns) 4.082 ns inst49 5 REG FF_X30_Y4_N3 2 " "Info: 5: + IC(0.645 ns) + CELL(0.534 ns) = 4.082 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 34.27 % ) " "Info: Total cell delay = 2.000 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.836 ns ( 65.73 % ) " "Info: Total interconnect delay = 3.836 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO~_Duplicate_1 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 -1.303 ns " "Info: Slack time is -1.303 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO~_Duplicate_1\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "8.077 ns - " "Info: - Data arrival time is 8.077 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.610 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.610 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 2.610 ns core:inst14\|ClrFIFO~_Duplicate_1 4 REG FF_X15_Y12_N13 93 " "Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.32 % ) " "Info: Total cell delay = 1.470 ns ( 56.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 43.68 % ) " "Info: Total interconnect delay = 1.140 ns ( 43.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.268 ns + Longest register register " "Info: + Longest register to register delay is 5.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO~_Duplicate_1 1 REG FF_X15_Y12_N13 93 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.518 ns) + CELL(0.750 ns) 5.268 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 2 REG FF_X27_Y4_N17 6 " "Info: 2: + IC(4.518 ns) + CELL(0.750 ns) = 5.268 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 14.24 % ) " "Info: Total cell delay = 0.750 ns ( 14.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 85.76 % ) " "Info: Total interconnect delay = 4.518 ns ( 85.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "6.774 ns + " "Info: + Data required time is 6.774 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 2.759 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) -1.823 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G1 1 " "Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.243 ns) -0.270 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X19_Y12_N28 1 " "Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 1.269 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G10 763 " "Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.534 ns) 2.759 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 5 REG FF_X27_Y4_N17 6 " "Info: 5: + IC(0.956 ns) + CELL(0.534 ns) = 2.759 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 12.07 % ) " "Info: Total cell delay = 0.777 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.663 ns ( 87.93 % ) " "Info: Total interconnect delay = 5.663 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Recovery: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' 93 " "Warning: Can't achieve timing requirement Recovery: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]' along 93 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 register TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\] -6.976 ns " "Info: Slack time is -6.976 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6\" and destination register \"TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "9.418 ns - " "Info: - Data arrival time is 9.418 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] source 7.114 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to source register is 7.114 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -1.754 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.733 ns) 1.807 ns MyUart:inst15\|RdCLK 3 REG FF_X20_Y4_N25 3 " "Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.733 ns) 3.651 ns OutputController:inst13\|RD 4 REG FF_X19_Y12_N25 2 " "Info: 4: + IC(1.111 ns) + CELL(0.733 ns) = 3.651 ns; Loc. = FF_X19_Y12_N25; Fanout = 2; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.844 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 4.085 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 4.085 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.624 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.624 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.534 ns) 7.114 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 7 REG FF_X27_Y4_N17 6 " "Info: 7: + IC(0.956 ns) + CELL(0.534 ns) = 7.114 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.130 ns ( 24.02 % ) " "Info: Total cell delay = 2.130 ns ( 24.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.738 ns ( 75.98 % ) " "Info: Total interconnect delay = 6.738 ns ( 75.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.105 ns + Longest register register " "Info: + Longest register to register delay is 2.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 1 REG FF_X27_Y4_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.130 ns) 0.469 ns inst7~1_Duplicate_13_Duplicate 2 COMB LCCOMB_X27_Y4_N20 8 " "Info: 2: + IC(0.339 ns) + CELL(0.130 ns) = 0.469 ns; Loc. = LCCOMB_X27_Y4_N20; Fanout = 8; COMB Node = 'inst7~1_Duplicate_13_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_13_Duplicate } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 728 1472 1536 776 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.750 ns) 2.105 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\] 3 REG FF_X30_Y7_N25 2 " "Info: 3: + IC(0.886 ns) + CELL(0.750 ns) = 2.105 ns; Loc. = FF_X30_Y7_N25; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { inst7~1_Duplicate_13_Duplicate TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.880 ns ( 41.81 % ) " "Info: Total cell delay = 0.880 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.225 ns ( 58.19 % ) " "Info: Total interconnect delay = 1.225 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_13_Duplicate TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_13_Duplicate TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "2.442 ns + " "Info: + Data required time is 2.442 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.250 ns " "Info: + Latch edge is 0.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] destination 2.177 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 2.177 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.127 ns CLKD16:inst5\|CLKout 3 REG FF_X38_Y15_N7 3 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.000 ns) 0.695 ns CLKD16:inst5\|CLKout~clkctrl 4 COMB CLKCTRL_G9 67 " "Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5\|CLKout~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 2.177 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\] 5 REG FF_X30_Y7_N25 2 " "Info: 5: + IC(0.948 ns) + CELL(0.534 ns) = 2.177 ns; Loc. = FF_X30_Y7_N25; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[29\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.63 % ) " "Info: Total cell delay = 1.267 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.591 ns ( 78.37 % ) " "Info: Total interconnect delay = 4.591 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.105 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_13_Duplicate TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[29] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.114 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Recovery: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]' 228 " "Warning: Can't achieve timing requirement Recovery: 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]' along 228 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register core:inst14\|ClrFIFO~_Duplicate_1 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 18.915 ns " "Info: Slack time is 18.915 ns for clock \"CLKIN\" between source register \"core:inst14\|ClrFIFO~_Duplicate_1\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "8.077 ns - " "Info: - Data arrival time is 8.077 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.610 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 2.610 ns core:inst14\|ClrFIFO~_Duplicate_1 4 REG FF_X15_Y12_N13 93 " "Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.32 % ) " "Info: Total cell delay = 1.470 ns ( 56.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 43.68 % ) " "Info: Total interconnect delay = 1.140 ns ( 43.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.268 ns + Longest register register " "Info: + Longest register to register delay is 5.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO~_Duplicate_1 1 REG FF_X15_Y12_N13 93 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.518 ns) + CELL(0.750 ns) 5.268 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 2 REG FF_X27_Y4_N17 6 " "Info: 2: + IC(4.518 ns) + CELL(0.750 ns) = 5.268 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 14.24 % ) " "Info: Total cell delay = 0.750 ns ( 14.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.518 ns ( 85.76 % ) " "Info: Total interconnect delay = 4.518 ns ( 85.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "26.992 ns + " "Info: + Data required time is 26.992 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 6.977 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 6.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.733 ns) 2.583 ns core:inst14\|ENWFIFO 3 REG FF_X17_Y12_N1 14 " "Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 3.018 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X17_Y12_N10 49 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.342 ns) 3.948 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.487 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.534 ns) 6.977 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 7 REG FF_X27_Y4_N17 6 " "Info: 7: + IC(0.956 ns) + CELL(0.534 ns) = 6.977 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.675 ns ( 38.34 % ) " "Info: Total cell delay = 2.675 ns ( 38.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.302 ns ( 61.66 % ) " "Info: Total interconnect delay = 4.302 ns ( 61.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.977 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.977 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.268 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.977 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ENOUT~_Duplicate_1 register OutputController:inst13\|tIndex\[0\]~_Duplicate_1_OTERM1122_OTERM1214 17.756 ns " "Info: Minimum slack time is 17.756 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ENOUT~_Duplicate_1\" and destination register \"OutputController:inst13\|tIndex\[0\]~_Duplicate_1_OTERM1122_OTERM1214\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "26.512 ns + " "Info: + Data arrival time is 26.512 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 20.000 ns " "Info: + Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.611 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.611 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.534 ns) 2.611 ns core:inst14\|ENOUT~_Duplicate_1 4 REG FF_X20_Y12_N21 6 " "Info: 4: + IC(0.978 ns) + CELL(0.534 ns) = 2.611 ns; Loc. = FF_X20_Y12_N21; Fanout = 6; REG Node = 'core:inst14\|ENOUT~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { CLKIN~inputclkctrl core:inst14|ENOUT~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.30 % ) " "Info: Total cell delay = 1.470 ns ( 56.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 43.70 % ) " "Info: Total interconnect delay = 1.141 ns ( 43.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ENOUT~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.702 ns + Shortest register register " "Info: + Shortest register to register delay is 3.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENOUT~_Duplicate_1 1 REG FF_X20_Y12_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y12_N21; Fanout = 6; REG Node = 'core:inst14\|ENOUT~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(0.000 ns) 1.998 ns core:inst14\|ENOUT~clkctrl 2 COMB CLKCTRL_G12 313 " "Info: 2: + IC(1.998 ns) + CELL(0.000 ns) = 1.998 ns; Loc. = CLKCTRL_G12; Fanout = 313; COMB Node = 'core:inst14\|ENOUT~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { core:inst14|ENOUT~_Duplicate_1 core:inst14|ENOUT~clkctrl } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.750 ns) 3.702 ns OutputController:inst13\|tIndex\[0\]~_Duplicate_1_OTERM1122_OTERM1214 3 REG FF_X27_Y15_N23 1 " "Info: 3: + IC(0.954 ns) + CELL(0.750 ns) = 3.702 ns; Loc. = FF_X27_Y15_N23; Fanout = 1; REG Node = 'OutputController:inst13\|tIndex\[0\]~_Duplicate_1_OTERM1122_OTERM1214'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { core:inst14|ENOUT~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 20.26 % ) " "Info: Total cell delay = 0.750 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.952 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.952 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { core:inst14|ENOUT~_Duplicate_1 core:inst14|ENOUT~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { core:inst14|ENOUT~_Duplicate_1 core:inst14|ENOUT~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ENOUT~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "8.756 ns - " "Info: - Data required time is 8.756 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 1.250 ns " "Info: + Latch edge is 1.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3906.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 3906.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 7.349 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 7.349 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -1.754 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 16 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G19; Fanout = 16; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.733 ns) 1.807 ns MyUart:inst15\|RdCLK 3 REG FF_X20_Y4_N25 3 " "Info: 3: + IC(0.952 ns) + CELL(0.733 ns) = 1.807 ns; Loc. = FF_X20_Y4_N25; Fanout = 3; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.046 ns) + CELL(0.000 ns) 5.853 ns MyUart:inst15\|RdCLK~clkctrl 4 COMB CLKCTRL_G16 335 " "Info: 4: + IC(4.046 ns) + CELL(0.000 ns) = 5.853 ns; Loc. = CLKCTRL_G16; Fanout = 335; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.046 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.534 ns) 7.349 ns OutputController:inst13\|tIndex\[0\]~_Duplicate_1_OTERM1122_OTERM1214 5 REG FF_X27_Y15_N23 1 " "Info: 5: + IC(0.962 ns) + CELL(0.534 ns) = 7.349 ns; Loc. = FF_X27_Y15_N23; Fanout = 1; REG Node = 'OutputController:inst13\|tIndex\[0\]~_Duplicate_1_OTERM1122_OTERM1214'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } } { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 13.92 % ) " "Info: Total cell delay = 1.267 ns ( 13.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.836 ns ( 86.08 % ) " "Info: Total interconnect delay = 7.836 ns ( 86.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "outputcontroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/outputcontroller.v" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.702 ns" { core:inst14|ENOUT~_Duplicate_1 core:inst14|ENOUT~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tIndex[0]~_Duplicate_1_OTERM1122_OTERM1214 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ENOUT~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|state\[3\]~_Duplicate_2 register inst49 19.561 ns " "Info: Minimum slack time is 19.561 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|state\[3\]~_Duplicate_2\" and destination register \"inst49\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "24.112 ns + " "Info: + Data arrival time is 24.112 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 20.000 ns " "Info: + Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.600 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.600 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.534 ns) 2.600 ns core:inst14\|state\[3\]~_Duplicate_2 4 REG FF_X31_Y4_N13 16 " "Info: 4: + IC(0.967 ns) + CELL(0.534 ns) = 2.600 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14\|state\[3\]~_Duplicate_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.54 % ) " "Info: Total cell delay = 1.470 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.130 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.313 ns + Shortest register register " "Info: + Shortest register to register delay is 1.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|state\[3\]~_Duplicate_2 1 REG FF_X31_Y4_N13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y4_N13; Fanout = 16; REG Node = 'core:inst14\|state\[3\]~_Duplicate_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.750 ns) 1.313 ns inst49 2 REG FF_X30_Y4_N3 2 " "Info: 2: + IC(0.563 ns) + CELL(0.750 ns) = 1.313 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 57.12 % ) " "Info: Total cell delay = 0.750 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 42.88 % ) " "Info: Total interconnect delay = 0.563 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "4.551 ns - " "Info: - Data required time is 4.551 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.312 ns " "Info: + Latch edge is 0.312 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 976.562 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 976.562 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 4.082 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 4.082 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -1.754 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -1.754 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-1.754 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -1.754 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -1.754 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 0.122 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 64 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 0.122 ns; Loc. = CLKCTRL_G18; Fanout = 64; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.733 ns) 1.822 ns MyRx:inst1\|DataReady 3 REG FF_X28_Y4_N9 3 " "Info: 3: + IC(0.967 ns) + CELL(0.733 ns) = 1.822 ns; Loc. = FF_X28_Y4_N9; Fanout = 3; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "myrx.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/myrx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.733 ns) 2.903 ns Decode:inst3\|SoftReload 4 REG FF_X28_Y4_N25 2 " "Info: 4: + IC(0.348 ns) + CELL(0.733 ns) = 2.903 ns; Loc. = FF_X28_Y4_N25; Fanout = 2; REG Node = 'Decode:inst3\|SoftReload'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { MyRx:inst1|DataReady Decode:inst3|SoftReload } "NODE_NAME" } } { "decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/decode.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.534 ns) 4.082 ns inst49 5 REG FF_X30_Y4_N3 2 " "Info: 5: + IC(0.645 ns) + CELL(0.534 ns) = 4.082 ns; Loc. = FF_X30_Y4_N3; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 34.27 % ) " "Info: Total cell delay = 2.000 ns ( 34.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.836 ns ( 65.73 % ) " "Info: Total interconnect delay = 3.836 ns ( 65.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 72 136 864 "inst49" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { core:inst14|state[3]~_Duplicate_2 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.082 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|state[3]~_Duplicate_2 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO~_Duplicate_1 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] 7.957 ns " "Info: Minimum slack time is 7.957 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO~_Duplicate_1\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "6.803 ns + " "Info: + Data arrival time is 6.803 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.610 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.610 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 2.610 ns core:inst14\|ClrFIFO~_Duplicate_1 4 REG FF_X15_Y12_N13 93 " "Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.32 % ) " "Info: Total cell delay = 1.470 ns ( 56.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 43.68 % ) " "Info: Total interconnect delay = 1.140 ns ( 43.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.994 ns + Shortest register register " "Info: + Shortest register to register delay is 3.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO~_Duplicate_1 1 REG FF_X15_Y12_N13 93 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(0.774 ns) 3.994 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] 2 REG DDIOOUTCELL_X9_Y29_N18 1 " "Info: 2: + IC(3.220 ns) + CELL(0.774 ns) = 3.994 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 19.38 % ) " "Info: Total cell delay = 0.774 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.220 ns ( 80.62 % ) " "Info: Total interconnect delay = 3.220 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "-1.154 ns - " "Info: - Data required time is -1.154 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -4.000 ns " "Info: + Latch edge is -4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] destination 2.745 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 2.745 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.681 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) -1.823 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G1 1 " "Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.243 ns) -0.270 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X19_Y12_N28 1 " "Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 1.269 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G10 763 " "Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.488 ns) 2.745 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] 5 REG DDIOOUTCELL_X9_Y29_N18 1 " "Info: 5: + IC(0.988 ns) + CELL(0.488 ns) = 2.745 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.731 ns ( 11.38 % ) " "Info: Total cell delay = 0.731 ns ( 11.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.695 ns ( 88.62 % ) " "Info: Total interconnect delay = 5.695 ns ( 88.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 register TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[47\] 6.476 ns " "Info: Minimum slack time is 6.476 ns for clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6\" and destination register \"TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[47\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "4.820 ns + " "Info: + Data arrival time is 4.820 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 8.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 8.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] source 2.759 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 2.759 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]  -3.681 ns + Early " "Info: + Early clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.000 ns) -1.823 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G1 1 " "Info: 2: + IC(1.858 ns) + CELL(0.000 ns) = -1.823 ns; Loc. = CLKCTRL_G1; Fanout = 1; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.858 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.243 ns) -0.270 ns AllStore:inst2\|21mux:inst16\|5 3 COMB LCCOMB_X19_Y12_N28 1 " "Info: 3: + IC(1.310 ns) + CELL(0.243 ns) = -0.270 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 1.269 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 4 COMB CLKCTRL_G10 763 " "Info: 4: + IC(1.539 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.534 ns) 2.759 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 5 REG FF_X27_Y4_N17 6 " "Info: 5: + IC(0.956 ns) + CELL(0.534 ns) = 2.759 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.777 ns ( 12.07 % ) " "Info: Total cell delay = 0.777 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.663 ns ( 87.93 % ) " "Info: Total interconnect delay = 5.663 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.862 ns + Shortest register register " "Info: + Shortest register to register delay is 1.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6 1 REG FF_X27_Y4_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y4_N17; Fanout = 6; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|dffe_af~_Duplicate_6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } } { "db/scfifo_k0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/scfifo_k0c1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.130 ns) 0.470 ns inst7~1_Duplicate_11 2 COMB LCCOMB_X27_Y4_N10 1 " "Info: 2: + IC(0.340 ns) + CELL(0.130 ns) = 0.470 ns; Loc. = LCCOMB_X27_Y4_N10; Fanout = 1; COMB Node = 'inst7~1_Duplicate_11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_11 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 728 1472 1536 776 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.750 ns) 1.862 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[47\] 3 REG FF_X28_Y7_N17 2 " "Info: 3: + IC(0.642 ns) + CELL(0.750 ns) = 1.862 ns; Loc. = FF_X28_Y7_N17; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[47\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { inst7~1_Duplicate_11 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.880 ns ( 47.26 % ) " "Info: Total cell delay = 0.880 ns ( 47.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 52.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 52.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_11 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_11 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "-1.656 ns - " "Info: - Data required time is -1.656 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -4.000 ns " "Info: + Latch edge is -4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 8.000 ns 4.000 ns  50 " "Info: Clock period of Destination clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is 8.000 ns with  offset of 4.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] destination 2.187 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" to destination register is 2.187 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]  -3.681 ns + Late " "Info: + Late clock latency of clock \"PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]\" is -3.681 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.681 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.681 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.681 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.000 ns) -1.821 ns PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(1.860 ns) + CELL(0.000 ns) = -1.821 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'PLL_Reconfig_TOP:inst\|altpll_reconfig_rom:inst\|the_pll:u1\|altpll:altpll_component\|the_pll_altpll:auto_generated\|wire_pll1_clk\[3\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl } "NODE_NAME" } } { "db/the_pll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/the_pll_altpll.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.127 ns CLKD16:inst5\|CLKout 3 REG FF_X38_Y15_N7 3 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.127 ns; Loc. = FF_X38_Y15_N7; Fanout = 3; REG Node = 'CLKD16:inst5\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.000 ns) 0.695 ns CLKD16:inst5\|CLKout~clkctrl 4 COMB CLKCTRL_G9 67 " "Info: 4: + IC(0.822 ns) + CELL(0.000 ns) = 0.695 ns; Loc. = CLKCTRL_G9; Fanout = 67; COMB Node = 'CLKD16:inst5\|CLKout~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl } "NODE_NAME" } } { "clkd16.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/clkd16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.534 ns) 2.187 ns TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[47\] 5 REG FF_X28_Y7_N17 2 " "Info: 5: + IC(0.958 ns) + CELL(0.534 ns) = 2.187 ns; Loc. = FF_X28_Y7_N17; Fanout = 2; REG Node = 'TrigReg:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[47\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 21.59 % ) " "Info: Total cell delay = 1.267 ns ( 21.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.601 ns ( 78.41 % ) " "Info: Total interconnect delay = 4.601 ns ( 78.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 inst7~1_Duplicate_11 TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.187 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[3]~clkctrl CLKD16:inst5|CLKout CLKD16:inst5|CLKout~clkctrl TrigReg:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[47] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2] PLL_Reconfig_TOP:inst|altpll_reconfig_rom:inst|the_pll:u1|altpll:altpll_component|the_pll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|dffe_af~_Duplicate_6 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN register core:inst14\|ClrFIFO~_Duplicate_1 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] -261 ps " "Info: Minimum slack time is -261 ps for clock \"CLKIN\" between source register \"core:inst14\|ClrFIFO~_Duplicate_1\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "6.803 ns + " "Info: + Data arrival time is 6.803 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN source 2.610 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G0 146 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G0; Fanout = 146; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 2.610 ns core:inst14\|ClrFIFO~_Duplicate_1 4 REG FF_X15_Y12_N13 93 " "Info: 4: + IC(0.977 ns) + CELL(0.534 ns) = 2.610 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.32 % ) " "Info: Total cell delay = 1.470 ns ( 56.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 43.68 % ) " "Info: Total interconnect delay = 1.140 ns ( 43.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.994 ns + Shortest register register " "Info: + Shortest register to register delay is 3.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO~_Duplicate_1 1 REG FF_X15_Y12_N13 93 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X15_Y12_N13; Fanout = 93; REG Node = 'core:inst14\|ClrFIFO~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.220 ns) + CELL(0.774 ns) 3.994 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] 2 REG DDIOOUTCELL_X9_Y29_N18 1 " "Info: 2: + IC(3.220 ns) + CELL(0.774 ns) = 3.994 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 19.38 % ) " "Info: Total cell delay = 0.774 ns ( 19.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.220 ns ( 80.62 % ) " "Info: Total interconnect delay = 3.220 ns ( 80.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "7.064 ns - " "Info: - Data required time is 7.064 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 6.963 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 6.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G2; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns CLKIN~input 2 COMB IOIBUF_X0_Y14_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.733 ns) 2.583 ns core:inst14\|ENWFIFO 3 REG FF_X17_Y12_N1 14 " "Info: 3: + IC(0.914 ns) + CELL(0.733 ns) = 2.583 ns; Loc. = FF_X17_Y12_N1; Fanout = 14; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { CLKIN~input core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.130 ns) 3.018 ns AllStore:inst2\|inst2~0 4 COMB LCCOMB_X17_Y12_N10 49 " "Info: 4: + IC(0.305 ns) + CELL(0.130 ns) = 3.018 ns; Loc. = LCCOMB_X17_Y12_N10; Fanout = 49; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.342 ns) 3.948 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X19_Y12_N28 1 " "Info: 5: + IC(0.588 ns) + CELL(0.342 ns) = 3.948 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.000 ns) 5.487 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G10 763 " "Info: 6: + IC(1.539 ns) + CELL(0.000 ns) = 5.487 ns; Loc. = CLKCTRL_G10; Fanout = 763; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.488 ns) 6.963 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\] 7 REG DDIOOUTCELL_X9_Y29_N18 1 " "Info: 7: + IC(0.988 ns) + CELL(0.488 ns) = 6.963 ns; Loc. = DDIOOUTCELL_X9_Y29_N18; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_k0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.629 ns ( 37.76 % ) " "Info: Total cell delay = 2.629 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.334 ns ( 62.24 % ) " "Info: Total interconnect delay = 4.334 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.101 ns + " "Info: + Micro hold delay of destination is 0.101 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { core:inst14|ClrFIFO~_Duplicate_1 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.963 ns" { CLKIN CLKIN~input core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_k0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl core:inst14|ClrFIFO~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'CLKIN' 28 " "Warning: Can't achieve timing requirement Removal: 'CLKIN' along 28 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 20:53:42 2011 " "Info: Processing ended: Tue Nov 08 20:53:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
