<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>LPC1700CMSIS Standard Peripheral Firmware Library Manual: SSP Private Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<script type="text/javascript">
<!--
function changeDisplayState (e){
  var num=this.id.replace(/[^[0-9]/g,'');
  var button=this.firstChild;
  var sectionDiv=document.getElementById('dynsection'+num);
  if (sectionDiv.style.display=='none'||sectionDiv.style.display==''){
    sectionDiv.style.display='block';
    button.src='open.gif';
  }else{
    sectionDiv.style.display='none';
    button.src='closed.gif';
  }
}
function initDynSections(){
  var divs=document.getElementsByTagName('div');
  var sectionCounter=1;
  for(var i=0;i<divs.length-1;i++){
    if(divs[i].className=='dynheader'&&divs[i+1].className=='dynsection'){
      var header=divs[i];
      var section=divs[i+1];
      var button=header.firstChild;
      if (button!='IMG'){
        divs[i].insertBefore(document.createTextNode(' '),divs[i].firstChild);
        button=document.createElement('img');
        divs[i].insertBefore(button,divs[i].firstChild);
      }
      header.style.cursor='pointer';
      header.onclick=changeDisplayState;
      header.id='dynheader'+sectionCounter;
      button.src='closed.gif';
      section.id='dynsection'+sectionCounter;
      section.style.display='none';
      section.style.marginLeft='14px';
      sectionCounter++;
    }
  }
}
window.onload = initDynSections;
-->
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>SSP Private Macros<br>
<small>
[<a class="el" href="group___s_s_p.html">SSP</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n-1)&amp;0xF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g4f0f58a8f4b87af0f18e84b981c31a74">SSP_CR0_FRF_SPI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g54c718a1a75a1e5e06417b9f8267ee27">SSP_CR0_FRF_TI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g7ca858fcf0f529a38e1e1bf0a69d4486">SSP_CR0_FRF_MICROWIRE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(2&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ge4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g10f56047b6024ff848675f9463f1b989">SSP_CR0_SCR</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0xFF)&lt;&lt;8))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g90be93bebdbdfee011d90ea6e054260a">SSP_CR0_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc0e5bef37b94df5ad96bf270aa802dcd">SSP_CR1_LBM_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gad500ed8cec6c1734a12a7f55ff6ec26">SSP_CR1_SSP_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gf8cd75ca0bf07a236b992cca4769b4dc">SSP_CR1_SO_DISABLE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd90a9c1c97a5c4e19e048e9686a4d8fa">SSP_CR1_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gca7cab2d530cc7dbaa9e9d3e9dc61b53">SSP_DR_BITMASK</a>(n)&nbsp;&nbsp;&nbsp;((n)&amp;0xFFFF)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga56cadbf2604cf3d9706f3583be99f63">SSP_SR_TFE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gbde0199183f2a747cd039c66d40cf534">SSP_SR_TNF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g67740be98d73a50bf341ca3e2c25da6e">SSP_SR_RNE</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gcb3442f8b9ec2dbb3be63f154cc58940">SSP_SR_RFF</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc57c889d98458cfbde35f0ab63b499c2">SSP_SR_BSY</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0fe66130dd87296b6e16cd9fbcf7daf1">SSP_SR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x1F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g12dda8829af64148222e9c139b0b4190">SSP_CPSR_CPDVSR</a>(n)&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd90cbeb91495d457ae2dd8bda909a2a9">SSP_CPSR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga004d331d2d6bf2fc123de80d6e18a95">SSP_IMSC_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0396910287899ff6ab730425a8a332c7">SSP_IMSC_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g9f4d1fa05f49655cc6e5548b11dfe092">SSP_IMSC_RX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0e1c817c6d276a0fd17b0c4d21668818">SSP_IMSC_TX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaaf58d4122c6641ca6d1e6d18c5ef7be">SSP_IMSC_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0556e3aaa7aefef2c8ed76e1efbf277c">SSP_RIS_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gf3ca75688f2b02dc4df0c1812d246baf">SSP_RIS_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd5b9b44272a78e2dcfa4f11b560a1ac5">SSP_RIS_RX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gf2019e37460395bc0ee5fe12cd6e2226">SSP_RIS_TX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gaf0114701def5c9b0e291cdf29fab22d">SSP_RIS_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g5ab078b780d3ab049afbc4bf1d548164">SSP_MIS_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc656007811dd29f2448a6a534aee04a3">SSP_MIS_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gae1efd94a8b66679f1793a3c5458a777">SSP_MIS_RX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g1db3ebd72dfe222733297a3fb5ca37af">SSP_MIS_TX</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g9571d63a5315c056b7a54e2f4736c1d7">SSP_MIS_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g12339c82c252077d3c53bad546a68c75">SSP_ICR_ROR</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g6917b6687bd6c914134afe3d86b10fb0">SSP_ICR_RT</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g5ce108586bfd5b77c849aa9969c8973c">SSP_ICR_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g0508ccc6f92325452fb24fa4d7a4c202">SSP_DMA_RXDMA_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gafe065e1865ad37d436c5f000f9653ab">SSP_DMA_TXDMA_EN</a>&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g7ba88e5e9bd61c60806ce262fcc8838a">SSP_DMA_BITMASK</a>&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g432c9213e5328a9ebefa11f6bc161ca3">PARAM_SSPx</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g7930ba703ed262731feec2cc68a2b595">PARAM_SSP_CPHA</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_CPHA_FIRST) || (n==SSP_CPHA_SECOND))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ge8e93c95432b38bef8df82680eb91f11">PARAM_SSP_CPOL</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_CPOL_HI) || (n==SSP_CPOL_LO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#ga48648b1c2e39b0b23336a278af973cf">PARAM_SSP_MODE</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_SLAVE_MODE) || (n==SSP_MASTER_MODE))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gc5e8b4305019ad0e61feb91045a98022">PARAM_SSP_DATABIT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g8699cff5eabd7c0ee2adeb9a664a87df">PARAM_SSP_FRAME</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g4fd35df4ab7870902e22527cd3154a65">PARAM_SSP_STAT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g9bb68b8215a45161f425780001e07e7a">PARAM_SSP_INTCFG</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gd0db59c15bcaf47f49b54f52098365c8">PARAM_SSP_INTSTAT</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#gefeae7a57d23eb3f1fa9f36804fbcb06">PARAM_SSP_INTSTAT_RAW</a>(n)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g2f7034b2420cb7163a93f6a101a5e660">PARAM_SSP_INTCLR</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_INTCLR_ROR) || (n==SSP_INTCLR_RT))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_s_p___private___macros.html#g871436ce24c4d561060ecc7a56a508a5">PARAM_SSP_DMA</a>(n)&nbsp;&nbsp;&nbsp;((n==SSP_DMA_TX) || (n==SSP_DMA_RX))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g7930ba703ed262731feec2cc68a2b595"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_CPHA" ref="g7930ba703ed262731feec2cc68a2b595" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_CPHA          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SSP_CPHA_FIRST) || (n==SSP_CPHA_SECOND))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro check clock phase control mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00317">317</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge8e93c95432b38bef8df82680eb91f11"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_CPOL" ref="ge8e93c95432b38bef8df82680eb91f11" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_CPOL          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SSP_CPOL_HI) || (n==SSP_CPOL_LO))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro check clock polarity mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00320">320</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc5e8b4305019ad0e61feb91045a98022"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_DATABIT" ref="gc5e8b4305019ad0e61feb91045a98022" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_DATABIT          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_s_p___public___macros.html#g238b6583278a25eba784cc4084ecd87f">SSP_DATABIT_4</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gaab22a8bc9a3fdbf77451c0a71970f29">SSP_DATABIT_5</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#gab15bd61146f368a6eae98cb47586aa9">SSP_DATABIT_6</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g8a5285b118c9dc1a7f2ce6c4caa3b962">SSP_DATABIT_16</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#g22e347ea7a0a898ff97b6ca200aa5cd0">SSP_DATABIT_7</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gd5351b3c8a625149e6ff44bf96c0c71b">SSP_DATABIT_8</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#g63076fc45604c634c7935aa8310d9a4d">SSP_DATABIT_9</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g8e8220666e083d725cb5ca12863e3398">SSP_DATABIT_10</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#g4c54d482586fe521fc51fe2f660d92db">SSP_DATABIT_11</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g60cef3d2aa9a028b4e648abca8a20ea6">SSP_DATABIT_12</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#g6e7696139bcc6ffbea4c7633db5691bc">SSP_DATABIT_13</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g23092c43aa47e79b5c540e1c8bcfb43f">SSP_DATABIT_14</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#gfb96efb2ad42b6804003beb416bf513f">SSP_DATABIT_15</a>))
</pre></div>
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00326">326</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g871436ce24c4d561060ecc7a56a508a5"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_DMA" ref="g871436ce24c4d561060ecc7a56a508a5" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_DMA          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SSP_DMA_TX) || (n==SSP_DMA_RX))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00359">359</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8699cff5eabd7c0ee2adeb9a664a87df"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_FRAME" ref="g8699cff5eabd7c0ee2adeb9a664a87df" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_FRAME          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_s_p___public___macros.html#ge60b1441f3ecdb03755304c320d89337">SSP_FRAME_SPI</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gcc8028fc65d645b5c0ac06863bc8cd9c">SSP_FRAME_TI</a>)\
|| (n==<a class="code" href="group___s_s_p___public___macros.html#gb908ae3d749411618396107e2e0c635e">SSP_FRAME_MICROWIRE</a>))
</pre></div>
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00335">335</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9bb68b8215a45161f425780001e07e7a"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_INTCFG" ref="g9bb68b8215a45161f425780001e07e7a" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTCFG          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_s_p___public___macros.html#g7db87dea06af8ba8368be4dcccfd97d3">SSP_INTCFG_ROR</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g4716c2b633cc0698f6e515ffb7abedbd">SSP_INTCFG_RT</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#g20c9695e3dde083db7f54d6715c5573c">SSP_INTCFG_RX</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g12314c10c13b5663431e2f3d794d8e6d">SSP_INTCFG_TX</a>))
</pre></div>
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00344">344</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2f7034b2420cb7163a93f6a101a5e660"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_INTCLR" ref="g2f7034b2420cb7163a93f6a101a5e660" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTCLR          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SSP_INTCLR_ROR) || (n==SSP_INTCLR_RT))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00356">356</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd0db59c15bcaf47f49b54f52098365c8"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_INTSTAT" ref="gd0db59c15bcaf47f49b54f52098365c8" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTSTAT          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_s_p___public___macros.html#g849060f3ae22fc69e37410b1607c6d49">SSP_INTSTAT_ROR</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#gec7fec10a4c64bd3391c91c832e040c5">SSP_INTSTAT_RT</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#gcf36c76c863756c8bfda4057637cc034">SSP_INTSTAT_RX</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g76c22817987e49834f2280f48c7b3c64">SSP_INTSTAT_TX</a>))
</pre></div>
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00348">348</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gefeae7a57d23eb3f1fa9f36804fbcb06"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_INTSTAT_RAW" ref="gefeae7a57d23eb3f1fa9f36804fbcb06" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_INTSTAT_RAW          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_s_p___public___macros.html#gfee0d65700b9a2ef6e508755bfacb32e">SSP_INTSTAT_RAW_ROR</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#ga7d981043c996b7721a7c729d0c065df">SSP_INTSTAT_RAW_RT</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#gf52e1a3479fa4d119a298302ca1a3e9e">SSP_INTSTAT_RAW_RX</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g45e392f2778d7ad3ddc710006ce16c96">SSP_INTSTAT_RAW_TX</a>))
</pre></div>
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00352">352</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga48648b1c2e39b0b23336a278af973cf"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_MODE" ref="ga48648b1c2e39b0b23336a278af973cf" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_MODE          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n==SSP_SLAVE_MODE) || (n==SSP_MASTER_MODE))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00323">323</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4fd35df4ab7870902e22527cd3154a65"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSP_STAT" ref="g4fd35df4ab7870902e22527cd3154a65" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSP_STAT          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((n==<a class="code" href="group___s_s_p___public___macros.html#gdb3e00bb8249856e4ace28ea931bb177">SSP_STAT_TXFIFO_EMPTY</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g9a88c97aaba7a01be0842d099cf7958c">SSP_STAT_TXFIFO_NOTFULL</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#g3b0ac9bf74e9d93e0a60a225ada68504">SSP_STAT_RXFIFO_NOTEMPTY</a>) || (n==<a class="code" href="group___s_s_p___public___macros.html#g12ae92a4672cd13f9e3c4b1330384d0e">SSP_STAT_RXFIFO_FULL</a>) \
|| (n==<a class="code" href="group___s_s_p___public___macros.html#g618e52f34a11a7e9414d18a2e56be63c">SSP_STAT_BUSY</a>))
</pre></div>
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00339">339</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g432c9213e5328a9ebefa11f6bc161ca3"></a><!-- doxytag: member="lpc17xx_ssp.h::PARAM_SSPx" ref="g432c9213e5328a9ebefa11f6bc161ca3" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARAM_SSPx          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">((((uint32_t *)n)==((uint32_t *)<a class="code" href="group___l_p_c17xx___system.html#gc213e0325a8e8a972bd2e0dd6ccf353c">LPC_SSP0</a>)) \
|| (((uint32_t *)n)==((uint32_t *)<a class="code" href="group___l_p_c17xx___system.html#g09c4610ada1d9aa18913963cbd1a6e52">LPC_SSP1</a>)))
</pre></div>Macro to determine if it is valid SSP port number 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00313">313</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd90cbeb91495d457ae2dd8bda909a2a9"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CPSR_BITMASK" ref="gd90cbeb91495d457ae2dd8bda909a2a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPSR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP CPSR bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00244">244</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g12dda8829af64148222e9c139b0b4190"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CPSR_CPDVSR" ref="g12dda8829af64148222e9c139b0b4190" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPSR_CPDVSR          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)(n&amp;0xFF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for CPSR register SSP clock prescaler 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00242">242</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g90be93bebdbdfee011d90ea6e054260a"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_BITMASK" ref="g90be93bebdbdfee011d90ea6e054260a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0xFFFF))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP CR0 bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00199">199</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge4150d0b2513ff70568be15c2170c9ea"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_CPHA_SECOND" ref="ge4150d0b2513ff70568be15c2170c9ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPHA_SECOND&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;7))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI clock out phase bit (used in SPI mode only), (1) = captures data on the second clock transition of the frame, (0) = first 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00194">194</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g36d7ad75edb14d318d710f964384f466"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_CPOL_HI" ref="g36d7ad75edb14d318d710f964384f466" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPOL_HI&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;6))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SPI clock polarity bit (used in SPI mode only), (1) = maintains the bus clock high between frames, (0) = low 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00191">191</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g691ba9dbc6a0722a81ed4734c7f7ac8f"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_DSS" ref="g691ba9dbc6a0722a81ed4734c7f7ac8f" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_DSS          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n-1)&amp;0xF))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for CR0 register SSP data size select, must be 4 bits to 16 bits 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00182">182</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ca858fcf0f529a38e1e1bf0a69d4486"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_FRF_MICROWIRE" ref="g7ca858fcf0f529a38e1e1bf0a69d4486" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_MICROWIRE&nbsp;&nbsp;&nbsp;((uint32_t)(2&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP control 0 National Micro-wire mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00188">188</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4f0f58a8f4b87af0f18e84b981c31a74"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_FRF_SPI" ref="g4f0f58a8f4b87af0f18e84b981c31a74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_SPI&nbsp;&nbsp;&nbsp;((uint32_t)(0&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP control 0 Motorola SPI mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00184">184</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g54c718a1a75a1e5e06417b9f8267ee27"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_FRF_TI" ref="g54c718a1a75a1e5e06417b9f8267ee27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_TI&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP control 0 TI synchronous serial mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00186">186</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g10f56047b6024ff848675f9463f1b989"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR0_SCR" ref="g10f56047b6024ff848675f9463f1b989" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_SCR          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((uint32_t)((n&amp;0xFF)&lt;&lt;8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP serial clock rate value load macro, divider rate is PERIPH_CLK / (cpsr * (SCR + 1)) 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00197">197</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd90a9c1c97a5c4e19e048e9686a4d8fa"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR1_BITMASK" ref="gd90a9c1c97a5c4e19e048e9686a4d8fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP CR1 bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00214">214</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc0e5bef37b94df5ad96bf270aa802dcd"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR1_LBM_EN" ref="gc0e5bef37b94df5ad96bf270aa802dcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_LBM_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for CR1 register SSP control 1 loopback mode enable bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00205">205</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g483d570ffc25bc917c99b3e8ece75649"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR1_SLAVE_EN" ref="g483d570ffc25bc917c99b3e8ece75649" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SLAVE_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP control 1 slave enable 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00209">209</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf8cd75ca0bf07a236b992cca4769b4dc"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR1_SO_DISABLE" ref="gf8cd75ca0bf07a236b992cca4769b4dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SO_DISABLE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP control 1 slave out disable bit, disables transmit line in slave mode 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00212">212</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gad500ed8cec6c1734a12a7f55ff6ec26"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_CR1_SSP_EN" ref="gad500ed8cec6c1734a12a7f55ff6ec26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SSP_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP control 1 enable bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00207">207</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g7ba88e5e9bd61c60806ce262fcc8838a"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DMA_BITMASK" ref="g7ba88e5e9bd61c60806ce262fcc8838a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMACR bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00308">308</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0508ccc6f92325452fb24fa4d7a4c202"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DMA_RXDMA_EN" ref="g0508ccc6f92325452fb24fa4d7a4c202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_RXDMA_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for DMACR register SSP bit for enabling RX DMA 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00304">304</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gafe065e1865ad37d436c5f000f9653ab"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DMA_TXDMA_EN" ref="gafe065e1865ad37d436c5f000f9653ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DMA_TXDMA_EN&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP bit for enabling TX DMA 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00306">306</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gca7cab2d530cc7dbaa9e9d3e9dc61b53"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_DR_BITMASK" ref="gca7cab2d530cc7dbaa9e9d3e9dc61b53" args="(n)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DR_BITMASK          </td>
          <td>(</td>
          <td class="paramtype">n&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;((n)&amp;0xFFFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for DR register SSP data bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00220">220</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5ce108586bfd5b77c849aa9969c8973c"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_ICR_BITMASK" ref="g5ce108586bfd5b77c849aa9969c8973c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x03))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ICR bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00298">298</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g12339c82c252077d3c53bad546a68c75"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_ICR_ROR" ref="g12339c82c252077d3c53bad546a68c75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_ROR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro define for (ICR) Interrupt Clear registers Writing a 1 to this bit clears the "frame was received when RxFIFO was full" interrupt 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00293">293</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6917b6687bd6c914134afe3d86b10fb0"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_ICR_RT" ref="g6917b6687bd6c914134afe3d86b10fb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_RT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Writing a 1 to this bit clears the "Rx FIFO was not empty and has not been read for a timeout period" interrupt 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00296">296</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaaf58d4122c6641ca6d1e6d18c5ef7be"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_IMSC_BITMASK" ref="gaaf58d4122c6641ca6d1e6d18c5ef7be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
IMSC bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00258">258</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga004d331d2d6bf2fc123de80d6e18a95"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_IMSC_ROR" ref="ga004d331d2d6bf2fc123de80d6e18a95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_ROR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro define for (IMSC) Interrupt Mask Set/Clear registers Receive Overrun 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00250">250</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0396910287899ff6ab730425a8a332c7"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_IMSC_RT" ref="g0396910287899ff6ab730425a8a332c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_RT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive TimeOut 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00252">252</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9f4d1fa05f49655cc6e5548b11dfe092"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_IMSC_RX" ref="g9f4d1fa05f49655cc6e5548b11dfe092" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_RX&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx FIFO is at least half full 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00254">254</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0e1c817c6d276a0fd17b0c4d21668818"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_IMSC_TX" ref="g0e1c817c6d276a0fd17b0c4d21668818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_IMSC_TX&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Tx FIFO is at least half empty 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00256">256</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9571d63a5315c056b7a54e2f4736c1d7"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_MIS_BITMASK" ref="g9571d63a5315c056b7a54e2f4736c1d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
MIS bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00286">286</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5ab078b780d3ab049afbc4bf1d548164"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_MIS_ROR" ref="g5ab078b780d3ab049afbc4bf1d548164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_ROR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro define for (MIS) Masked Interrupt Status registers Receive Overrun 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00278">278</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc656007811dd29f2448a6a534aee04a3"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_MIS_RT" ref="gc656007811dd29f2448a6a534aee04a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_RT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive TimeOut 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00280">280</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gae1efd94a8b66679f1793a3c5458a777"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_MIS_RX" ref="gae1efd94a8b66679f1793a3c5458a777" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_RX&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx FIFO is at least half full 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00282">282</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g1db3ebd72dfe222733297a3fb5ca37af"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_MIS_TX" ref="g1db3ebd72dfe222733297a3fb5ca37af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_MIS_TX&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Tx FIFO is at least half empty 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00284">284</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaf0114701def5c9b0e291cdf29fab22d"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_RIS_BITMASK" ref="gaf0114701def5c9b0e291cdf29fab22d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x0F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RIS bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00272">272</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0556e3aaa7aefef2c8ed76e1efbf277c"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_RIS_ROR" ref="g0556e3aaa7aefef2c8ed76e1efbf277c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_ROR&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro define for (RIS) Raw Interrupt Status registers Receive Overrun 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00264">264</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf3ca75688f2b02dc4df0c1812d246baf"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_RIS_RT" ref="gf3ca75688f2b02dc4df0c1812d246baf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_RT&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receive TimeOut 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00266">266</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd5b9b44272a78e2dcfa4f11b560a1ac5"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_RIS_RX" ref="gd5b9b44272a78e2dcfa4f11b560a1ac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_RX&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx FIFO is at least half full 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00268">268</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gf2019e37460395bc0ee5fe12cd6e2226"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_RIS_TX" ref="gf2019e37460395bc0ee5fe12cd6e2226" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_RIS_TX&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Tx FIFO is at least half empty 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00270">270</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0fe66130dd87296b6e16cd9fbcf7daf1"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_SR_BITMASK" ref="g0fe66130dd87296b6e16cd9fbcf7daf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_BITMASK&nbsp;&nbsp;&nbsp;((uint32_t)(0x1F))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP SR bit mask 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00236">236</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc57c889d98458cfbde35f0ab63b499c2"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_SR_BSY" ref="gc57c889d98458cfbde35f0ab63b499c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_BSY&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;4))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status SSP Busy bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00234">234</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcb3442f8b9ec2dbb3be63f154cc58940"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_SR_RFF" ref="gcb3442f8b9ec2dbb3be63f154cc58940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_RFF&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;3))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status RX FIFO full bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00232">232</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g67740be98d73a50bf341ca3e2c25da6e"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_SR_RNE" ref="g67740be98d73a50bf341ca3e2c25da6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_RNE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;2))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status RX FIFO not empty bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00230">230</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga56cadbf2604cf3d9706f3583be99f63"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_SR_TFE" ref="ga56cadbf2604cf3d9706f3583be99f63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_TFE&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Macro defines for SR register SSP status TX FIFO Empty bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00226">226</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbde0199183f2a747cd039c66d40cf534"></a><!-- doxytag: member="lpc17xx_ssp.h::SSP_SR_TNF" ref="gbde0199183f2a747cd039c66d40cf534" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_TNF&nbsp;&nbsp;&nbsp;((uint32_t)(1&lt;&lt;1))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
SSP status TX FIFO not full bit 
<p>Definition at line <a class="el" href="lpc17xx__ssp_8h_source.html#l00228">228</a> of file <a class="el" href="lpc17xx__ssp_8h_source.html">lpc17xx_ssp.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jun 7 14:59:39 2011 for LPC1700CMSIS Standard Peripheral Firmware Library Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
