# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5.srcs/sources_1/new/convert.v" \
"../../../../Lab5.srcs/sources_1/new/scroll.v" \
"../../../../Lab5.srcs/sources_1/new/seg7_driver.v" \
"../../../../Lab5.srcs/sources_1/new/slow_clkgen.v" \
"../../../../Lab5.srcs/sources_1/new/Lab5_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
