#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001c5765abf90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c5765ac120 .scope module, "tb" "tb" 3 47;
 .timescale -12 -12;
L_000001c5765ee710 .functor NOT 1, L_000001c57665ea60, C4<0>, C4<0>, C4<0>;
L_000001c5765eeda0 .functor XOR 3, L_000001c57665e7e0, L_000001c57665e600, C4<000>, C4<000>;
L_000001c5765ee7f0 .functor XOR 3, L_000001c5765eeda0, L_000001c57665f500, C4<000>, C4<000>;
v000001c5765ec330_0 .net *"_ivl_10", 2 0, L_000001c57665f500;  1 drivers
v000001c5765ec3d0_0 .net *"_ivl_12", 2 0, L_000001c5765ee7f0;  1 drivers
v000001c5765ec470_0 .net *"_ivl_2", 2 0, L_000001c57665ff00;  1 drivers
v000001c5765ec510_0 .net *"_ivl_4", 2 0, L_000001c57665e7e0;  1 drivers
v000001c5765eb610_0 .net *"_ivl_6", 2 0, L_000001c57665e600;  1 drivers
v000001c5765eb6b0_0 .net *"_ivl_8", 2 0, L_000001c5765eeda0;  1 drivers
v000001c5765eb7f0_0 .net "a", 0 0, v000001c5765ec010_0;  1 drivers
v000001c5765eb890_0 .var "clk", 0 0;
v000001c5765eba70_0 .net "q_dut", 2 0, v000001c5765eb750_0;  1 drivers
v000001c5765eb930_0 .net "q_ref", 2 0, v000001c5765ebed0_0;  1 drivers
v000001c5765eb9d0_0 .var/2u "stats1", 159 0;
v000001c5765ebb10_0 .var/2u "strobe", 0 0;
v000001c57665e9c0_0 .net "tb_match", 0 0, L_000001c57665ea60;  1 drivers
v000001c57665f820_0 .net "tb_mismatch", 0 0, L_000001c5765ee710;  1 drivers
v000001c57665fb40_0 .net "wavedrom_enable", 0 0, v000001c5765ec290_0;  1 drivers
v000001c57665fc80_0 .net "wavedrom_title", 511 0, v000001c5765ebc50_0;  1 drivers
L_000001c57665ff00 .concat [ 3 0 0 0], v000001c5765ebed0_0;
L_000001c57665e7e0 .concat [ 3 0 0 0], v000001c5765ebed0_0;
L_000001c57665e600 .concat [ 3 0 0 0], v000001c5765eb750_0;
L_000001c57665f500 .concat [ 3 0 0 0], v000001c5765ebed0_0;
L_000001c57665ea60 .cmp/eeq 3, L_000001c57665ff00, L_000001c5765ee7f0;
S_000001c5765f1830 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_000001c5765ac120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 3 "q";
v000001c5765ebd90_0 .net "a", 0 0, v000001c5765ec010_0;  alias, 1 drivers
v000001c5765ebe30_0 .net "clk", 0 0, v000001c5765eb890_0;  1 drivers
v000001c5765ebed0_0 .var "q", 2 0;
E_000001c576609d70 .event posedge, v000001c5765ebe30_0;
S_000001c5765f19c0 .scope module, "stim1" "stimulus_gen" 3 82, 3 6 0, S_000001c5765ac120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000001c5765ec010_0 .var "a", 0 0;
v000001c5765ec1f0_0 .net "clk", 0 0, v000001c5765eb890_0;  alias, 1 drivers
v000001c5765ec290_0 .var "wavedrom_enable", 0 0;
v000001c5765ebc50_0 .var "wavedrom_title", 511 0;
E_000001c576609830/0 .event negedge, v000001c5765ebe30_0;
E_000001c576609830/1 .event posedge, v000001c5765ebe30_0;
E_000001c576609830 .event/or E_000001c576609830/0, E_000001c576609830/1;
E_000001c576609bb0 .event negedge, v000001c5765ebe30_0;
S_000001c576604ef0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001c5765f19c0;
 .timescale -12 -12;
v000001c5765ebf70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001c576605080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001c5765f19c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001c576605210 .scope module, "top_module1" "TopModule" 3 91, 5 2 0, S_000001c5765ac120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 3 "q";
v000001c5765ec0b0_0 .net "a", 0 0, v000001c5765ec010_0;  alias, 1 drivers
v000001c5765ec150_0 .net "clk", 0 0, v000001c5765eb890_0;  alias, 1 drivers
v000001c5765eb750_0 .var "q", 2 0;
S_000001c5765c2f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_000001c5765ac120;
 .timescale -12 -12;
E_000001c576609a30 .event edge, v000001c5765ebb10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001c5765ebb10_0;
    %nor/r;
    %assign/vec4 v000001c5765ebb10_0, 0;
    %wait E_000001c576609a30;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c5765f19c0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c5765ec010_0, 0;
    %wait E_000001c576609bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c5765ec010_0, 0;
    %wait E_000001c576609bb0;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c576609d70;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000001c576609d70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c5765ec010_0, 0;
    %pushi/vec4 11, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c576609d70;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_000001c576609bb0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c5765ec010_0, 0;
    %pushi/vec4 5, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c576609830;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c5765ec010_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c576609d70;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001c576605080;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c576609830;
    %vpi_func 3 41 "$urandom" 32 {0 0 0};
    %pad/u 5;
    %and/r;
    %assign/vec4 v000001c5765ec010_0, 0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001c5765f1830;
T_4 ;
    %wait E_000001c576609d70;
    %load/vec4 v000001c5765ebd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c5765ebed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c5765ebed0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c5765ebed0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001c5765ebed0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c5765ebed0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c576605210;
T_5 ;
    %wait E_000001c576609d70;
    %load/vec4 v000001c5765ec0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001c5765ec150_0;
    %load/vec4 v000001c5765ec0b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c5765eb750_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001c5765eb750_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c5765eb750_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001c5765eb750_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001c5765ec150_0;
    %load/vec4 v000001c5765ec0b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %load/vec4 v000001c5765eb750_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c5765eb750_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c5765eb750_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c5765ac120;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5765eb890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c5765ebb10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001c5765ac120;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001c5765eb890_0;
    %inv;
    %store/vec4 v000001c5765eb890_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001c5765ac120;
T_8 ;
    %vpi_call/w 3 74 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c5765ec1f0_0, v000001c57665f820_0, v000001c5765eb890_0, v000001c5765eb7f0_0, v000001c5765eb930_0, v000001c5765eba70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001c5765ac120;
T_9 ;
    %load/vec4 v000001c5765eb9d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v000001c5765eb9d0_0, 64, 32>, &PV<v000001c5765eb9d0_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001c5765eb9d0_0, 128, 32>, &PV<v000001c5765eb9d0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", &PV<v000001c5765eb9d0_0, 128, 32>, &PV<v000001c5765eb9d0_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001c5765ac120;
T_10 ;
    %wait E_000001c576609830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c5765eb9d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c5765eb9d0_0, 4, 32;
    %load/vec4 v000001c57665e9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001c5765eb9d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c5765eb9d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c5765eb9d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c5765eb9d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001c5765eb930_0;
    %load/vec4 v000001c5765eb930_0;
    %load/vec4 v000001c5765eba70_0;
    %xor;
    %load/vec4 v000001c5765eb930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001c5765eb9d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c5765eb9d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001c5765eb9d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c5765eb9d0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c5765ac120;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 135 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob117_circuit9_test.sv";
    "dataset_code-complete-iccad2023/Prob117_circuit9_ref.sv";
    "results\mistral_7b_0shot_temp0.0\Prob117_circuit9/Prob117_circuit9_sample01.sv";
