# LFSR_Histogram_Binning
 FPGA-based pseudo-random number generator using LFSR with AXI4 interface and real-time histogram binning logic. Verified via Vivado simulation and IP integration.
