memoria1.v,verilog,xil_defaultlib,../../../../p5_avanzado.srcs/sources_1/ip/memoria1/sim/memoria1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
