name: ART
description: "accelerator - control register\n      (ART_CTR)"
groupName: ART
source: STM32H745_CM4 SVD v2.5
registers:
  - name: CTR
    displayName: CTR
    description: control register
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 4
    fields:
      - name: EN
        description: Cache enable
        bitOffset: 0
        bitWidth: 1
      - name: PCACHEADDR
        description: Cacheable page index
        bitOffset: 8
        bitWidth: 12
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
