# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../tetris_logic1.gen/sources_1/ip/clk_wiz_0" \
"../../../../tetris_logic1.srcs/sources_1/new/FPL.sv" \
"../../../../tetris_logic1.srcs/sources_1/new/VPPL.sv" \
"../../../../tetris_logic1.srcs/sim_1/new/VPPL_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
