<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005937A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005937</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17779723</doc-number><date>20191210</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>201911174536.4</doc-number><date>20191126</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>1104</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc></classifications-cpc><invention-title id="d2e61">THREE-DIMENSIONAL STATIC RANDOM-ACCESS MEMORY AND PREPARATION METHOD THEREFOR</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCES</orgname><address><city>Beijing</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Yin</last-name><first-name>Huaxiang</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Lin</last-name><first-name>Xiang</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Luo</last-name><first-name>Yanna</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Liu</last-name><first-name>Zhanfeng</first-name><address><city>Beijing</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/CN2019/124212</doc-number><date>20191210</date></document-id><us-371c12-date><date>20220525</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The method for manufacturing a three-dimensional static random-access memory, including: manufacturing a first semiconductor structure including multiple MOS transistors and a first insulating layer thereon; bonding a first material layer to the first insulating layer to form a first substrate layer; manufacturing multiple first low-temperature MOS transistors at a low temperature on the first substrate layer, and forming a second insulating layer thereon to form a second semiconductor structure; bonding a second material layer to the second insulating layer to form a second substrate layer; manufacturing multiple second low-temperature MOS transistors at a low temperature on the second substrate layer, and forming a third insulating layer thereon to form a third semiconductor structure; and forming an interconnection layer which interconnets the first semiconductor structure, the second semiconductor structure and the third semiconductor structure.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="113.37mm" wi="131.15mm" file="US20230005937A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="223.44mm" wi="142.07mm" file="US20230005937A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="222.17mm" wi="141.48mm" file="US20230005937A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="164.08mm" wi="135.97mm" file="US20230005937A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="185.84mm" wi="142.58mm" file="US20230005937A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="187.54mm" wi="144.19mm" file="US20230005937A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="196.17mm" wi="135.97mm" file="US20230005937A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="126.41mm" wi="135.04mm" file="US20230005937A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="125.65mm" wi="133.18mm" file="US20230005937A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">FIELD</heading><p id="p-0002" num="0001">The present disclosure relates to the technical field of semiconductors, and in particular to a three-dimensional static random-access memory and a method for manufacturing the three-dimensional static random-access memory.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">Continuous miniaturization of CMOS integrated circuits stimulates microsystem integration based thereon to evolve from three-dimensional packaging, system-level packaging, and multi-chip three-dimensional integration into single-chip three-dimensional integration. Thereby, a volume, a circuit delay, and circuit power consumption of microsystems keeps decreasing, and performances of microsystems are greatly improved.</p><p id="p-0004" num="0003">Static random-access memories (SRAMs) are occupying more and more spaces on an integrated circuit, especially a CPU processor, which imposes higher requirements on continuous miniaturization of manufacture and continuous improvement of performances. The SRAMs are staked on a processing core by using through silicon vias (TSVs). Such solution is capable to reduce an area occupied by the SRAMs but results in issues such as poor performance, poor heat dissipation, and low integration.</p><p id="p-0005" num="0004">In order to address the above issues, those skilled in the art may alter a manufacturing process and a structure of the SRAM units to make SRAM units &#x201c;three dimensional&#x201d;, such that performances, efficiency, and an integration degree are improved in a CPU. The three-dimensional SRAM units may be implemented by fabricating multiple layers of vertical-channel field effect transistor through epitaxy, and depositing and crystallizing multiple layers of polycrystalline materials.</p><p id="p-0006" num="0005">The above two means for implementing three-dimensional SRAM units concerns complex SRAM structures, immature manufacturing techniques, and/or deficient processing due to polycrystalline. Hence, there is no guarantee for quality of the manufactured three-dimensional SRAM, or the manufactured three-dimensional SRAM units are not three-dimensional.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0007" num="0006">In conventional technology, SRAM units are prevented from being three-dimensional due to immature manufacturing techniques or deficient processing techniques. In order to address the above issue, a three-dimensional static random-access memory and a method for manufacturing the three-dimensional static random-access memory are provided according to embodiments of the present disclosure.</p><p id="p-0008" num="0007">In an embodiment, the method for manufacturing a three-dimensional static random-access memory includes: manufacturing a first semiconductor structure, where the first semiconductor structure includes multiple MOS transistors and a first insulating layer formed on the multiple MOS transistors; bonding a first material layer to the first insulating layer, and performing first thinning and first surface processing on the first material layer to form a first substrate layer; manufacturing multiple first low-temperature MOS transistors at a low temperature on the first substrate layer, and forming a second insulating layer on the multiple first low-temperature MOS transistors to form a second semiconductor structure; bonding a second material layer to the second insulating layer, and performing second thinning and second surface processing on the second material layer to form a second substrate layer; manufacturing multiple second low-temperature MOS transistors at a low temperature on the second substrate layer, and forming a third insulating layer on the multiple second low-temperature MOS transistors to form a third semiconductor structure; and providing a through-hole within the first insulating layer, the second semiconductor structure and the third semiconductor structure, and depositing metal in the through-hole to form an interconnection layer which interconnets the first semiconductor structure, the second semiconductor structure and the third semiconductor structure.</p><p id="p-0009" num="0008">In an embodiment, the multiple MOS transistors are CMOS transistors, and the first low-temperature MOS transistors and the second low-temperature MOS transistors are low-temperature CMOS transistors. Each of the first material layer and the second material layer is a monocrystalline silicon wafer, a monocrystalline germanium wafer, or a silicon-on-insulator (SOI) substrate.</p><p id="p-0010" num="0009">In an embodiment, the first material layer is bonded to the first insulating layer through silicon-to-silicon direct bonding, metal surface bonding, polymer bonding, or eutectic bonding, and the second material layer is bonded to the second insulating layer through silicon-to-silicon direct bonding, metal surface bonding, polymer bonding, or eutectic bonding.</p><p id="p-0011" num="0010">In an embodiment, bonding the first material layer to the first insulating layer through the silicon-to-silicon direct bonding process includes: planarizing and then rinsing a surface of the first insulating layer, where a monolayer of water molecules is retained on the surface of the first insulating layer after the rinsing; oxidizing a surface of the first material layer to form an oxidation surface; disposing the first material layer on the surface of the first insulating layer, at which the water molecules are retained, where the oxidation surface is in contact with the surface of the first insulating layer; bonding the oxidation surface to the surface of the first insulating layer at a low temperature in a face-to-face manner; and annealing the above-formed structure to implement bonding and interconnection between the first material layer with the first insulating layer.</p><p id="p-0012" num="0011">In an embodiment, after forming the oxidation surface and before disposing the first material layer on the first insulating layer, the method further includes performing plasma activation on the oxidation surface and the surface of the first insulating layer.</p><p id="p-0013" num="0012">In an embodiment, bonding the oxidation surface to the surface of the first insulating layer at the low temperature includes: applying a pressure mechanically on the surface of the first material layer.</p><p id="p-0014" num="0013">In an embodiment, each of the first insulating layer, the second insulating layer, and the third insulating layer is made of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4 </sub>or SiN, and has a thickness ranging from 300 nm to 3 &#x3bc;m.</p><p id="p-0015" num="0014">In an embodiment, the multiple first low-temperature MOS transistors and the multiple second low-temperature MOS transistors are manufactured at a temperature T greater than 0&#xb0; C. and lower than 500&#xb0; C.</p><p id="p-0016" num="0015">In an embodiment, manufacturing one of the multiple first low-temperature MOS transistors at the low temperature includes: forming an active region at a low temperature on the first substrate layer; manufacturing a sacrificial gate at a low temperature in the active region; forming, in the active region, source-or-drain extending regions at two sides of the sacrificial gate, and forming a spacer at a sidewall of the sacrificial gate; doping the active regions at the two sides of the sacrificial gate to form source-or-drain regions; depositing an oxide dielectric layer on the above-formed structure, and performing second planarization on the oxide dielectric layer to expose a top of the sacrificial gate; and performing gate-replacement, and forming multiple metal contacts for the one of the multiple first low-temperature MOS transistors.</p><p id="p-0017" num="0016">In an embodiment, the source-or-drain regions are doped heavily with impurities or are fully siliconized metal.</p><p id="p-0018" num="0017">In an embodiment, a three-dimensional static random-access memory is further provided. The three-dimensional static random-access memory includes a first semiconductor structure, a second semiconductor structure, a third semiconductor structure, and an interconnection layer. The first semiconductor structure includes multiple MOS transistors and a first insulating layer located on the multiple MOS transistors. The second semiconductor structure includes multiple first low-temperature MOS transistors and a second insulating layer located on the multiple first low-temperature MOS transistors. The third semiconductor structure includes multiple second low-temperature MOS transistors and a third insulating layer located on the multiple second low-temperature MOS transistors. The interconnection layer extends vertically within the first insulating layer, the second semiconductor structure, and the third semiconductor structure to interconnect the first semiconductor structure, the second semiconductor structure and the third semiconductor structure. The multiple first low-temperature MOS transistors are formed on the first insulating layer, and a substrate of the multiple first low-temperature MOS transistors is bonded to a side of the first insulating layer away from the MOS transistor. The multiple second low-temperature MOS transistors are formed on the second insulating layer, and a substrate of the multiple second low-temperature MOS transistors is bonded to a side of the second insulating layer away from the first low-temperature MOS transistor.</p><p id="p-0019" num="0018">In an embodiment, the multiple MOS transistors are CMOS transistors. The multiple first low-temperature MOS transistors and the multiple second low-temperature MOS transistors are low-temperature CMOS transistors.</p><p id="p-0020" num="0019">In an embodiment, each of the first insulating layer, the second insulating layer, and the third insulating layer is made of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4 </sub>or SiN, and has a thickness ranging from 300 nm to 3 &#x3bc;m.</p><p id="p-0021" num="0020">In summary, the method for manufacturing the three-dimensional static random-access memory is provided according to embodiments of the present disclosure. The multiple MOS transistors may be manufactured in a conventional manner, and the first insulating layer is formed on the multiple MOS transistors to form the first semiconductor structure. The first material layer is bonded to the first insulating layer to adhere the first insulating layer with the first material layer tightly. Then, the first material layer is subject to thinning and surface processing. The multiple first low-temperature MOS transistors are fabricated at the low temperature on the first material layer, and the second insulating layer is formed on the multiple first low-temperature MOS transistors to form the second semiconductor structure. The above operations of forming the second semiconductor structure are repeated to form the third semiconductor structure, and the interconnection layer is formed. Hence, manufacture of the three-dimensitonal SRAM is implemented.</p><p id="p-0022" num="0021">In comparison with conventional technology, the method provided herein manufactures the three-dimensitonal SRAM combining a manner, which is conventional and mature for manufacturing MOS transistors or low-temperature MOS transistors, and bonding techniques. Thereby, an area occupied by SRAMs is reduced, quality of the SRAMs is guaranteed, and manufacture of the three-dimensitonal SRAM are less difficult.</p><p id="p-0023" num="0022">Similarly, the three-dimensional SRAM according to embodiments of the present disclosure has the advantages of small occupation area, high quality, and simple structures.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a flow chart of a method for manufacturing a three-dimensional static random-access memory according to an embodiment of the present disclosure; and</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIGS. <b>2</b> to <b>15</b></figref> are schematic structural diagrams of a three-dimensional static random-access memory manufactured during a method for manufacturing the three-dimensional static random-access memory according to an embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><p id="p-0026" num="0025"></p><p id="p-0027" num="0000"><tables id="TABLE-US-00001" num="00001"><table frame="none" colsep="0" rowsep="0" pgwide="1"><tgroup align="left" colsep="0" rowsep="0" cols="1"><colspec colname="1" colwidth="259pt" align="center"/><thead><row><entry namest="1" nameend="1" align="center" rowsep="1"/></row><row><entry>Reference signs:</entry></row><row><entry namest="1" nameend="1" align="center" rowsep="1"/></row></thead><tbody valign="top"><row><entry/></row></tbody></tgroup><tgroup align="left" colsep="0" rowsep="0" cols="4"><colspec colname="1" colwidth="14pt" align="char" char="."/><colspec colname="2" colwidth="112pt" align="left"/><colspec colname="3" colwidth="14pt" align="char" char="."/><colspec colname="4" colwidth="119pt" align="left"/><tbody valign="top"><row><entry>1</entry><entry>first semiconductor structure;</entry><entry>2</entry><entry>MOS transistor;</entry></row><row><entry>3</entry><entry>semiconductor substrate;</entry><entry>4</entry><entry>shallow trench isolation;</entry></row><row><entry>5</entry><entry>spacer;</entry><entry>6</entry><entry>source-or-drain region;</entry></row><row><entry>7</entry><entry>etching stop layer for contact holes;</entry><entry>8</entry><entry>oxide dielectric layer;</entry></row><row><entry>9</entry><entry>metal contact;</entry><entry>10</entry><entry>first insulating layer;</entry></row><row><entry>11</entry><entry>first material layer;</entry><entry>12</entry><entry>first substrate layer;</entry></row><row><entry>13</entry><entry>second semiconductor structure;</entry><entry>14</entry><entry>first low-temperature MOS transistor;</entry></row><row><entry>15</entry><entry>active region;</entry><entry>16</entry><entry>sacrificial gate;</entry></row><row><entry>17</entry><entry>source-or-drain extending region;</entry><entry>18</entry><entry>gate dielectric layer;</entry></row><row><entry>19</entry><entry>gate;</entry><entry>20</entry><entry>second insulating layer;</entry></row><row><entry>21</entry><entry>third semiconductor structure;</entry><entry>22</entry><entry>second low-temperature MOS transistor;</entry></row><row><entry>23</entry><entry>third insulating layer;</entry><entry>24</entry><entry>interconnection layer;</entry></row><row><entry>25</entry><entry>oxidation surface.</entry></row><row><entry namest="1" nameend="4" align="center" rowsep="1"/></row></tbody></tgroup></table></tables></p><heading id="h-0005" level="1">DETAILED DESCRIPTION OF EMBODIMENTS</heading><p id="p-0028" num="0026">Hereinafter, specific embodiments of the present disclosure are described in conjunction with the drawings.</p><p id="p-0029" num="0027">Various specific details are set forth in following description to facilitate a full understanding of the present disclosure. The present disclosure may be implemented in a manner different from those described herein. Therefore, the present disclosure is not limited by the specific embodiments disclosed hereinafter.</p><p id="p-0030" num="0028">In conventional technology, SRAM units are prevented from being three-dimensional due to immature manufacturing techniques or deficient processing techniques. In order to address the above issue, a three-dimensional static random-access memory and a method for manufacturing the three-dimensional static random-access memory are provided according to embodiments of the present disclosure. The method provided herein manufactures the three-dimensitonal SRAM combining a manner, which is conventional and mature for manufacturing MOS transistors or low-temperature MOS transistors, and bonding techniques. Thereby, an area occupied by SRAMs is reduced, quality of the SRAMs is guaranteed, and manufacture of the three-dimensitonal SRAM are less difficult.</p><p id="p-0031" num="0029">Reference is made to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, which is a method for manufacturing a three-dimensional static random-access memory according to an embodiment of the present disclosure. The method includes following steps S<b>1</b> to S<b>6</b>.</p><p id="p-0032" num="0030">Reference is made to <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref>. In step S<b>1</b>, a first semiconductor structure <b>1</b> is manufactured. The first semiconductor structure <b>1</b> includes multiple MOS transistors <b>2</b> and a first insulating layer <b>10</b> that is formed on the multiple MOS transistors <b>2</b>.</p><p id="p-0033" num="0031">In this step, the multiple MOS transistors <b>2</b> may be formed in a conventional manner, as shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>. The method for manufacturing the MOS transistor <b>2</b> may include following steps S<b>11</b> to S<b>15</b>.</p><p id="p-0034" num="0032">In step S<b>1</b>, a semiconductor substrate <b>3</b> is provided, and a shallow trench isolation <b>4</b> is formed in the semiconductor substrate <b>3</b>.</p><p id="p-0035" num="0033">In step S<b>12</b>, a sacrificial gate (not depicted) is formed on the semiconductor substrate <b>3</b>, and a spacer <b>5</b> is formed on a sidewall of the sacrificial gate.</p><p id="p-0036" num="0034">In step S<b>13</b>, a source-or-drain region <b>6</b> is formed on two sides of the sacrificial gate, an etching stop layer <b>7</b> for contact holes is deposited on the structure that has been formed, and then an oxide dielectric layer <b>8</b> is deposited on the structure that has been formed.</p><p id="p-0037" num="0035">In step S<b>14</b>, the oxide dielectric layer <b>8</b> is planarized to expose a top of the sacrificial gate. Then, the sacrificial gate is replaced by a gate structure.</p><p id="p-0038" num="0036">In step S<b>15</b>, the oxide dielectric layer <b>8</b> is etched downward from its top to expose the contact hole etching stop layer <b>7</b>, and a metal contact <b>9</b> is formed.</p><p id="p-0039" num="0037">In the step S<b>1</b>, the first insulating layer <b>10</b> is formed on the multiple MOS transistors <b>2</b> after the MOS transistors <b>2</b> are manufactured, as shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. The first insulating layer <b>10</b> is made of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, or SiN, and has a thickness ranging from 300 nm to 3 &#x3bc;m.</p><p id="p-0040" num="0038">In an embodiment, the MOS transistor <b>2</b> is a CMOS transistor. The semiconductor substrate <b>3</b> is a silicon substrate. Preferably, a thickness of the first insulating layer <b>10</b> ranges from 500 nm to 1.5 &#x3bc;m.</p><p id="p-0041" num="0039">The first semiconductor structure <b>1</b> may be formed in various manners. The manner of forming the first semiconductor structure <b>1</b> may not be a main emphasis of the present disclosure. Therefore, the manner of forming the first semiconductor structure <b>1</b> is only briefly introduced herein to facilitate those skilled in the art carrying out the present disclosure. Those skilled in the art may manufacture the first semiconductor structure <b>1</b> in an alternative manner.</p><p id="p-0042" num="0040">In step S<b>2</b>, a first material layer <b>11</b> is bonded to the first insulating layer <b>10</b>, and then the first material layer <b>11</b> is subject to first thinning and first surface processing, so as to form a first substrate layer <b>12</b>.</p><p id="p-0043" num="0041">In this step, the first material layer <b>11</b> is bonded to the first insulating layer <b>10</b> through silicon-to-silicon direct bonding, metal surface bonding, polymer bonding, or eutectic bonding. The first material layer <b>11</b> may be made of a monocrystalline silicon wafer, a monocrystalline germanium wafer, or an SOI substrate. It is appreciated that the first material layer <b>11</b> may be made of any semiconductor material meeting an operation requirement.</p><p id="p-0044" num="0042">In a case that the first material layer <b>11</b> is the monocrystalline silicon wafer or the SOI substrate, the first material layer <b>11</b> is bonded to the first insulating layer <b>10</b> through the silicon-to-silicon direct bonding which includes following steps S<b>21</b> to S<b>24</b>.</p><p id="p-0045" num="0043">In step S<b>21</b>, a surface of the first insulating layer <b>10</b> is subject to first planarization and rinsing, such that a monolayer of water molecules is retained on the surface of the first insulating layer <b>10</b>.</p><p id="p-0046" num="0044">In this step, after the first insulating layer <b>10</b> is deposited, the first insulating layer <b>10</b> is required to be planarized to ensure quality of the subsequent bonding. Thereby, an upper surface of the first insulating layer <b>10</b> is highly flat both globally and locally. After the first insulating layer <b>10</b> is subject to the first planarization, some particles may remain on the surface of the first insulating layer <b>10</b>. Hence, the first insulating layer <b>10</b> should be rinsed to remove all the particles and retain a monolayer of water molecules on the upper surface of the first insulating layer <b>10</b>.</p><p id="p-0047" num="0045">In an embodiment, the first planarization is performed on the upper surface of the first insulating layer <b>10</b> through chemical mechanical polishing (CMP).</p><p id="p-0048" num="0046">In step S<b>22</b>, a surface of the first material layer <b>11</b> is oxidized, so as to form an oxidation surface <b>25</b>, as shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>.</p><p id="p-0049" num="0047">In this step, before the silicon-to-silicon direct bonding, an upper surface of the first material layer <b>11</b> is required to be oxidized to form the oxidation surface <b>25</b> on the upper surface of the first material layer <b>11</b>. A thickness of the oxidation surface <b>25</b> ranges from 1 nm to 500 nm.</p><p id="p-0050" num="0048">In step S<b>23</b>, the first material layer <b>11</b> is disposed, via the oxidation surface <b>25</b>, on the surface of the first insulating layer <b>10</b> on which water molecules are retained, as shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>. The oxidation surface <b>25</b> is bonded to the surface of the first insulating layer <b>10</b> in a face-to-face manner at a low temperature.</p><p id="p-0051" num="0049">In this step, the first material layer <b>11</b> is disposed, via the oxidation surface <b>25</b>, on the surface of the first insulating layer <b>10</b> on which water molecules are retained. That is, the oxidation surface <b>25</b> of the first material layer <b>11</b> is in contact with the water molecules on the upper surface of the first insulating layer <b>10</b>. In the bonding, the water molecules and oxygen atoms in the oxidation surface <b>25</b> form a hydrogen bond.</p><p id="p-0052" num="0050">In step S<b>24</b>, the structure that has been formed is annealed to implement bonding and interconnection between the first material layer <b>11</b> and the first insulating layer <b>10</b>.</p><p id="p-0053" num="0051">In this step, the formed structure is annealed to convert the formed hydrogen bond into a Si&#x2014;O bond. Compared with the hydrogen bond, the Si&#x2014;O bond has a higher bonding strength, and hence can adhere the first insulating layer <b>10</b> tightly to the first material layer <b>11</b>. Thereby, performances of the three-dimensional static random-access memory are improved.</p><p id="p-0054" num="0052">Further, plasma activation is performed on the upper surface of the first material layer <b>11</b> and the upper surface of the first insulating layer <b>10</b>, after the monolayer of water molecules is retained on the surface of the first insulating layer <b>10</b> and before the first material layer <b>11</b> is disposed on the surface of the first insulating layer <b>10</b>, that is, after the step S<b>21</b> and before the step S<b>22</b>. Thereby, impurity particles are removed from the upper surface of the first material layer <b>11</b> and the upper surface of the first insulating layer <b>10</b>, improving an effect of the bonding.</p><p id="p-0055" num="0053">Further, when of bonding the oxidation surface <b>25</b> of the first material layer <b>11</b> to the upper surface of the first insulating layer <b>10</b> at the low temperature, the surface of the first material layer <b>11</b> is under mechanical pressure to improve the effect of the bonding. The mechanical pressure ranges from 0 to 10 kg/cm<sup>2</sup>.</p><p id="p-0056" num="0054">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, a back side of the first material layer <b>11</b> away from the first insulating layer <b>10</b> should be subject to the first thinning and the first surface processing after the oxidation surface <b>25</b> is bonded to the upper surface of the first insulating layer <b>10</b>, in order to form the first substrate layer <b>12</b>. The first thinning includes rough grinding on the back side, fine grinding on the back side, and stress release. The rough grinding on the back side aims to reduce a thickness of the first material layer <b>11</b>, and the fine grinding on the back side aims to make the back side of the first material layer <b>11</b> highly flat to facilitate subsequent steps of manufacturing. The stress release and the first surface processing may be performed through wet etching, CMP, or another process, so as to further improve quality of the back side of the first material layer <b>11</b>, avoid physical damages on the back side, and reduce granularity.</p><p id="p-0057" num="0055">In a case that the first material layer <b>11</b> is the SOI substrate, a buried oxygen layer in the SOI substrate may serve as a barrier for the first surface processing. In a case that the first material layer <b>11</b> is the monocrystalline silicon wafer, a rate of etching in the first surface processing is required to be controlled. Thereby, a thickness of the first material layer <b>11</b> is reduced to be less than 500 nm. Preferably, the thickness of the first material layer is reduced to a value ranging from 50 nm to 100 nm.</p><p id="p-0058" num="0056">In step S<b>3</b>, multiple first low-temperature MOS transistors <b>14</b> are manufactured at a low temperature on the first substrate layer <b>12</b>, and a second insulating layer <b>20</b> is formed on the multiple first low-temperature MOS transistors <b>14</b>, so as to form a second semiconductor structure <b>13</b></p><p id="p-0059" num="0057">In this step, the first low-temperature MOS transistors <b>14</b> may be low-temperature CMOS transistors.</p><p id="p-0060" num="0058">In an embodiment, the first low-temperature MOS transistor <b>14</b> is manufactured at the low temperature through following steps S<b>31</b> to S<b>35</b>.</p><p id="p-0061" num="0059">In step S<b>31</b>, an active region <b>15</b> is formed at a low temperature on the first substrate layer <b>12</b>, as shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>.</p><p id="p-0062" num="0060">In step S<b>32</b>, a sacrificial gate <b>16</b> is formed at a low temperature on the active region <b>15</b>, a source-or-drain extending region <b>17</b> is formed in the active region <b>15</b> on two sides of the sacrificial gate <b>16</b>, and a spacer <b>5</b> is formed on a sidewall of the sacrificial gate <b>16</b>. Reference is made to <figref idref="DRAWINGS">FIG. <b>8</b></figref>.</p><p id="p-0063" num="0061">In this step, a gate material of the sacrificial gate <b>16</b> is deposited on the active region <b>15</b>, and then the gate material is etched to form the sacrificial gate <b>16</b>. After the sacrificial gate <b>16</b> is formed, the active region <b>15</b> on the two sides of the sacrificial gate <b>16</b> is doped to form the source-or-drain extending region <b>17</b>. Further, a spacer material is deposited on the sidewall of the sacrificial grid <b>16</b>, and then the spacer material is etched to form the spacer <b>5</b>. The gate material may be polycrystalline silicon. The spacer material may be SiO<sub>2 </sub>or SiN.</p><p id="p-0064" num="0062">In step S<b>33</b>, the active regions <b>15</b> on the two sides of the sacrificial gate <b>16</b> are s subject to source-or-drain doping to form a source-or-drain region <b>6</b>, as shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>.</p><p id="p-0065" num="0063">The source-or-drain doping is performed through heavy doping in the active region <b>15</b> on the two sides of the sacrificial gate <b>16</b> by using impurities, or through fabricating fully siliconized metal in the active region <b>15</b> on the two sides of the sacrificial gate <b>16</b>.</p><p id="p-0066" num="0064">In step S<b>34</b>, the oxide dielectric layer <b>8</b> is deposited on the structure that has been formed, and the oxide dielectric layer <b>8</b> is subject to second planarization to expose a top of the sacrificial gate <b>16</b>.</p><p id="p-0067" num="0065">In this step, the oxide dielectric layer <b>8</b> is deposited on the formed structure as shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>. A thickness of the oxide dielectric layer <b>8</b> is sufficient to cover the protruding sacrificial gate <b>16</b>. Then, the oxide dielectric layer <b>8</b> is subject to CMP or another process for the second planarization, such that the top of the sacrificial gate <b>16</b> is exposed to facilitate subsequent gate-replacement.</p><p id="p-0068" num="0066">In step S<b>35</b>, the sacrificial gate is replaced by a gate structure, and a metal contact <b>9</b> is formed for the multiple first low-temperature MOS transistors <b>14</b>.</p><p id="p-0069" num="0067">In this step, the sacrificial gate <b>16</b> in a gate region is removed, and a gate dielectric layer <b>18</b> and then a gate <b>19</b> are formed in the gate region, as shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>. After the gate <b>19</b> is formed, the oxide dielectric layer <b>8</b> is etched downward from its top to form a through-hole, as shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>. The through-hole is filled with metal to form the metal contact <b>9</b>. A location of the through-hole corresponds to that of the source-or-drain region <b>6</b>. The filing metal may be titanium, titanium nitride, aluminum, aluminum nitride, or a stack of the above.</p><p id="p-0070" num="0068">As shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the second insulating layer <b>20</b> should be formed on the multiple first low-temperature MOS transistors <b>14</b> after the multiple first low-temperature MOS transistors <b>14</b> are formed. A material and a thickness of the second insulating layer <b>20</b> may be same as those of the first insulating layer <b>10</b>, or may be determined based on an actual condition.</p><p id="p-0071" num="0069">In step S<b>4</b>, a second material layer is bonded to the second insulating layer <b>20</b>, and then the second material layer is subject to second thinning and second surface processing, so as to form a second substrate layer.</p><p id="p-0072" num="0070">In step S<b>5</b>, multiple second low-temperature MOS transistors <b>22</b> are manufactured at a low temperature on the second substrate layer, and a third insulating layer <b>23</b> is formed on the multiple second low-temperature MOS transistors <b>22</b>, so as to form a third semiconductor structure <b>21</b>. Reference is made to <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0073" num="0071">Operations in the step S<b>4</b> are substantially identical to those in the step S<b>2</b>, and operations in the step S<b>5</b> are substantially identical to those in the step S<b>3</b>. Hence, they are not repeated herein.</p><p id="p-0074" num="0072">In the method according to embodiments of the present disclosure, the second semiconductor structure <b>13</b> and the third semiconductor structure <b>21</b> are sequentially formed on the first semiconductor structure <b>1</b> through operations described in the steps S<b>2</b> to S<b>5</b>. It is appreciated that the above operations may be repeated based on an actual condition to fabricate an N-th semiconductor structure, where N is greater than or equal to 1.</p><p id="p-0075" num="0073">In an embodiment, the first low-temperature MOS transistor <b>14</b> and the second low-temperature MOS transistor <b>22</b> are manufactured at a low temperature T, where 0&#x3c;T&#x3c;500&#xb0; C. That is, the first low-temperature MOS transistor <b>14</b> and the second low-temperature MOS transistor <b>22</b> meeting an operation requirement are manufactured under a temperature range corresponding to the forgoing T.</p><p id="p-0076" num="0074">In an embodiment, each of the second insulating layer <b>20</b> and the third insulating layer <b>23</b> is made of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4 </sub>or SiN, and has a thickness ranging from 300 nm to 3 &#x3bc;m.</p><p id="p-0077" num="0075">In step S<b>6</b>, a through-hole is provided in the first insulating layer <b>10</b>, the second semiconductor structure <b>13</b>, and the third semiconductor structure <b>21</b>, and a metal is deposited in the through-hole, so as to form an interconnection layer <b>24</b>. Reference is made to <figref idref="DRAWINGS">FIG. <b>15</b></figref>. Thereby, the first semiconductor structure <b>1</b>, the second semiconductor structure <b>13</b>, and the third semiconductor structure <b>21</b> are interconnected.</p><p id="p-0078" num="0076">In this step, the three semiconductor structures are required to be stereoscopically interconnected with each other after being sequentially formed. The through-hole is provided in the first insulating layer <b>10</b>, the second semiconductor structure <b>13</b> and the third semiconductor structure <b>21</b>. A position of the through-hole corresponds to the metal contacts <b>9</b> of the MOS transistor <b>2</b>, of the first low-temperature MOS transistor, and of the second low-temperature MOS transistor. After the through-hole is formed, metal is filled in the through-hole to interconnect the first semiconductor structure <b>1</b>, the second semiconductor structure <b>13</b>, and the third semiconductor structure <b>21</b>. Thereby, manufacturing of the three-dimensional SRAM is implemented.</p><p id="p-0079" num="0077">A three-dimensional static random-access memory is further provided according to an embodiment of the present disclosure. As shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref>, the three-dimensional static random-access memory includes a first semiconductor structure <b>1</b>, a second semiconductor structure <b>13</b>, a third semiconductor structure <b>21</b>, and an interconnection layer <b>24</b>.</p><p id="p-0080" num="0078">The first semiconductor structure <b>1</b> includes multiple MOS transistors <b>2</b> and a first insulating layer <b>10</b> that is formed on the multiple MOS transistors <b>2</b>.</p><p id="p-0081" num="0079">The second semiconductor structure <b>13</b> includes multiple first low-temperature MOS transistors <b>14</b> and a second insulating layer <b>20</b> that is formed on the multiple first low-temperature MOS transistors <b>14</b>.</p><p id="p-0082" num="0080">The third semiconductor structure <b>21</b> includes multiple second low-temperature MOS transistors <b>22</b> and a third insulating layer <b>23</b> that is formed on the multiple second low-temperature MOS transistors <b>22</b>.</p><p id="p-0083" num="0081">The interconnection layer <b>24</b> extends along a vertical direction, is disposed in the first insulating layer <b>10</b>, the second semiconductor structure <b>13</b>, and the third semiconductor structure <b>21</b>, and interconnects the first semiconductor structure <b>1</b>, the second semiconductor structure <b>13</b>, and the third semiconductor structure <b>21</b>.</p><p id="p-0084" num="0082">The multiple first low-temperature MOS transistors <b>14</b> are formed on the first insulating layer <b>10</b>. A substrate of the multiple first low-temperature MOS transistors <b>14</b> is bonded to a side of the first insulating layer <b>10</b> away from the MOS transistor <b>2</b>.</p><p id="p-0085" num="0083">The multiple second low-temperature MOS transistors <b>22</b> are formed on the second insulating layer <b>20</b>. A substrate of the multiple second low-temperature MOS transistors <b>22</b> is bonded with a side of the second insulating layer <b>20</b> away from the first low-temperature MOS transistor <b>14</b>.</p><p id="p-0086" num="0084">In the embodiment, the multiple MOS transistors <b>2</b> in the first semiconductor structure <b>1</b> correspond to driving components in a first layer of the SRAM. The multiple first low-temperature MOS transistors <b>14</b> correspond to load components in a second layer of the SRAM. The multiple second low-temperature <b>22</b> correspond to transmission components in a third layer of the SRAM.</p><p id="p-0087" num="0085">According to the above technical solutions, mature techniques for manufacturing the MOS transistors <b>2</b> are combined with bonding techniques to bonding two layers of multiple low-temperature MOS transistors sequentially to the multiple MOS transistors <b>2</b>. Thereby, a three-dimensional SRAM occupying a small area and of high quality is provided. A structure of the three-dimensional SRAM is less complex, and manufacture of the 3D SRAM is less difficult.</p><p id="p-0088" num="0086">In an embodiment, the MOS transistor <b>2</b> is a CMOS transistor. The first low-temperature MOS transistor <b>14</b> and the second low-temperature MOS transistor <b>22</b> are low-temperature CMOS transistors.</p><p id="p-0089" num="0087">According to the above technical solution, the CMOS transistor has low power consumption and great anti-interference capability, and is integration-friency, which facilitate manufacturing of the SRAM. The low-temperature CMOS has higher operation speed and higher reliability, and has a performance similar to a bipolar logic circuit when operating at a low voltage. The low-temperature CMOS facilitates a high degree of integration and a high packaging density, which further reduces the area occupied by the three-dimensional SRAM.</p><p id="p-0090" num="0088">In an embodiment, each of the first insulating layer <b>10</b>, the second insulating layer <b>20</b>, and the third insulating layer <b>23</b> is made of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4 </sub>or SiN, and has a thickness ranging from 300 nm to 3 &#x3bc;m.</p><p id="p-0091" num="0089">In summary, the method for manufacturing the three-dimensional static random-access memory is provided according to embodiments of the present disclosure. The multiple MOS transistors <b>2</b> may be manufactured in a conventional manner, and the first insulating layer <b>10</b> is formed on the multiple MOS transistors <b>2</b> to form the first semiconductor structure <b>1</b>. The first material layer <b>11</b> is bonded to the first insulating layer <b>10</b> to adhere the first insulating layer <b>10</b> with the first material layer <b>11</b> tightly. Then, the first material layer <b>11</b> is subject to thinning and surface processing. The multiple first low-temperature MOS transistors <b>14</b> are fabricated at the low temperature on the first material layer <b>11</b>, and the second insulating layer <b>20</b> is formed on the multiple first low-temperature MOS transistors <b>14</b> to form the second semiconductor structure <b>13</b>. The above operations of forming the second semiconductor structure <b>13</b> are repeated to form the third semiconductor structure <b>21</b>, and the interconnection layer <b>24</b> is formed. Hence, manufacture of the three-dimensitonal SRAM is implemented.</p><p id="p-0092" num="0090">In comparison with conventional technology, the method provided herein is capable to manufacture the three-dimensitonal SRAM combining a manner, which is conventional and mature for manufacturing MOS transistors <b>2</b> or low-temperature MOS transistors, and bonding techniques. An area occupied by SRAMs is reduced while guaranteeing quality of the SRAMs.</p><p id="p-0093" num="0091">Similarly, the three-dimensional SRAM according to embodiments of the present disclosure has the advantages of small occupation area and high quality</p><p id="p-0094" num="0092">Hereinabove described are merely preferable embodiments of the present disclosure, which are not intended to limit the present disclosure. Those skilled in the art may made various modifications and variations based on the present disclosure. Any modification, equivalent substitution, or improvement made within the spirit and the principle of the present disclosure shall fall within the protection scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A method for manufacturing a three-dimensional static random-access memory, comprising:<claim-text>forming a first semiconductor structure, wherein the first semiconductor structure comprises a plurality of MOS transistors and a first insulating layer formed on the plurality of MOS transistors;</claim-text><claim-text>bonding a first material layer to the first insulating layer, and thinning the first material layer and processing a surface of the thinned first material layer to form a first substrate layer;</claim-text><claim-text>forming a second semiconductor structure on the first substrate layer wherein the second semiconductor structure comprises a plurality of first MOS transistors on the first substrate layer and a second insulating layer on the plurality of first MOS transistors, and the plurality of first MOS transistors is formed at a first temperature;</claim-text><claim-text>bonding a second material layer to the second insulating layer, and thinning the second material layer and processing a surface of the thinned second material layer to form a second substrate layer;</claim-text><claim-text>forming a third semiconductor structure on the second substrate layer, wherein the third semiconductor structure comprises a plurality of second MOS transistors on the second substrate layer and, a third insulating layer on the plurality of second MOS transistors, and the plurality of second MOS is formed at a second temperature,</claim-text><claim-text>forming through-hole within the first insulating layer, the second semiconductor structure, and the third semiconductor structure;</claim-text><claim-text>depositing metal in the through-hole to form an interconnection layer which interconnets the first semiconductor structure, the second semiconductor structure and the third semiconductor structure.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The method according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the plurality of MOS transistors, the plurality of first MOS transistors, and the plurality of second MOS transistors are CMOS transistors;</claim-text><claim-text>the first temperature and the second temperature are lower than a temperature at which the plurality of CMOS transistors are formed;</claim-text><claim-text>each of the first material layer and the second material layer is a monocrystalline silicon wafer, a monocrystalline germanium wafer, or a silicon-on-insulator substrate.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The method according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>the first material layer is bonded to the first insulating layer through silicon-to-silicon direct bonding, metal surface bonding, polymer bonding, or eutectic bonding, and</claim-text><claim-text>the second material layer is bonded to the second insulating layer through silicon-to-silicon direct bonding, metal surface bonding, polymer bonding, or eutectic bonding.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The method according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein bonding the first material layer to the first insulating layer through the silicon-to-silicon direct bonding process comprises:<claim-text>planarizing a surface of the first insulating layer;</claim-text><claim-text>rinsing the planarized surface of the first insulating layer, wherein a monolayer of water molecules is retained on the planarized surface of the first insulating layer after the rinsing;</claim-text><claim-text>oxidizing a surface of the first material layer to form an oxidation surface;</claim-text><claim-text>disposing the first material layer on the rinsed surface of the first insulating layer, wherein the oxidation surface is in contact with the rinsed surface of the first insulating layer;</claim-text><claim-text>bonding the oxidation surface to the rinsed surface of the first insulating layer in a face-to-face manner; and</claim-text><claim-text>annealing the first material layer and the first insulating layer after the bonding.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The method according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein after oxidizing the surface of the first material layer and before disposing the first material layer on the rinsed surface of the first insulating layer, the method further comprises:<claim-text>performing plasma activation on the oxidation surface and the rinsed surface of the first insulating layer.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The method according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein bonding the oxidation surface to the rinsed surface of the first insulating layer at the low temperature comprises:<claim-text>pressing the oxidation surface of the first material layer against the rinsed surface of the first insulating layer under a mechanical pressure.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The method according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the first insulating layer, the second insulating layer, and the third insulating layer is made of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4 </sub>or SiN, and has a thickness ranging from 300 nm to 3 &#x3bc;m.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The method according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first temperature and the second temperature are greater than 0&#xb0; C. and lower than 500&#xb0; C.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The method according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein manufacturing one of the plurality of first MOS transistors comprises:<claim-text>forming an active region on the first substrate layer;</claim-text><claim-text>manufacturing a sacrificial gate in the active region;</claim-text><claim-text>forming, in the active region, source-or-drain extending regions at two sides of the sacrificial gate; and</claim-text><claim-text>forming a spacer at a sidewall of the sacrificial gate;</claim-text><claim-text>doping the source-or-drain extending regions to form source-or-drain regions;</claim-text><claim-text>depositing an oxide dielectric layer on the sacrificial agate, the spacer, and the source-or-drain regions;</claim-text><claim-text>planarizing the oxide dielectric layer to expose a top of the sacrificial gate;</claim-text><claim-text>replacing the exposed sacrificial gate with a gate structure; and</claim-text><claim-text>forming a plurality of metal contacts for the one of the plurality of first MOS transistors.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The method according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein doping the source-or-drain extending regions comprises,<claim-text>doping the source-or-drain extending regions with impurities; or</claim-text><claim-text>forming fully siliconized metal at the source-or-drain extending regions.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A three-dimensional static random-access memory, comprising:<claim-text>a first semiconductor structure, wherein the first semiconductor structure comprises a plurality of MOS transistors and a first insulating layer that is formed on the plurality of MOS transistors;</claim-text><claim-text>a second semiconductor structure, wherein the second semiconductor structure comprises a plurality of first MOS transistors and a second insulating layer that is formed on the plurality of first MOS transistors;</claim-text><claim-text>a third semiconductor structure, wherein the third semiconductor structure comprises a plurality of second MOS transistors and a third insulating layer that is formed on the plurality of second MOS transistors; and</claim-text><claim-text>an interconnection layer extending vertically within the first insulating layer, the second semiconductor structure, and the third semiconductor structure, wherein the interconnection layer is configured to interconnect the first semiconductor structure, the second semiconductor structure, and the third semiconductor structure;</claim-text><claim-text>wherein the plurality of first MOS transistors is formed on the first insulating layer, and a substrate of the plurality of first MOS transistors is bonded to a side of the first insulating layer away from the plurality of MOS transistors; and</claim-text><claim-text>wherein the plurality of second MOS transistors is formed on the second insulating layer, and a substrate of the plurality of second MOS transistors is bonded to a side of the second insulating layer away from the plurality of first MOS transistors.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The three-dimensional static random-access memory according to <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein:<claim-text>the plurality of MOS transistors, the plurality of first MOS transistors, and the plurality of second MOS transistors are CMOS transistors, and.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The three-dimensional static random-access memory according to <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein:<claim-text>each of the first insulating layer, the second insulating layer, and the third insulating layer is made of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4 </sub>or SiN, and has a thickness ranging from 300 nm to 3 &#x3bc;m.</claim-text></claim-text></claim></claims></us-patent-application>