============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 23 2023  11:24:30 am
  Module:                 fsm_1101
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                   launch                                     0 R 
(constraint.sdc_line_8)       ext delay                      +8000    8000 F 
x                             in port            1  1.0 6000    +0    8000 F 
g165/A                                                          +6    8006   
g165/Z                        CLKBUF_X1          3  5.2  252 +1806    9812 F 
g158/A1                                                         +9    9821   
g158/ZN                       AND3_X1            1  1.3   26  +220   10041 F 
y                        <<<  interconnect                26    +8   10050 F 
                              out port                          +0   10050 F 
(constraint.sdc_line_15)      ext delay                      +3000   13050 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                20000 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    6950ps 
Start-point  : x
End-point    : y

