[2025-09-18 06:38:05] START suite=qualcomm_srv trace=srv90_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv90_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2579460 heartbeat IPC: 3.877 cumulative IPC: 3.877 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4997036 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4997036 cumulative IPC: 4.002 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4997037 heartbeat IPC: 4.136 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13284506 heartbeat IPC: 1.207 cumulative IPC: 1.207 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21526746 heartbeat IPC: 1.213 cumulative IPC: 1.21 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 29758362 heartbeat IPC: 1.215 cumulative IPC: 1.212 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37963177 heartbeat IPC: 1.219 cumulative IPC: 1.213 (Simulation time: 00 hr 05 min 42 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46166431 heartbeat IPC: 1.219 cumulative IPC: 1.214 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 54387703 heartbeat IPC: 1.216 cumulative IPC: 1.215 (Simulation time: 00 hr 07 min 49 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv90_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 62652111 heartbeat IPC: 1.21 cumulative IPC: 1.214 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 70960489 heartbeat IPC: 1.204 cumulative IPC: 1.213 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 79261781 heartbeat IPC: 1.205 cumulative IPC: 1.212 (Simulation time: 00 hr 11 min 09 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 82585399 cumulative IPC: 1.211 (Simulation time: 00 hr 12 min 21 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 82585399 cumulative IPC: 1.211 (Simulation time: 00 hr 12 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv90_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.211 instructions: 100000004 cycles: 82585399
CPU 0 Branch Prediction Accuracy: 92.75% MPKI: 12.87 Average ROB Occupancy at Mispredict: 31.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0855
BRANCH_INDIRECT: 0.3705
BRANCH_CONDITIONAL: 11.05
BRANCH_DIRECT_CALL: 0.4207
BRANCH_INDIRECT_CALL: 0.5449
BRANCH_RETURN: 0.4057


====Backend Stall Breakdown====
ROB_STALL: 17023
LQ_STALL: 0
SQ_STALL: 44370


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.3789203

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 17023

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5038

cpu0->cpu0_STLB TOTAL        ACCESS:    2123001 HIT:    2122329 MISS:        672 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123001 HIT:    2122329 MISS:        672 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 129.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9654033 HIT:    8836224 MISS:     817809 MSHR_MERGE:      43253
cpu0->cpu0_L2C LOAD         ACCESS:    7748537 HIT:    7057581 MISS:     690956 MSHR_MERGE:        439
cpu0->cpu0_L2C RFO          ACCESS:     584886 HIT:     533842 MISS:      51044 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     169664 HIT:     104148 MISS:      65516 MSHR_MERGE:      42814
cpu0->cpu0_L2C WRITE        ACCESS:    1149725 HIT:    1140191 MISS:       9534 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1221 HIT:        462 MISS:        759 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     117381 ISSUED:     110159 USEFUL:       1480 USELESS:       8341
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15858770 HIT:    7742775 MISS:    8115995 MSHR_MERGE:    2000318
cpu0->cpu0_L1I LOAD         ACCESS:   15858770 HIT:    7742775 MISS:    8115995 MSHR_MERGE:    2000318
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30902088 HIT:   26924192 MISS:    3977896 MSHR_MERGE:    1699298
cpu0->cpu0_L1D LOAD         ACCESS:   16686556 HIT:   14555537 MISS:    2131019 MSHR_MERGE:     498161
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     347555 HIT:     249384 MISS:      98171 MSHR_MERGE:      38542
cpu0->cpu0_L1D WRITE        ACCESS:   13866621 HIT:   12119158 MISS:    1747463 MSHR_MERGE:    1162573
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1356 HIT:        113 MISS:       1243 MSHR_MERGE:         22
cpu0->cpu0_L1D PREFETCH REQUESTED:     539514 ISSUED:     347555 USEFUL:      11291 USELESS:      38501
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12995583 HIT:   10703976 MISS:    2291607 MSHR_MERGE:    1159354
cpu0->cpu0_ITLB LOAD         ACCESS:   12995583 HIT:   10703976 MISS:    2291607 MSHR_MERGE:    1159354
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.013 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29070776 HIT:   27739233 MISS:    1331543 MSHR_MERGE:     340796
cpu0->cpu0_DTLB LOAD         ACCESS:   29070776 HIT:   27739233 MISS:    1331543 MSHR_MERGE:     340796
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.089 cycles
cpu0->LLC TOTAL        ACCESS:     890870 HIT:     880471 MISS:      10399 MSHR_MERGE:        251
cpu0->LLC LOAD         ACCESS:     690517 HIT:     683098 MISS:       7419 MSHR_MERGE:         31
cpu0->LLC RFO          ACCESS:      51044 HIT:      51034 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      22702 HIT:      19945 MISS:       2757 MSHR_MERGE:        220
cpu0->LLC WRITE        ACCESS:     125848 HIT:     125847 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        759 HIT:        547 MISS:        212 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 113.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:      10133
  AVG DBUS CONGESTED CYCLE: 2.989
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6882

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       541461       515924        87945          552
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           49           54           12
  STLB miss resolved @ L2C                0           45          276          218           19
  STLB miss resolved @ LLC                0           25          229          350           34
  STLB miss resolved @ MEM                0            0           70          111          103

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199522        46997      1540703       134000           11
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            4            0
  STLB miss resolved @ L2C                0            1            2            1            0
  STLB miss resolved @ LLC                0            6           14           28            0
  STLB miss resolved @ MEM                0            0            8           19            7
[2025-09-18 06:50:26] END   suite=qualcomm_srv trace=srv90_ap (rc=0)
