Protel Design System Design Rule Check
PCB File : F:\OneDrive\Altium\Projects\UD3_Fibernet\Board.PcbDoc
Date     : 03.11.2020
Time     : 22:58:11

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.102mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-(127.499mm,105.874mm) on Multi-Layer Actual Hole Size = 3.1mm
   Violation between Hole Size Constraint: (3.1mm > 2.54mm) Pad Free-(59.499mm,105.874mm) on Multi-Layer Actual Hole Size = 3.1mm
Rule Violations :2

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad C21-1(101.981mm,117.219mm) on Bottom Layer And Pad J1-S(102.597mm,115.544mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad C43-1(73.167mm,131.699mm) on Bottom Layer And Pad J2-1(73.914mm,133.35mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-1(116.293mm,118.069mm) on Top Layer And Pad IC1-2(116.793mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Pad IC1-1(116.293mm,118.069mm) on Top Layer And Pad IC1-64(115.443mm,118.919mm) on Top Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-10(120.793mm,118.069mm) on Top Layer And Pad IC1-11(121.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-10(120.793mm,118.069mm) on Top Layer And Pad IC1-9(120.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-11(121.293mm,118.069mm) on Top Layer And Pad IC1-12(121.793mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-12(121.793mm,118.069mm) on Top Layer And Pad IC1-13(122.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-13(122.293mm,118.069mm) on Top Layer And Pad IC1-14(122.793mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-14(122.793mm,118.069mm) on Top Layer And Pad IC1-15(123.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-15(123.293mm,118.069mm) on Top Layer And Pad IC1-16(123.793mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Pad IC1-16(123.793mm,118.069mm) on Top Layer And Pad IC1-17(124.643mm,118.919mm) on Top Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-17(124.643mm,118.919mm) on Top Layer And Pad IC1-18(124.643mm,119.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-18(124.643mm,119.419mm) on Top Layer And Pad IC1-19(124.643mm,119.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-19(124.643mm,119.919mm) on Top Layer And Pad IC1-20(124.643mm,120.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-2(116.793mm,118.069mm) on Top Layer And Pad IC1-3(117.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-20(124.643mm,120.419mm) on Top Layer And Pad IC1-21(124.643mm,120.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-21(124.643mm,120.919mm) on Top Layer And Pad IC1-22(124.643mm,121.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-22(124.643mm,121.419mm) on Top Layer And Pad IC1-23(124.643mm,121.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-23(124.643mm,121.919mm) on Top Layer And Pad IC1-24(124.643mm,122.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-24(124.643mm,122.419mm) on Top Layer And Pad IC1-25(124.643mm,122.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-25(124.643mm,122.919mm) on Top Layer And Pad IC1-26(124.643mm,123.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-26(124.643mm,123.419mm) on Top Layer And Pad IC1-27(124.643mm,123.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-27(124.643mm,123.919mm) on Top Layer And Pad IC1-28(124.643mm,124.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-28(124.643mm,124.419mm) on Top Layer And Pad IC1-29(124.643mm,124.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-29(124.643mm,124.919mm) on Top Layer And Pad IC1-30(124.643mm,125.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-3(117.293mm,118.069mm) on Top Layer And Pad IC1-4(117.793mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-30(124.643mm,125.419mm) on Top Layer And Pad IC1-31(124.643mm,125.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-31(124.643mm,125.919mm) on Top Layer And Pad IC1-32(124.643mm,126.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Pad IC1-32(124.643mm,126.419mm) on Top Layer And Pad IC1-33(123.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-33(123.793mm,127.269mm) on Top Layer And Pad IC1-34(123.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-34(123.293mm,127.269mm) on Top Layer And Pad IC1-35(122.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-35(122.793mm,127.269mm) on Top Layer And Pad IC1-36(122.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-36(122.293mm,127.269mm) on Top Layer And Pad IC1-37(121.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-37(121.793mm,127.269mm) on Top Layer And Pad IC1-38(121.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-38(121.293mm,127.269mm) on Top Layer And Pad IC1-39(120.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-39(120.793mm,127.269mm) on Top Layer And Pad IC1-40(120.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-4(117.793mm,118.069mm) on Top Layer And Pad IC1-5(118.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-40(120.293mm,127.269mm) on Top Layer And Pad IC1-41(119.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-41(119.793mm,127.269mm) on Top Layer And Pad IC1-42(119.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-42(119.293mm,127.269mm) on Top Layer And Pad IC1-43(118.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-43(118.793mm,127.269mm) on Top Layer And Pad IC1-44(118.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-44(118.293mm,127.269mm) on Top Layer And Pad IC1-45(117.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-45(117.793mm,127.269mm) on Top Layer And Pad IC1-46(117.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-46(117.293mm,127.269mm) on Top Layer And Pad IC1-47(116.793mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-47(116.793mm,127.269mm) on Top Layer And Pad IC1-48(116.293mm,127.269mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.006mm < 0.254mm) Between Pad IC1-48(116.293mm,127.269mm) on Top Layer And Pad IC1-49(115.443mm,126.419mm) on Top Layer [Top Solder] Mask Sliver [0.006mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-49(115.443mm,126.419mm) on Top Layer And Pad IC1-50(115.443mm,125.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-5(118.293mm,118.069mm) on Top Layer And Pad IC1-6(118.793mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-50(115.443mm,125.919mm) on Top Layer And Pad IC1-51(115.443mm,125.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-51(115.443mm,125.419mm) on Top Layer And Pad IC1-52(115.443mm,124.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-52(115.443mm,124.919mm) on Top Layer And Pad IC1-53(115.443mm,124.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-53(115.443mm,124.419mm) on Top Layer And Pad IC1-54(115.443mm,123.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-54(115.443mm,123.919mm) on Top Layer And Pad IC1-55(115.443mm,123.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-55(115.443mm,123.419mm) on Top Layer And Pad IC1-56(115.443mm,122.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-56(115.443mm,122.919mm) on Top Layer And Pad IC1-57(115.443mm,122.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-57(115.443mm,122.419mm) on Top Layer And Pad IC1-58(115.443mm,121.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-58(115.443mm,121.919mm) on Top Layer And Pad IC1-59(115.443mm,121.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-59(115.443mm,121.419mm) on Top Layer And Pad IC1-60(115.443mm,120.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-6(118.793mm,118.069mm) on Top Layer And Pad IC1-7(119.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-60(115.443mm,120.919mm) on Top Layer And Pad IC1-61(115.443mm,120.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-61(115.443mm,120.419mm) on Top Layer And Pad IC1-62(115.443mm,119.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-62(115.443mm,119.919mm) on Top Layer And Pad IC1-63(115.443mm,119.419mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-63(115.443mm,119.419mm) on Top Layer And Pad IC1-64(115.443mm,118.919mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-7(119.293mm,118.069mm) on Top Layer And Pad IC1-8(119.793mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad IC1-8(119.793mm,118.069mm) on Top Layer And Pad IC1-9(120.293mm,118.069mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-1(94.397mm,126.069mm) on Top Layer And Pad J1-2(94.397mm,125.269mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-10(94.397mm,118.869mm) on Top Layer And Pad J1-9(94.397mm,119.669mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-11(102.597mm,119.269mm) on Top Layer And Pad J1-12(102.597mm,120.069mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-12(102.597mm,120.069mm) on Top Layer And Pad J1-13(102.597mm,120.869mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-13(102.597mm,120.869mm) on Top Layer And Pad J1-14(102.597mm,121.669mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-14(102.597mm,121.669mm) on Top Layer And Pad J1-15(102.597mm,122.469mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-15(102.597mm,122.469mm) on Top Layer And Pad J1-16(102.597mm,123.269mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-16(102.597mm,123.269mm) on Top Layer And Pad J1-17(102.597mm,124.069mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-17(102.597mm,124.069mm) on Top Layer And Pad J1-18(102.597mm,124.869mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-18(102.597mm,124.869mm) on Top Layer And Pad J1-19(102.597mm,125.669mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-19(102.597mm,125.669mm) on Top Layer And Pad J1-20(102.597mm,126.469mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-2(94.397mm,125.269mm) on Top Layer And Pad J1-3(94.397mm,124.469mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-3(94.397mm,124.469mm) on Top Layer And Pad J1-4(94.397mm,123.669mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-4(94.397mm,123.669mm) on Top Layer And Pad J1-5(94.397mm,122.869mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-5(94.397mm,122.869mm) on Top Layer And Pad J1-6(94.397mm,122.069mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-6(94.397mm,122.069mm) on Top Layer And Pad J1-7(94.397mm,121.269mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-7(94.397mm,121.269mm) on Top Layer And Pad J1-8(94.397mm,120.469mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J1-8(94.397mm,120.469mm) on Top Layer And Pad J1-9(94.397mm,119.669mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad J2-1(73.914mm,133.35mm) on Multi-Layer And Pad R17-2(74.534mm,131.699mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.236mm < 0.254mm) Between Pad J2-2(76.454mm,133.35mm) on Multi-Layer And Pad R17-1(75.834mm,131.699mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.236mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-1(74.769mm,125.799mm) on Bottom Layer And Pad MCU1-2(75.419mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-10(80.619mm,125.799mm) on Bottom Layer And Pad MCU1-11(81.269mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-10(80.619mm,125.799mm) on Bottom Layer And Pad MCU1-9(79.969mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-11(81.269mm,125.799mm) on Bottom Layer And Pad MCU1-12(81.919mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-12(81.919mm,125.799mm) on Bottom Layer And Pad MCU1-13(82.569mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-13(82.569mm,125.799mm) on Bottom Layer And Pad MCU1-14(83.219mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-15(83.219mm,118.549mm) on Bottom Layer And Pad MCU1-16(82.569mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-16(82.569mm,118.549mm) on Bottom Layer And Pad MCU1-17(81.919mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-17(81.919mm,118.549mm) on Bottom Layer And Pad MCU1-18(81.269mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-18(81.269mm,118.549mm) on Bottom Layer And Pad MCU1-19(80.619mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-19(80.619mm,118.549mm) on Bottom Layer And Pad MCU1-20(79.969mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-2(75.419mm,125.799mm) on Bottom Layer And Pad MCU1-3(76.069mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-20(79.969mm,118.549mm) on Bottom Layer And Pad MCU1-21(79.319mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-21(79.319mm,118.549mm) on Bottom Layer And Pad MCU1-22(78.669mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-22(78.669mm,118.549mm) on Bottom Layer And Pad MCU1-23(78.019mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-23(78.019mm,118.549mm) on Bottom Layer And Pad MCU1-24(77.369mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-24(77.369mm,118.549mm) on Bottom Layer And Pad MCU1-25(76.719mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-25(76.719mm,118.549mm) on Bottom Layer And Pad MCU1-26(76.069mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-26(76.069mm,118.549mm) on Bottom Layer And Pad MCU1-27(75.419mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-27(75.419mm,118.549mm) on Bottom Layer And Pad MCU1-28(74.769mm,118.549mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-3(76.069mm,125.799mm) on Bottom Layer And Pad MCU1-4(76.719mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-4(76.719mm,125.799mm) on Bottom Layer And Pad MCU1-5(77.369mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-5(77.369mm,125.799mm) on Bottom Layer And Pad MCU1-6(78.019mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-6(78.019mm,125.799mm) on Bottom Layer And Pad MCU1-7(78.669mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-7(78.669mm,125.799mm) on Bottom Layer And Pad MCU1-8(79.319mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MCU1-8(79.319mm,125.799mm) on Bottom Layer And Pad MCU1-9(79.969mm,125.799mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad X1-1(115.574mm,113.526mm) on Top Layer And Pad X1-2(115.574mm,115.126mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad X1-3(113.374mm,115.126mm) on Top Layer And Pad X1-4(113.374mm,113.526mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
Rule Violations :114

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (116.486mm,112.714mm) on Top Overlay And Pad X1-1(115.574mm,113.526mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Arc (59.432mm,111.76mm) on Top Overlay And Pad D1-1(57.882mm,110.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Arc (59.432mm,111.76mm) on Top Overlay And Pad D1-2(57.882mm,112.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Arc (59.432mm,111.76mm) on Top Overlay And Pad D1-3(60.982mm,110.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.018mm < 0.254mm) Between Arc (59.432mm,111.76mm) on Top Overlay And Pad D1-4(60.982mm,112.66mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.018mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Arc (61.718mm,109.982mm) on Top Overlay And Pad D1-3(60.982mm,110.86mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(112.537mm,114.935mm) on Bottom Layer And Track (111.684mm,114.46mm)(112.09mm,114.46mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(112.537mm,114.935mm) on Bottom Layer And Track (111.684mm,115.41mm)(112.09mm,115.41mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(111.237mm,114.935mm) on Bottom Layer And Track (111.684mm,114.46mm)(112.09mm,114.46mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(111.237mm,114.935mm) on Bottom Layer And Track (111.684mm,115.41mm)(112.09mm,115.41mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(127.239mm,120.419mm) on Top Layer And Track (127.686mm,119.944mm)(128.092mm,119.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(127.239mm,120.419mm) on Top Layer And Track (127.686mm,120.894mm)(128.092mm,120.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(60.437mm,117.359mm) on Bottom Layer And Track (60.884mm,116.884mm)(61.29mm,116.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-1(60.437mm,117.359mm) on Bottom Layer And Track (60.884mm,117.834mm)(61.29mm,117.834mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(61.737mm,117.359mm) on Bottom Layer And Track (60.884mm,116.884mm)(61.29mm,116.884mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C11-2(61.737mm,117.359mm) on Bottom Layer And Track (60.884mm,117.834mm)(61.29mm,117.834mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(128.539mm,120.419mm) on Top Layer And Track (127.686mm,119.944mm)(128.092mm,119.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(128.539mm,120.419mm) on Top Layer And Track (127.686mm,120.894mm)(128.092mm,120.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(66.167mm,125.872mm) on Bottom Layer And Track (65.692mm,125.019mm)(65.692mm,125.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(66.167mm,125.872mm) on Bottom Layer And Track (66.642mm,125.019mm)(66.642mm,125.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(66.167mm,124.572mm) on Bottom Layer And Track (65.692mm,125.019mm)(65.692mm,125.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-2(66.167mm,124.572mm) on Bottom Layer And Track (66.642mm,125.019mm)(66.642mm,125.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(122.146mm,132.116mm) on Top Layer And Track (121.671mm,132.563mm)(121.671mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-1(122.146mm,132.116mm) on Top Layer And Track (122.621mm,132.563mm)(122.621mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(122.146mm,133.416mm) on Top Layer And Track (121.671mm,132.563mm)(121.671mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C13-2(122.146mm,133.416mm) on Top Layer And Track (122.621mm,132.563mm)(122.621mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(127.239mm,122.419mm) on Top Layer And Track (127.686mm,121.944mm)(128.092mm,121.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(127.239mm,122.419mm) on Top Layer And Track (127.686mm,122.894mm)(128.092mm,122.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(128.539mm,122.419mm) on Top Layer And Track (127.686mm,121.944mm)(128.092mm,121.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(128.539mm,122.419mm) on Top Layer And Track (127.686mm,122.894mm)(128.092mm,122.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-1(124.106mm,132.116mm) on Top Layer And Track (123.631mm,132.563mm)(123.631mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-1(124.106mm,132.116mm) on Top Layer And Track (124.581mm,132.563mm)(124.581mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-2(124.106mm,133.416mm) on Top Layer And Track (123.631mm,132.563mm)(123.631mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-2(124.106mm,133.416mm) on Top Layer And Track (124.581mm,132.563mm)(124.581mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(121.068mm,114.976mm) on Top Layer And Track (120.593mm,114.123mm)(120.593mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(121.068mm,114.976mm) on Top Layer And Track (121.543mm,114.123mm)(121.543mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(121.068mm,113.676mm) on Top Layer And Track (120.593mm,114.123mm)(120.593mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(121.068mm,113.676mm) on Top Layer And Track (121.543mm,114.123mm)(121.543mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(112.537mm,125.437mm) on Bottom Layer And Track (111.684mm,124.962mm)(112.09mm,124.962mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(112.537mm,125.437mm) on Bottom Layer And Track (111.684mm,125.912mm)(112.09mm,125.912mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(111.237mm,125.437mm) on Bottom Layer And Track (111.684mm,124.962mm)(112.09mm,124.962mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-2(111.237mm,125.437mm) on Bottom Layer And Track (111.684mm,125.912mm)(112.09mm,125.912mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(112.537mm,127.195mm) on Bottom Layer And Track (111.684mm,126.72mm)(112.09mm,126.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-1(112.537mm,127.195mm) on Bottom Layer And Track (111.684mm,127.67mm)(112.09mm,127.67mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(111.237mm,127.195mm) on Bottom Layer And Track (111.684mm,126.72mm)(112.09mm,126.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C18-2(111.237mm,127.195mm) on Bottom Layer And Track (111.684mm,127.67mm)(112.09mm,127.67mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(112.537mm,119.888mm) on Bottom Layer And Track (111.684mm,119.413mm)(112.09mm,119.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(112.537mm,119.888mm) on Bottom Layer And Track (111.684mm,120.363mm)(112.09mm,120.363mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(111.237mm,119.888mm) on Bottom Layer And Track (111.684mm,119.413mm)(112.09mm,119.413mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(111.237mm,119.888mm) on Bottom Layer And Track (111.684mm,120.363mm)(112.09mm,120.363mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-1(112.537mm,118.237mm) on Bottom Layer And Track (111.684mm,117.762mm)(112.09mm,117.762mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-1(112.537mm,118.237mm) on Bottom Layer And Track (111.684mm,118.712mm)(112.09mm,118.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(111.237mm,118.237mm) on Bottom Layer And Track (111.684mm,117.762mm)(112.09mm,117.762mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C20-2(111.237mm,118.237mm) on Bottom Layer And Track (111.684mm,118.712mm)(112.09mm,118.712mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(118.227mm,132.116mm) on Top Layer And Track (117.752mm,132.563mm)(117.752mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(118.227mm,132.116mm) on Top Layer And Track (118.702mm,132.563mm)(118.702mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-1(101.981mm,117.219mm) on Bottom Layer And Track (101.506mm,117.666mm)(101.506mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-1(101.981mm,117.219mm) on Bottom Layer And Track (102.456mm,117.666mm)(102.456mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-2(101.981mm,118.519mm) on Bottom Layer And Track (101.506mm,117.666mm)(101.506mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C21-2(101.981mm,118.519mm) on Bottom Layer And Track (102.456mm,117.666mm)(102.456mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(118.227mm,133.416mm) on Top Layer And Track (117.752mm,132.563mm)(117.752mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C2-2(118.227mm,133.416mm) on Top Layer And Track (118.702mm,132.563mm)(118.702mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-1(101.981mm,128.793mm) on Bottom Layer And Track (101.506mm,127.94mm)(101.506mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-1(101.981mm,128.793mm) on Bottom Layer And Track (102.456mm,127.94mm)(102.456mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-2(101.981mm,127.493mm) on Bottom Layer And Track (101.506mm,127.94mm)(101.506mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C22-2(101.981mm,127.493mm) on Bottom Layer And Track (102.456mm,127.94mm)(102.456mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-1(99.822mm,125.628mm) on Bottom Layer And Track (98.969mm,125.153mm)(99.375mm,125.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-1(99.822mm,125.628mm) on Bottom Layer And Track (98.969mm,126.103mm)(99.375mm,126.103mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-2(98.522mm,125.628mm) on Bottom Layer And Track (98.969mm,125.153mm)(99.375mm,125.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C23-2(98.522mm,125.628mm) on Bottom Layer And Track (98.969mm,126.103mm)(99.375mm,126.103mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-1(99.822mm,124.003mm) on Bottom Layer And Track (98.969mm,123.528mm)(99.375mm,123.528mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-1(99.822mm,124.003mm) on Bottom Layer And Track (98.969mm,124.478mm)(99.375mm,124.478mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-2(98.522mm,124.003mm) on Bottom Layer And Track (98.969mm,123.528mm)(99.375mm,123.528mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C24-2(98.522mm,124.003mm) on Bottom Layer And Track (98.969mm,124.478mm)(99.375mm,124.478mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-1(99.822mm,121.895mm) on Bottom Layer And Track (98.969mm,121.42mm)(99.375mm,121.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-1(99.822mm,121.895mm) on Bottom Layer And Track (98.969mm,122.37mm)(99.375mm,122.37mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-2(98.522mm,121.895mm) on Bottom Layer And Track (98.969mm,121.42mm)(99.375mm,121.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C25-2(98.522mm,121.895mm) on Bottom Layer And Track (98.969mm,122.37mm)(99.375mm,122.37mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-1(99.822mm,120.269mm) on Bottom Layer And Track (98.969mm,119.794mm)(99.375mm,119.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-1(99.822mm,120.269mm) on Bottom Layer And Track (98.969mm,120.744mm)(99.375mm,120.744mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-2(98.522mm,120.269mm) on Bottom Layer And Track (98.969mm,119.794mm)(99.375mm,119.794mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-2(98.522mm,120.269mm) on Bottom Layer And Track (98.969mm,120.744mm)(99.375mm,120.744mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C27-1(108.234mm,119.253mm) on Top Layer And Track (107.381mm,118.778mm)(107.787mm,118.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C27-1(108.234mm,119.253mm) on Top Layer And Track (107.381mm,119.728mm)(107.787mm,119.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C27-2(106.934mm,119.253mm) on Top Layer And Track (106.045mm,118.313mm)(106.299mm,118.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C27-2(106.934mm,119.253mm) on Top Layer And Track (107.381mm,118.778mm)(107.787mm,118.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C27-2(106.934mm,119.253mm) on Top Layer And Track (107.381mm,119.728mm)(107.787mm,119.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C28-1(108.234mm,120.869mm) on Top Layer And Track (107.381mm,120.394mm)(107.787mm,120.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C28-1(108.234mm,120.869mm) on Top Layer And Track (107.381mm,121.344mm)(107.787mm,121.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C28-2(106.934mm,120.869mm) on Top Layer And Track (107.381mm,120.394mm)(107.787mm,120.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C28-2(106.934mm,120.869mm) on Top Layer And Track (107.381mm,121.344mm)(107.787mm,121.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(108.234mm,125.631mm) on Top Layer And Track (107.381mm,125.156mm)(107.787mm,125.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(108.234mm,125.631mm) on Top Layer And Track (107.381mm,126.106mm)(107.787mm,126.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(106.934mm,125.631mm) on Top Layer And Track (107.381mm,125.156mm)(107.787mm,125.156mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(106.934mm,125.631mm) on Top Layer And Track (107.381mm,126.106mm)(107.787mm,126.106mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(108.234mm,127.254mm) on Top Layer And Track (107.381mm,126.779mm)(107.787mm,126.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(108.234mm,127.254mm) on Top Layer And Track (107.381mm,127.729mm)(107.787mm,127.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad C30-2(106.934mm,127.254mm) on Top Layer And Track (106.045mm,127.483mm)(106.299mm,127.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-2(106.934mm,127.254mm) on Top Layer And Track (107.381mm,126.779mm)(107.787mm,126.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-2(106.934mm,127.254mm) on Top Layer And Track (107.381mm,127.729mm)(107.787mm,127.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(126.065mm,132.116mm) on Top Layer And Track (125.59mm,132.563mm)(125.59mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(126.065mm,132.116mm) on Top Layer And Track (126.54mm,132.563mm)(126.54mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-1(79.969mm,115.301mm) on Bottom Layer And Track (79.494mm,115.748mm)(79.494mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-1(79.969mm,115.301mm) on Bottom Layer And Track (80.444mm,115.748mm)(80.444mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-2(79.969mm,116.601mm) on Bottom Layer And Track (79.494mm,115.748mm)(79.494mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-2(79.969mm,116.601mm) on Bottom Layer And Track (80.444mm,115.748mm)(80.444mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-2(126.065mm,133.416mm) on Top Layer And Track (125.59mm,132.563mm)(125.59mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-2(126.065mm,133.416mm) on Top Layer And Track (126.54mm,132.563mm)(126.54mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-1(111.045mm,114.976mm) on Top Layer And Track (110.57mm,114.123mm)(110.57mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-1(111.045mm,114.976mm) on Top Layer And Track (111.52mm,114.123mm)(111.52mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-2(111.045mm,113.676mm) on Top Layer And Track (110.57mm,114.123mm)(110.57mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-2(111.045mm,113.676mm) on Top Layer And Track (111.52mm,114.123mm)(111.52mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C33-1(117.903mm,113.676mm) on Top Layer And Track (117.428mm,114.123mm)(117.428mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C33-1(117.903mm,113.676mm) on Top Layer And Track (118.378mm,114.123mm)(118.378mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C33-2(117.903mm,114.976mm) on Top Layer And Track (117.428mm,114.123mm)(117.428mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C33-2(117.903mm,114.976mm) on Top Layer And Track (118.378mm,114.123mm)(118.378mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C34-1(119.485mm,113.676mm) on Top Layer And Track (119.01mm,114.123mm)(119.01mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C34-1(119.485mm,113.676mm) on Top Layer And Track (119.96mm,114.123mm)(119.96mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C34-2(119.485mm,114.976mm) on Top Layer And Track (119.01mm,114.123mm)(119.01mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C34-2(119.485mm,114.976mm) on Top Layer And Track (119.96mm,114.123mm)(119.96mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C35-1(82.55mm,129.461mm) on Bottom Layer And Track (82.075mm,128.608mm)(82.075mm,129.014mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C35-1(82.55mm,129.461mm) on Bottom Layer And Track (83.025mm,128.608mm)(83.025mm,129.014mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C35-2(82.55mm,128.161mm) on Bottom Layer And Track (82.075mm,128.608mm)(82.075mm,129.014mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C35-2(82.55mm,128.161mm) on Bottom Layer And Track (83.025mm,128.608mm)(83.025mm,129.014mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-1(78.019mm,115.301mm) on Bottom Layer And Track (77.544mm,115.748mm)(77.544mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-1(78.019mm,115.301mm) on Bottom Layer And Track (78.494mm,115.748mm)(78.494mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-2(78.019mm,116.601mm) on Bottom Layer And Track (77.544mm,115.748mm)(77.544mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C36-2(78.019mm,116.601mm) on Bottom Layer And Track (78.494mm,115.748mm)(78.494mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C37-1(74.769mm,115.301mm) on Bottom Layer And Track (74.294mm,115.748mm)(74.294mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C37-1(74.769mm,115.301mm) on Bottom Layer And Track (75.244mm,115.748mm)(75.244mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C37-2(74.769mm,116.601mm) on Bottom Layer And Track (74.294mm,115.748mm)(74.294mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C37-2(74.769mm,116.601mm) on Bottom Layer And Track (75.244mm,115.748mm)(75.244mm,116.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C38-1(112.537mm,121.92mm) on Bottom Layer And Track (111.684mm,121.445mm)(112.09mm,121.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C38-1(112.537mm,121.92mm) on Bottom Layer And Track (111.684mm,122.395mm)(112.09mm,122.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C38-2(111.237mm,121.92mm) on Bottom Layer And Track (111.684mm,121.445mm)(112.09mm,121.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C38-2(111.237mm,121.92mm) on Bottom Layer And Track (111.684mm,122.395mm)(112.09mm,122.395mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C39-1(115.643mm,104.14mm) on Top Layer And Track (116.09mm,103.665mm)(116.496mm,103.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C39-1(115.643mm,104.14mm) on Top Layer And Track (116.09mm,104.615mm)(116.496mm,104.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C39-2(116.943mm,104.14mm) on Top Layer And Track (116.09mm,103.665mm)(116.496mm,103.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C39-2(116.943mm,104.14mm) on Top Layer And Track (116.09mm,104.615mm)(116.496mm,104.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C40-1(60.437mm,118.999mm) on Bottom Layer And Track (60.884mm,118.524mm)(61.29mm,118.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C40-1(60.437mm,118.999mm) on Bottom Layer And Track (60.884mm,119.474mm)(61.29mm,119.474mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C40-2(61.737mm,118.999mm) on Bottom Layer And Track (60.884mm,118.524mm)(61.29mm,118.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C40-2(61.737mm,118.999mm) on Bottom Layer And Track (60.884mm,119.474mm)(61.29mm,119.474mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(125.815mm,114.976mm) on Top Layer And Track (125.339mm,114.123mm)(125.339mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(125.815mm,114.976mm) on Top Layer And Track (126.29mm,114.123mm)(126.29mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C41-1(111.237mm,130.449mm) on Bottom Layer And Track (111.684mm,129.974mm)(112.09mm,129.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C41-1(111.237mm,130.449mm) on Bottom Layer And Track (111.684mm,130.924mm)(112.09mm,130.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C41-2(112.537mm,130.449mm) on Bottom Layer And Track (111.684mm,129.974mm)(112.09mm,129.974mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C41-2(112.537mm,130.449mm) on Bottom Layer And Track (111.684mm,130.924mm)(112.09mm,130.924mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(125.815mm,113.676mm) on Top Layer And Track (125.339mm,114.123mm)(125.339mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(125.815mm,113.676mm) on Top Layer And Track (126.29mm,114.123mm)(126.29mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C42-1(111.237mm,128.798mm) on Bottom Layer And Track (111.684mm,128.323mm)(112.09mm,128.323mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C42-1(111.237mm,128.798mm) on Bottom Layer And Track (111.684mm,129.273mm)(112.09mm,129.273mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C42-2(112.537mm,128.798mm) on Bottom Layer And Track (111.684mm,128.323mm)(112.09mm,128.323mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C42-2(112.537mm,128.798mm) on Bottom Layer And Track (111.684mm,129.273mm)(112.09mm,129.273mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C43-1(73.167mm,131.699mm) on Bottom Layer And Track (72.314mm,131.224mm)(72.72mm,131.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C43-1(73.167mm,131.699mm) on Bottom Layer And Track (72.314mm,132.174mm)(72.72mm,132.174mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C43-2(71.867mm,131.699mm) on Bottom Layer And Track (72.314mm,131.224mm)(72.72mm,131.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C43-2(71.867mm,131.699mm) on Bottom Layer And Track (72.314mm,132.174mm)(72.72mm,132.174mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(122.65mm,114.976mm) on Top Layer And Track (122.175mm,114.123mm)(122.175mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(122.65mm,114.976mm) on Top Layer And Track (123.125mm,114.123mm)(123.125mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(122.65mm,113.676mm) on Top Layer And Track (122.175mm,114.123mm)(122.175mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(122.65mm,113.676mm) on Top Layer And Track (123.125mm,114.123mm)(123.125mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(127.239mm,126.419mm) on Top Layer And Track (127.686mm,125.944mm)(128.092mm,125.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(127.239mm,126.419mm) on Top Layer And Track (127.686mm,126.894mm)(128.092mm,126.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(128.539mm,126.419mm) on Top Layer And Track (127.686mm,125.944mm)(128.092mm,125.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(128.539mm,126.419mm) on Top Layer And Track (127.686mm,126.894mm)(128.092mm,126.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(112.348mm,132.116mm) on Top Layer And Track (111.873mm,132.563mm)(111.873mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(112.348mm,132.116mm) on Top Layer And Track (112.823mm,132.563mm)(112.823mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(112.348mm,133.416mm) on Top Layer And Track (111.873mm,132.563mm)(111.873mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-2(112.348mm,133.416mm) on Top Layer And Track (112.823mm,132.563mm)(112.823mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(114.308mm,132.116mm) on Top Layer And Track (113.833mm,132.563mm)(113.833mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-1(114.308mm,132.116mm) on Top Layer And Track (114.783mm,132.563mm)(114.783mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(114.308mm,133.416mm) on Top Layer And Track (113.833mm,132.563mm)(113.833mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C8-2(114.308mm,133.416mm) on Top Layer And Track (114.783mm,132.563mm)(114.783mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(112.537mm,116.586mm) on Bottom Layer And Track (111.684mm,116.111mm)(112.09mm,116.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(112.537mm,116.586mm) on Bottom Layer And Track (111.684mm,117.061mm)(112.09mm,117.061mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(111.237mm,116.586mm) on Bottom Layer And Track (111.684mm,116.111mm)(112.09mm,116.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(111.237mm,116.586mm) on Bottom Layer And Track (111.684mm,117.061mm)(112.09mm,117.061mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D1-1(57.882mm,110.86mm) on Top Layer And Track (57.682mm,110.16mm)(61.182mm,110.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D1-1(57.882mm,110.86mm) on Top Layer And Track (57.832mm,111.557mm)(57.832mm,111.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D1-2(57.882mm,112.66mm) on Top Layer And Track (57.682mm,113.36mm)(61.182mm,113.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D1-2(57.882mm,112.66mm) on Top Layer And Track (57.832mm,111.557mm)(57.832mm,111.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D1-3(60.982mm,110.86mm) on Top Layer And Track (57.682mm,110.16mm)(61.182mm,110.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D1-3(60.982mm,110.86mm) on Top Layer And Track (61.032mm,111.557mm)(61.032mm,111.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad D1-4(60.982mm,112.66mm) on Top Layer And Track (57.682mm,113.36mm)(61.182mm,113.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D1-4(60.982mm,112.66mm) on Top Layer And Track (61.032mm,111.557mm)(61.032mm,111.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D2-1(106.919mm,131.064mm) on Top Layer And Track (105.283mm,132.004mm)(106.172mm,131.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(106.919mm,131.064mm) on Top Layer And Track (107.366mm,130.589mm)(107.772mm,130.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(106.919mm,131.064mm) on Top Layer And Track (107.366mm,131.539mm)(107.772mm,131.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(108.219mm,131.064mm) on Top Layer And Track (107.366mm,130.589mm)(107.772mm,130.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(108.219mm,131.064mm) on Top Layer And Track (107.366mm,131.539mm)(107.772mm,131.539mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad J1-S(102.597mm,115.544mm) on Multi-Layer And Track (100.127mm,114.3mm)(104.201mm,114.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J1-S(102.597mm,115.544mm) on Multi-Layer And Track (103.556mm,114.859mm)(103.962mm,114.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-S(102.597mm,115.544mm) on Multi-Layer And Track (95.86mm,114.859mm)(103.556mm,114.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad J1-S(67.597mm,129.794mm) on Multi-Layer And Track (55.789mm,130.794mm)(91.669mm,130.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad J1-S(72.597mm,115.544mm) on Multi-Layer And Region (4 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad J1-S(72.597mm,115.544mm) on Multi-Layer And Track (55.789mm,114.544mm)(91.669mm,114.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad J1-S(77.597mm,129.794mm) on Multi-Layer And Track (55.789mm,130.794mm)(91.669mm,130.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad J1-S(82.597mm,115.544mm) on Multi-Layer And Track (55.789mm,114.544mm)(91.669mm,114.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad J1-S(87.597mm,129.794mm) on Multi-Layer And Track (55.789mm,130.794mm)(91.669mm,130.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J1-S(92.597mm,115.544mm) on Multi-Layer And Track (55.789mm,114.544mm)(91.669mm,114.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad J1-S(97.597mm,129.794mm) on Multi-Layer And Track (95.225mm,131.978mm)(96.622mm,130.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad J1-S(97.597mm,129.794mm) on Multi-Layer And Track (96.622mm,130.581mm)(103.073mm,130.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(106.919mm,117.729mm) on Bottom Layer And Track (107.366mm,117.254mm)(107.772mm,117.254mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-1(106.919mm,117.729mm) on Bottom Layer And Track (107.366mm,118.204mm)(107.772mm,118.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(108.219mm,117.729mm) on Bottom Layer And Track (107.366mm,117.254mm)(107.772mm,117.254mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L1-2(108.219mm,117.729mm) on Bottom Layer And Track (107.366mm,118.204mm)(107.772mm,118.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(110.388mm,132.116mm) on Top Layer And Track (109.913mm,132.563mm)(109.913mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-1(110.388mm,132.116mm) on Top Layer And Track (110.863mm,132.563mm)(110.863mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(110.388mm,133.416mm) on Top Layer And Track (109.913mm,132.563mm)(109.913mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L2-2(110.388mm,133.416mm) on Top Layer And Track (110.863mm,132.563mm)(110.863mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-1(106.919mm,119.253mm) on Bottom Layer And Track (107.366mm,118.778mm)(107.772mm,118.778mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-1(106.919mm,119.253mm) on Bottom Layer And Track (107.366mm,119.728mm)(107.772mm,119.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-2(108.219mm,119.253mm) on Bottom Layer And Track (107.366mm,118.778mm)(107.772mm,118.778mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L3-2(108.219mm,119.253mm) on Bottom Layer And Track (107.366mm,119.728mm)(107.772mm,119.728mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-1(106.919mm,127.254mm) on Bottom Layer And Track (107.366mm,126.779mm)(107.772mm,126.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-1(106.919mm,127.254mm) on Bottom Layer And Track (107.366mm,127.729mm)(107.772mm,127.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-2(108.219mm,127.254mm) on Bottom Layer And Track (107.366mm,126.779mm)(107.772mm,126.779mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L4-2(108.219mm,127.254mm) on Bottom Layer And Track (107.366mm,127.729mm)(107.772mm,127.729mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L5-1(100.33mm,117.219mm) on Bottom Layer And Track (100.805mm,117.666mm)(100.805mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L5-1(100.33mm,117.219mm) on Bottom Layer And Track (99.855mm,117.666mm)(99.855mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L5-2(100.33mm,118.519mm) on Bottom Layer And Track (100.805mm,117.666mm)(100.805mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L5-2(100.33mm,118.519mm) on Bottom Layer And Track (99.855mm,117.666mm)(99.855mm,118.072mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L6-1(100.33mm,128.793mm) on Bottom Layer And Track (100.805mm,127.94mm)(100.805mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L6-1(100.33mm,128.793mm) on Bottom Layer And Track (99.855mm,127.94mm)(99.855mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L6-2(100.33mm,127.493mm) on Bottom Layer And Track (100.805mm,127.94mm)(100.805mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L6-2(100.33mm,127.493mm) on Bottom Layer And Track (99.855mm,127.94mm)(99.855mm,128.346mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L7-1(108.234mm,122.469mm) on Bottom Layer And Track (107.381mm,121.994mm)(107.787mm,121.994mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L7-1(108.234mm,122.469mm) on Bottom Layer And Track (107.381mm,122.944mm)(107.787mm,122.944mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L7-2(106.934mm,122.469mm) on Bottom Layer And Track (107.381mm,121.994mm)(107.787mm,121.994mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad L7-2(106.934mm,122.469mm) on Bottom Layer And Track (107.381mm,122.944mm)(107.787mm,122.944mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(61.036mm,115.351mm) on Bottom Layer And Track (60.561mm,114.498mm)(60.561mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(61.036mm,115.351mm) on Bottom Layer And Track (61.511mm,114.498mm)(61.511mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad R10-2(61.036mm,114.051mm) on Bottom Layer And Region (4 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(61.036mm,114.051mm) on Bottom Layer And Track (60.561mm,114.498mm)(60.561mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(61.036mm,114.051mm) on Bottom Layer And Track (61.511mm,114.498mm)(61.511mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(91.074mm,125.984mm) on Bottom Layer And Track (90.221mm,125.509mm)(90.627mm,125.509mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(91.074mm,125.984mm) on Bottom Layer And Track (90.221mm,126.459mm)(90.627mm,126.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad R11-1(59.431mm,115.351mm) on Bottom Layer And Region (4 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(59.431mm,115.351mm) on Bottom Layer And Track (58.956mm,114.498mm)(58.956mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(59.431mm,115.351mm) on Bottom Layer And Track (59.906mm,114.498mm)(59.906mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R11-2(59.431mm,114.051mm) on Bottom Layer And Region (4 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(59.431mm,114.051mm) on Bottom Layer And Track (58.956mm,114.498mm)(58.956mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(59.431mm,114.051mm) on Bottom Layer And Track (59.906mm,114.498mm)(59.906mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(89.774mm,125.984mm) on Bottom Layer And Track (90.221mm,125.509mm)(90.627mm,125.509mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(89.774mm,125.984mm) on Bottom Layer And Track (90.221mm,126.459mm)(90.627mm,126.459mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(57.826mm,115.351mm) on Bottom Layer And Track (57.351mm,114.498mm)(57.351mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(57.826mm,115.351mm) on Bottom Layer And Track (58.301mm,114.498mm)(58.301mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(57.826mm,114.051mm) on Bottom Layer And Track (57.351mm,114.498mm)(57.351mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(57.826mm,114.051mm) on Bottom Layer And Track (58.301mm,114.498mm)(58.301mm,114.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(124.232mm,114.976mm) on Top Layer And Track (123.757mm,114.123mm)(123.757mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(124.232mm,114.976mm) on Top Layer And Track (124.707mm,114.123mm)(124.707mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(124.232mm,113.676mm) on Top Layer And Track (123.757mm,114.123mm)(123.757mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(124.232mm,113.676mm) on Top Layer And Track (124.707mm,114.123mm)(124.707mm,114.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(91.074mm,124.333mm) on Bottom Layer And Track (90.221mm,123.858mm)(90.627mm,123.858mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(91.074mm,124.333mm) on Bottom Layer And Track (90.221mm,124.808mm)(90.627mm,124.808mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(89.774mm,124.333mm) on Bottom Layer And Track (90.221mm,123.858mm)(90.627mm,123.858mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(89.774mm,124.333mm) on Bottom Layer And Track (90.221mm,124.808mm)(90.627mm,124.808mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(108.219mm,129.286mm) on Top Layer And Track (107.366mm,128.811mm)(107.772mm,128.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(108.219mm,129.286mm) on Top Layer And Track (107.366mm,129.761mm)(107.772mm,129.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R15-2(106.919mm,129.286mm) on Top Layer And Track (103.821mm,131.826mm)(106.223mm,129.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(106.919mm,129.286mm) on Top Layer And Track (107.366mm,128.811mm)(107.772mm,128.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R15-2(106.919mm,129.286mm) on Top Layer And Track (107.366mm,129.761mm)(107.772mm,129.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(111.237mm,123.679mm) on Bottom Layer And Track (111.684mm,123.204mm)(112.09mm,123.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(111.237mm,123.679mm) on Bottom Layer And Track (111.684mm,124.154mm)(112.09mm,124.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-2(112.537mm,123.679mm) on Bottom Layer And Track (111.684mm,123.204mm)(112.09mm,123.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R16-2(112.537mm,123.679mm) on Bottom Layer And Track (111.684mm,124.154mm)(112.09mm,124.154mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-1(75.834mm,131.699mm) on Bottom Layer And Track (74.981mm,131.224mm)(75.387mm,131.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-1(75.834mm,131.699mm) on Bottom Layer And Track (74.981mm,132.174mm)(75.387mm,132.174mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-2(74.534mm,131.699mm) on Bottom Layer And Track (74.981mm,131.224mm)(75.387mm,131.224mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R17-2(74.534mm,131.699mm) on Bottom Layer And Track (74.981mm,132.174mm)(75.387mm,132.174mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-1(120.187mm,132.116mm) on Top Layer And Track (119.712mm,132.563mm)(119.712mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-1(120.187mm,132.116mm) on Top Layer And Track (120.662mm,132.563mm)(120.662mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-2(120.187mm,133.416mm) on Top Layer And Track (119.712mm,132.563mm)(119.712mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R18-2(120.187mm,133.416mm) on Top Layer And Track (120.662mm,132.563mm)(120.662mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(116.267mm,132.116mm) on Top Layer And Track (115.792mm,132.563mm)(115.792mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(116.267mm,132.116mm) on Top Layer And Track (116.742mm,132.563mm)(116.742mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(116.267mm,133.416mm) on Top Layer And Track (115.792mm,132.563mm)(115.792mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R19-2(116.267mm,133.416mm) on Top Layer And Track (116.742mm,132.563mm)(116.742mm,132.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(91.074mm,119.355mm) on Bottom Layer And Track (90.221mm,118.88mm)(90.627mm,118.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(91.074mm,119.355mm) on Bottom Layer And Track (90.221mm,119.83mm)(90.627mm,119.83mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(89.774mm,119.355mm) on Bottom Layer And Track (90.221mm,118.88mm)(90.627mm,118.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-2(89.774mm,119.355mm) on Bottom Layer And Track (90.221mm,119.83mm)(90.627mm,119.83mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(91.074mm,122.682mm) on Bottom Layer And Track (90.221mm,122.207mm)(90.627mm,122.207mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(91.074mm,122.682mm) on Bottom Layer And Track (90.221mm,123.157mm)(90.627mm,123.157mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(89.774mm,122.682mm) on Bottom Layer And Track (90.221mm,122.207mm)(90.627mm,122.207mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(89.774mm,122.682mm) on Bottom Layer And Track (90.221mm,123.157mm)(90.627mm,123.157mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(91.074mm,121.031mm) on Bottom Layer And Track (90.221mm,120.556mm)(90.627mm,120.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(91.074mm,121.031mm) on Bottom Layer And Track (90.221mm,121.506mm)(90.627mm,121.506mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(89.774mm,121.031mm) on Bottom Layer And Track (90.221mm,120.556mm)(90.627mm,120.556mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(89.774mm,121.031mm) on Bottom Layer And Track (90.221mm,121.506mm)(90.627mm,121.506mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(110.617mm,128.539mm) on Top Layer And Track (110.142mm,127.686mm)(110.142mm,128.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(110.617mm,128.539mm) on Top Layer And Track (111.092mm,127.686mm)(111.092mm,128.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(110.617mm,127.239mm) on Top Layer And Track (110.142mm,127.686mm)(110.142mm,128.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(110.617mm,127.239mm) on Top Layer And Track (111.092mm,127.686mm)(111.092mm,128.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(110.617mm,124.318mm) on Top Layer And Track (110.142mm,124.765mm)(110.142mm,125.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(110.617mm,124.318mm) on Top Layer And Track (111.092mm,124.765mm)(111.092mm,125.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(110.617mm,125.618mm) on Top Layer And Track (110.142mm,124.765mm)(110.142mm,125.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(110.617mm,125.618mm) on Top Layer And Track (111.092mm,124.765mm)(111.092mm,125.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(110.617mm,122.189mm) on Top Layer And Track (110.142mm,121.336mm)(110.142mm,121.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(110.617mm,122.189mm) on Top Layer And Track (111.092mm,121.336mm)(111.092mm,121.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(110.617mm,120.889mm) on Top Layer And Track (110.142mm,121.336mm)(110.142mm,121.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(110.617mm,120.889mm) on Top Layer And Track (111.092mm,121.336mm)(111.092mm,121.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(110.617mm,117.968mm) on Top Layer And Track (110.142mm,118.415mm)(110.142mm,118.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(110.617mm,117.968mm) on Top Layer And Track (111.092mm,118.415mm)(111.092mm,118.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(110.617mm,119.268mm) on Top Layer And Track (110.142mm,118.415mm)(110.142mm,118.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(110.617mm,119.268mm) on Top Layer And Track (111.092mm,118.415mm)(111.092mm,118.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(108.234mm,122.469mm) on Top Layer And Track (107.381mm,121.994mm)(107.787mm,121.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(108.234mm,122.469mm) on Top Layer And Track (107.381mm,122.944mm)(107.787mm,122.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(106.934mm,122.469mm) on Top Layer And Track (107.381mm,121.994mm)(107.787mm,121.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(106.934mm,122.469mm) on Top Layer And Track (107.381mm,122.944mm)(107.787mm,122.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(108.234mm,117.701mm) on Top Layer And Track (107.381mm,117.226mm)(107.787mm,117.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(108.234mm,117.701mm) on Top Layer And Track (107.381mm,118.176mm)(107.787mm,118.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(106.934mm,117.701mm) on Top Layer And Track (107.381mm,117.226mm)(107.787mm,117.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(106.934mm,117.701mm) on Top Layer And Track (107.381mm,118.176mm)(107.787mm,118.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Reg1-1(63.886mm,126.379mm) on Bottom Layer And Track (62.511mm,120.729mm)(62.511mm,127.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Reg1-2(58.036mm,124.079mm) on Bottom Layer And Track (59.411mm,120.729mm)(59.411mm,127.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad Reg1-2(63.886mm,124.079mm) on Bottom Layer And Region (4 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Reg1-2(63.886mm,124.079mm) on Bottom Layer And Track (62.511mm,120.729mm)(62.511mm,127.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad Reg1-3(63.886mm,121.779mm) on Bottom Layer And Region (4 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Reg1-3(63.886mm,121.779mm) on Bottom Layer And Track (62.511mm,120.729mm)(62.511mm,127.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
Rule Violations :323

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (4 hole(s)) Bottom Overlay And Text "C11" (65.253mm,116.189mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.254mm) Between Region (4 hole(s)) Bottom Overlay And Text "C40" (65.253mm,117.84mm) on Bottom Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Region (4 hole(s)) Bottom Overlay And Text "R10" (61.493mm,113.106mm) on Bottom Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "D2" (103.454mm,132.385mm) on Top Overlay And Track (105.283mm,132.004mm)(106.172mm,131.102mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
Rule Violations :4

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 443
Waived Violations : 0
Time Elapsed        : 00:00:01