# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../SOURCES/teclado.vhdl" \
"../../../../../../SOURCES/spi_device.vhd" \
"../../../../../../SOURCES/top_system_tb.vhd" \

# Do not sort compile order
nosort
