
---------- Begin Simulation Statistics ----------
final_tick                               123667049375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    485                       # Simulator instruction rate (inst/s)
host_mem_usage                               27254352                       # Number of bytes of host memory used
host_op_rate                                      498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                138833.05                       # Real time elapsed on the host
host_tick_rate                                 514747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67285741                       # Number of instructions simulated
sim_ops                                      69082733                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071464                       # Number of seconds simulated
sim_ticks                                 71463895000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.469739                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  203443                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               259263                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3122                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16780                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            261909                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           38406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6743                       # Number of indirect misses.
system.cpu.branchPred.lookups                  466131                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   78458                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3921                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2651536                       # Number of instructions committed
system.cpu.committedOps                       2936774                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.619829                       # CPI: cycles per instruction
system.cpu.discardedOps                         49273                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1546906                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            630273                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           288012                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6051722                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.276256                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3107                       # number of quiesce instructions executed
system.cpu.numCycles                          9598107                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3107                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1804183     61.43%     61.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7469      0.25%     61.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                 686954     23.39%     85.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                438168     14.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2936774                       # Class of committed instruction
system.cpu.quiesceCycles                    104744125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3546385                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          893                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1229894                       # Transaction distribution
system.membus.trans_dist::ReadResp            1244495                       # Transaction distribution
system.membus.trans_dist::WriteReq             534018                       # Transaction distribution
system.membus.trans_dist::WriteResp            534018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3475                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12626                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1640                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3473                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        33260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        33260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        12758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        52506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        80603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3462552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3462552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3576415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       712704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       712704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        25516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       545216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       645516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    110799436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    110799436                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               112157656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1782493                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022626                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1781580     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     913      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1782493                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4254624830                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            66650500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            32757780                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12455250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           65083994                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7344782203                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           56332500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2751151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       687788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3438939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       687788                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2751151                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3438939                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3438939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3438939                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6877879                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1234944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1234944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2705427                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2705425                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        52506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       332144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       114688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       487792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6971398                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7233542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         7572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         7572                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7880740                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1370                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          175                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        70368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5312932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1835008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      7803300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111542284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    115736588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       120988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       120988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    125320492                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13180260375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          8571074                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  10898778712                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6415633000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2506752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       411648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9170505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14672808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4814515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6419353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35077181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6419353                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4814515                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11233869                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9170505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14672808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11233869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11233869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     46311050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       120988                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       465052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       813568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3787                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       347851                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4814515                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11233869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16048384                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4814515                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1692995                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6507510                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4814515                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16048384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1692995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22555893                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1226704                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1226696                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       504576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       504576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        88248                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3354630                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3802                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3462552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2822564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107347980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       120988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    110799436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2065960                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2065960    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2065960                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4558563330                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6637977000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    142437512                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2097152                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3145728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    147680392                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3153624                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3215780                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      6369404                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     35609378                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        65536                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        98304                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     35773218                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       788406                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       100536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       888942                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1993139501                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29345616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44018424                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2066503540                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44128913                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44998667                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89127580                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2037268414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74344283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44018424                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2155631120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1835008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    148832268                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29687808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    180551692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82771968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81854476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    164626444                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37208067                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       927744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38199299                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20692992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2557955                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23250947                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     25677414                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2082621833                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    415423872                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2751151                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2526474271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1158234770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1145396231                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2303631001                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     25677414                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3240856603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1560820104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2751151                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4830105272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       712704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       717120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       712704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       712704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11136                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9972924                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        61793                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10034718                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9972924                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9972924                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9972924                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        61793                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10034718                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       725412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77660172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       121180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         322816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           78829580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       222400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29687808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32515264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        11356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1213443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1231743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        32768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       463872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             508051                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     10150748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1086705000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1695681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4517190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1103068619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3112061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29345616                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    415423872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6419353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       687788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            454988690                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3112061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39496364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1502128872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6419353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       687788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1695681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4517190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1558057310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     44124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1675955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003437437500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220336                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             538236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1231748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     508051                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1231748                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   508051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1367                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             76936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             76857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             76862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             76882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             76957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             76890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             76898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             76873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            76988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            76924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            76905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            76863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40709779250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6151905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             73007280500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33087.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59337.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2313                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1146904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  471476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1231738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               508051                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1069086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.785276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.710999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.110448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4011      3.34%      3.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3494      2.91%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1896      1.58%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2019      1.68%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2293      1.91%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.24%     12.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1776      1.48%     14.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2110      1.76%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       100959     84.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120047                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     627.095821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1403.204424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1482     75.54%     75.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.10%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     75.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.25%     75.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.20%     76.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.10%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.41%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          184      9.38%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.15%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     86.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.15%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           25      1.27%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     87.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.10%     87.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      3.92%     91.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           81      4.13%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.05%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.15%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.36%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            2      0.10%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           65      3.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1962                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     258.942406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.477082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    424.922502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1394     71.05%     71.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            51      2.60%     73.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      0.92%     74.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.46%     75.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.20%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.51%     75.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.31%     76.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.15%     76.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.10%     76.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     76.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.05%     76.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.10%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.10%     76.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.05%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     76.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.05%     76.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     76.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.10%     76.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     77.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      0.61%     77.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          438     22.32%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1962                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               78744384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   87488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32514880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                78829900                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32515264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1101.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       454.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1103.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    454.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71464017250                       # Total gap between requests
system.mem_ctrls.avgGap                      41076.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       725412                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77573132                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       121500                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       322368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       223680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2097152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29687808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 10150748.150517124683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1085487042.093073606491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1700159.220260804519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4510921.214131975546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3129972.134880137630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29345615.712661616504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 415423872.432366013527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6419353.437144729309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 664503.383141934872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        11356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1213443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        32768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       463872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    817436590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  71669247760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    312456590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    208139560                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 117362839360                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  99007975030                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1047774308405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  61183773915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3389665815                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71982.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59062.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    164019.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41264.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33773478.95                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3021483.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2258757.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8535682.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4413627.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         59241592.350001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         41347286.399999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2237784543.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       706077774.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     684146553.300067                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     664913335.124571                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     888587418.000044                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5282098503.675508                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         73.912827                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46341106710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3865890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21258515915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6214                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3107                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21070582.072739                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124969866.145722                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3107    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3107                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58200750875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  65466298500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       901116                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           901116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       901116                       # number of overall hits
system.cpu.icache.overall_hits::total          901116                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11136                       # number of overall misses
system.cpu.icache.overall_misses::total         11136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    482657500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    482657500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    482657500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    482657500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       912252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       912252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       912252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       912252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43342.088721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43342.088721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43342.088721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43342.088721                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11136                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11136                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11136                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11136                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    465991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    465991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    465991000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    465991000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012207                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.456178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.456178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.456178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.456178                       # average overall mshr miss latency
system.cpu.icache.replacements                  10988                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       901116                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          901116                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    482657500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    482657500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       912252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       912252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43342.088721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43342.088721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    465991000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    465991000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.456178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.456178                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.103881                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3962364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10988                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            360.608300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.103881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1835640                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1835640                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1092829                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1092829                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1092829                       # number of overall hits
system.cpu.dcache.overall_hits::total         1092829                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6556                       # number of overall misses
system.cpu.dcache.overall_misses::total          6556                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    482626375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    482626375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    482626375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    482626375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1099385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1099385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1099385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1099385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005963                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73615.981544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73615.981544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73615.981544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73615.981544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3475                       # number of writebacks
system.cpu.dcache.writebacks::total              3475                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1443                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5113                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        32632                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        32632                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    376629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    376629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    376629000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    376629000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     69367875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     69367875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004651                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004651                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73661.060043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73661.060043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73661.060043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73661.060043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2125.762289                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2125.762289                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5113                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       688972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          688972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    268264250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    268264250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       692462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       692462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76866.547278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76866.547278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3190                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3190                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    262207250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    262207250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     69367875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     69367875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75498.776274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75498.776274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.415361                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.415361                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       403857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         403857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    214362125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    214362125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       406923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406923                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69915.892042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69915.892042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        29442                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        29442                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114421750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114421750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69769.359756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69769.359756                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              159012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5113                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.099550                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4402653                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4402653                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123667049375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               123668566875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    485                       # Simulator instruction rate (inst/s)
host_mem_usage                               27254352                       # Number of bytes of host memory used
host_op_rate                                      498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                138835.49                       # Real time elapsed on the host
host_tick_rate                                 514749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    67287600                       # Number of instructions simulated
sim_ops                                      69085028                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071465                       # Number of seconds simulated
sim_ticks                                 71465412500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.453675                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  203541                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               259441                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3122                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             16799                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            261957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           38406                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6743                       # Number of indirect misses.
system.cpu.branchPred.lookups                  466419                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   78547                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3921                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2653395                       # Number of instructions committed
system.cpu.committedOps                       2939069                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.618208                       # CPI: cycles per instruction
system.cpu.discardedOps                         49322                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1548050                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            630757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           288193                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6051967                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.276380                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3107                       # number of quiesce instructions executed
system.cpu.numCycles                          9600535                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3107                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1805510     61.43%     61.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                   7469      0.25%     61.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                 687485     23.39%     85.08% # Class of committed instruction
system.cpu.op_class_0::MemWrite                438604     14.92%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2939069                       # Class of committed instruction
system.cpu.quiesceCycles                    104744125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3548568                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          893                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        16123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1230030                       # Transaction distribution
system.membus.trans_dist::ReadResp            1244633                       # Transaction distribution
system.membus.trans_dist::WriteReq             534018                       # Transaction distribution
system.membus.trans_dist::WriteResp            534018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3476                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12627                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1640                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3475                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        33260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        33260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        12758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        52506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        80609                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3462824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3462824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3576693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       712704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       712704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        25516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       545408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        70368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       645708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    110808140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    110808140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               112166552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1782631                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022625                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1781718     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                     913      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1782631                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4254770080                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               6.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            66650500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            32757780                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12455250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           65095224                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7345523403                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           56332500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2751093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       687773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3438866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       687773                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2751093                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3438866                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3438866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3438866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      6877733                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1234944                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1234944                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2705699                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2705698                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          976                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23870                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        52506                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       332144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       114688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       487792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      6971398                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7233542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         8117                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         8117                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      7881285                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1370                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27786                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37510                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          175                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        70368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      5312932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1835008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      7803300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    111542284                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    115736588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       129692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       129692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    125329196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13181212375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          8571619                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  10899594712                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6415906000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2506752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       411648                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      9170310                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14672496                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4814413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6419217                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35076436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6419217                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4814413                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11233630                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      9170310                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14672496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11233630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11233630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     46310066                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       129692                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       473756                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       813568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4059                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       348123                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4814413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11233630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16048043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4814413                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1814752                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6629165                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4814413                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16048043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1814752                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      22677208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1226840                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1226832                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       504576                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       504576                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        88248                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3354630                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         4074                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3462824                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      2822564                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107347980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       129692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    110808140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2066096                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2066096    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2066096                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4558699330                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6638657000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    142440712                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2097152                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3145728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    147683592                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3153684                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3215780                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      6369464                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     35610178                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        65536                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        98304                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     35774018                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       788421                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       100536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       888957                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1993141955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     29344993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44017489                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2066504437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44128815                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44997711                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89126527                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2037270771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     74342704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44017489                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2155630963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1835008                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    148832268                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29687808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    180551692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     82771968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     81854476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    164626444                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        57344                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37208067                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       927744                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38199299                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20692992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2557955                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23250947                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     25676869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2082577611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    415415051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2751093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2526420623                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1158210176                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1145371910                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2303582086                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     25676869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3240787787                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1560786961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2751093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4830002709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       712704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       717120                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       712704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       712704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11136                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11205                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9972712                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        61792                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10034504                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9972712                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9972712                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9972712                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        61792                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10034504                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       725412                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77660172                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       129692                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         322944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           78838220                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       222464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29687808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32515328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        11356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1213443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1231878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3476                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        32768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       463872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             508052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     10150533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1086681925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1814752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4518885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1103166095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3112890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     29344993                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    415415051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6419217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       687773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            454979925                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3112890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39495525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1502096976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6419217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       687773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1814752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4518885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1558146019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     44124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1675955.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003437437500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2220576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             538236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1231886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     508052                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1231886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   508052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1367                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             76883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             76936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             76873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             76894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             76914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             76989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             76915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             76898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             76873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            76988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            76924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            76905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            76887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            76863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             31732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             31745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            31763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  40714023290                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6152590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             73015120790                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33086.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59336.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2313                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1147031                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  471476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    10                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1231876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               508052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1069189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120057                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    926.777914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.691475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.123762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4012      3.34%      3.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3495      2.91%      6.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1896      1.58%      7.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2019      1.68%      9.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2293      1.91%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1489      1.24%     12.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1776      1.48%     14.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2110      1.76%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       100967     84.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120057                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     627.095821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1403.204424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1482     75.54%     75.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.10%     75.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     75.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.25%     75.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            4      0.20%     76.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.10%     76.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.41%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          184      9.38%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.15%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.05%     86.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.15%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           25      1.27%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     87.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.10%     87.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.05%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           77      3.92%     91.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           81      4.13%     96.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.05%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            3      0.15%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      0.36%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5759            2      0.10%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           65      3.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1962                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     258.942406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     50.477082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    424.922502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1394     71.05%     71.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            51      2.60%     73.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            18      0.92%     74.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            9      0.46%     75.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.20%     75.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.51%     75.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.31%     76.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.15%     76.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.10%     76.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     76.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.05%     76.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            2      0.10%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            2      0.10%     76.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.05%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.05%     76.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.05%     76.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     76.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            2      0.10%     76.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     77.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      0.61%     77.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          438     22.32%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1280-1311            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1962                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               78753152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   87488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32514880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                78838732                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32515328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1101.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       454.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1103.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    454.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71465533250                       # Total gap between requests
system.mem_ctrls.avgGap                      41073.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       725412                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77573132                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       130140                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       322496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       223680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2097152                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29687808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        47488                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 10150532.609043570235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1085463992.809108734131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1821020.763015955221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4512616.505222018808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3129905.672901559155                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 29344992.586448721588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 415415051.301914751530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6419217.128285657614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 664489.273045195034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        11356                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1213443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3476                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        32768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       463872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    817436590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  71669247760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    320203110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    208233330                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 117362839360                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  99007975030                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1047774308405                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  61183773915                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3389665815                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     71982.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59062.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    156885.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41267.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33763762.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3021483.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2258757.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   8535682.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4413627.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         59246526.600001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         41351074.799999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2238030075                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       706077774.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     684146553.300067                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     664954353.149571                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     888587418.000044                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5282393775.600508                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         73.915389                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46341106710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3865890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21260033415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6214                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3107                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     21070582.072739                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    124969866.145722                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3107    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        53375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3107                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58202268375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  65466298500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       901714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           901714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       901714                       # number of overall hits
system.cpu.icache.overall_hits::total          901714                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11136                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11136                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11136                       # number of overall misses
system.cpu.icache.overall_misses::total         11136                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    482657500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    482657500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    482657500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    482657500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       912850                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       912850                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       912850                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       912850                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012199                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012199                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012199                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012199                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43342.088721                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43342.088721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43342.088721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43342.088721                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11136                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11136                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11136                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11136                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    465991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    465991000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    465991000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    465991000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012199                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41845.456178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41845.456178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41845.456178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41845.456178                       # average overall mshr miss latency
system.cpu.icache.replacements                  10988                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       901714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          901714                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11136                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11136                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    482657500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    482657500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       912850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       912850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012199                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43342.088721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43342.088721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11136                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    465991000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    465991000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41845.456178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41845.456178                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           406.104070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14263688                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11403                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1250.871525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   406.104070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1836836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1836836                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1093813                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1093813                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1093813                       # number of overall hits
system.cpu.dcache.overall_hits::total         1093813                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6558                       # number of overall misses
system.cpu.dcache.overall_misses::total          6558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    482787625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    482787625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    482787625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    482787625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1100371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1100371                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1100371                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1100371                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005960                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005960                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005960                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73618.119091                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73618.119091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73618.119091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73618.119091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3476                       # number of writebacks
system.cpu.dcache.writebacks::total              3476                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1443                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1443                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1443                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        32632                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        32632                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    376787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    376787000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    376787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    376787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     69367875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     69367875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004648                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004648                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73663.147605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73663.147605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73663.147605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73663.147605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2125.762289                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2125.762289                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       689520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          689520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    268425500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    268425500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       693012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       693012                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005039                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76868.699885                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76868.699885                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3475                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3190                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3190                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    262365250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    262365250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     69367875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     69367875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75500.791367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75500.791367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.415361                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.415361                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       404293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         404293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3066                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    214362125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    214362125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       407359                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       407359                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007527                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69915.892042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69915.892042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1640                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        29442                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        29442                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    114421750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    114421750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004026                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69769.359756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69769.359756                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1101575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5627                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            195.765950                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4406599                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4406599                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 123668566875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
