{"discovered":[{"date":1711687987,"sources":100,"projects":[0,1,2,3,4,5,6,7,8,9]},{"date":1711688139,"sources":100,"projects":[0,1,2,3,4,5,6,7,8,9]},{"date":1711845791,"sources":100,"projects":[0,1,2,3,4,5,6,7,8,9]}],"projects":{"4":{"url":"https://github.com/taichi-ishitani/pzbcm_veryl","build_logs":[{"rev":"112e8d98166829f3ac11655e700a1774e35a998f","veryl_version":"0.8.1","result":true}]},"0":{"url":"https://github.com/veryl-lang/veryl","build_logs":[{"rev":"b57a97de6e10c1efcf5c0c3a68dd2c6ac553269c","veryl_version":"0.8.1","result":false},{"rev":"c34f5cd377f08f7a79dc41f33b2eaffabc1835ef","veryl_version":"0.8.1","result":false}]},"5":{"url":"https://github.com/ryuz/jellyvl","build_logs":[{"rev":"f66fea21e2243ac98c544280f799fdea55d0270e","veryl_version":"0.8.1","result":false}]},"3":{"url":"https://github.com/YSawc/uarty","build_logs":[{"rev":"4422715f8bbf09a219ef182412111a368cc16835","veryl_version":"0.8.1","result":true}]},"7":{"url":"https://github.com/veryl-lang/std","build_logs":[{"rev":"7fb3d50081ded2cadfcdb8590163a3932387419e","veryl_version":"0.8.1","result":true}]},"1":{"url":"https://github.com/BurntSushi/rebar","build_logs":[{"rev":"177f5d55e916964b9c44ba7286ea319811041b2b","veryl_version":"0.8.1","result":false}]},"8":{"url":"https://github.com/veryl-lang/sample","build_logs":[{"rev":"b4b446d98fe5e863c08c64394f8adfa2930641b5","veryl_version":"0.8.1","result":true}]},"2":{"url":"https://github.com/ciniml/fpga_samples","build_logs":[{"rev":"5dfc3549b77805f256aa6fd14d4ab5bb08924c8f","veryl_version":"0.8.1","result":false}]},"6":{"url":"https://github.com/YSawc/embassyFc2","build_logs":[{"rev":"9ebcbd25da4714781ab683dbc795c7950e3aee02","veryl_version":"0.8.1","result":true},{"rev":"50db0137e659d6388947343cdf958f17c309c8ef","veryl_version":"0.8.1","result":true}]},"9":{"url":"https://github.com/nblei/FlexiCoresVeryl","build_logs":[{"rev":"5acfb3d5cca4d99071bb363492e0a6ab05ba9d7d","veryl_version":"0.8.1","result":true}]}}}