[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of AT32F437VMT7 production of ARTERY TECHNOLOGY from the text:AT32F435/437 Series Datasheet  \n2022.6.13  1 Ver 2.02  \nARM®-based 32-bit Cortex®-M4 MCU+FPU with 256 to 4032  KB Flash, \nsLib, 2 QSPI, SDRAM, 2 OTG FS, EMAC, DVP, 18 timers,  \n3 ADCs , 23 communication interfaces  \nFeatures  \n\uf06e Core: ARM® 32-bit Cortex®-M4 CPU with \nFPU \n− 288 MHz maximum frequency, with a \nmemory protection unit (MPU), single -cycle \nmultiplication and hardware division  \n− Floating point unit (FPU)  \n− DSP instructions  \n\uf06e Memories  \n− 256 to 4032 Kbytes of internal Flash \nmemory  \n− sLib: configurable part of main Flash set as \na library area with code executable but \nsecured, non -readable  \n− Default 384 Kbytes of SRAM, configurable \nup to maximum 512 Kbytes  \n− External memory controller (XMC) with 16 -\nbit data bus. Supports CF card, SRAM, \nPSRAM, NOR, NAND, and SDRAM \nmemories  \n− Up to 2 x QSPI , used to connect external \nSPI Flash memory or SPI RAM expansion, \nsupports address mapping mode  \n\uf06e XMC  as LCD parallel interface,  compatible \nwith 8080/6800 modes  \n\uf06e Power control (PWC)  \n− 2.6 to 3.6 V power supply  \n− Power on reset (POR), low voltage reset \n(LVR), and power voltage monitoring (PVM)  \n− Low power modes: Sleep, Deepsleep, and \nStandby modes  \n− VBAT supply for LEXT, ERTC, and twenty \n32-bit battery powered registers (BPR)  \n\uf06e Clock and reset management (CRM)  \n− 4 to 25 MHz crystal (HEXT)  \n− Internal 48 MHz  factory -trimmed HICK  (± 1% \nat TA= 25 ° C , ± 2.5% at -40 to +105 ° C ), with \nautomatic clock calibration ( ACC ) \n− PLL flexible multiplication and division factor  \n− 32 kHz  crystal (LEXT)  \n− Low speed internal clock ( LICK ) \n\uf06e Analog  \n− 3 x 12-bit 5.33 MSPS A/D converters, up to \n24 input channels, 12/10/8/6 -bit \nconfigurable resolution, hardware over -\nsampling up to equivalent 16 -bit resolution  \n− Temperature sensor (V TS), internal \nreference voltage (V INTRV), VBAT monitor (VBAT/4) \n− 2 x 12-bit D/A converters  \n\uf06e DMA  \n− Two general DMA and one enhanced EDMA \ncontrollers  \n− Total 22 channels  \n\uf06e Up to 116 fast GPIOs  \n− All mappable on 16 external interrupts \n(EXINT)  \n− Almost all 5 V -tolerant  \n\uf06e Up to 18 timers (TMR)  \n− Up to 13 x 16-bit + 2 x 32 -bit timers, each \nwith 4 IC/OC/PWM or pulse counter  \n− 2 x watchdog timers (general WDT and \nwindowed WWDT)  \n− SysTick timer: a 24 -bit downcounter  \n\uf06e ERTC : enhanced RTC with auto -wakeup,  \nalarms, subsecond accuracy, and hardware \ncalendar; supports calibration  \n\uf06e Up to 23 communication interfaces  \n− Up to 3 x I2C interfaces, support \nSMBus/PMBus  \n− Up to 4 x USARTs + 4 x UARTs, support \nISO7816 interface, LIN, IrDA capability, \nmodem control, and RS485  driver enable; \nsupport TX/RX swap  \n− Up to 4 x SPIs (36 Mbit/s), all with I2S \ninterface multiplexed, I2S2/I2S3 support full -\nduplex  \n− Up to 2 x CAN interface (2.0B Active)  \n− Up to 2 x OTG full speed interface \nsupporting crystal -less when device mode  \n− Up to 2 x SDIO interfaces  \n− Infrared transmitter (IRTMR)  \n− 10/100M Ethernet MAC (EMAC) with \ndedicated DMA and buffer  (4 Kbytes ): \nIEEE1588 hardware support, MII/RMII \navailable  \n\uf06e 8~14-bit digital video parallel (DVP) interface  \n\uf06e CRC  calculation unit  \n\uf06e 96-bit unique ID (UID)  \n\uf06e Debug mode  \n− Serial wire debug (SWD) and JTAG \ninterfaces  \n\uf06e Operating temperatures: -40 to +105 ° C  \nAT32F435/437 Series Datasheet  \n2022.6.13  2 Ver 2.02  \n\uf06e Packages  \n− LQFP144 20 x 20 mm  \n− LQFP100 14 x 14 mm  \n− LQFP64 10 x 10 mm  \n− LQFP48 7 x 7 mm  \n− QFN48 6 x 6 mm   Table 1. AT32F435  device summary  \nInternal Flash  Part number  \n4032 K bytes  AT32F435ZMT7 , AT32F435VMT7 , \nAT32F435 RMT7 , AT32F435 CMT7 , \nAT32F435CMU7  \n1024  Kbytes  AT32F435ZGT7 , AT32F435VGT7 , \nAT32F435 RGT7 , AT32F435 CGT7 , \nAT32F435CGU7  \n256 Kbytes  AT32F435ZCT7 , AT32F435VCT7 , \nAT32F435 RCT7 , AT32F435 CCT7 , \nAT32F435CCU7  \nTable 2. AT32F437  device summary  \nInternal Flash  Part number  \n4032 Kbytes  AT32F437ZMT7 , AT32F437VMT7 , \nAT32F437 RMT7  \n1024 Kbytes  AT32F437ZGT7 , AT32F437VGT7 , \nAT32F437 RGT7  \n256 Kbytes  AT32F437ZCT7 , AT32F437VCT7 , \nAT32F437 RCT7  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  3 Ver 2.02  \nContents  \n1 Descriptions  ................................ ................................ ................................ ..........  11 \n2 Functionality overview  ................................ ................................ ........................  16 \n2.1 ARM®Cortex®-M4 with FPU  ................................ ................................ ....................  16 \n2.2 Memory  ................................ ................................ ................................ ..................  17 \n2.2.1  Internal Flash memory  ................................ ................................ ...............................  17 \n2.2.2  Memory protection unit (MPU)  ................................ ................................ ...................  17 \n2.2.3  Embedded SRAM  ................................ ................................ ................................ ....... 17 \n2.2.4  External memory controller (XMC)  ................................ ................................ .............  17 \n2.2.5  Quad serial peripheral interface (QSPI)  ................................ ................................ ..... 17 \n2.3 Interrupts  ................................ ................................ ................................ ................  18 \n2.3.1  Nested vectored interrupt controller (NVIC)  ................................ ...............................  18 \n2.3.2  External interrupts (EXINT)  ................................ ................................ ........................  18 \n2.4 Power control (PWC)  ................................ ................................ ..............................  18 \n2.4.1  Power supply schemes  ................................ ................................ ..............................  18 \n2.4.2  Reset and power voltage monitoring (POR / LVR / PVM)  ................................ .........  18 \n2.4.3  Voltage regulator (LDO)  ................................ ................................ .............................  18 \n2.4.4  Low-power modes  ................................ ................................ ................................ ...... 19 \n2.5 Boot modes  ................................ ................................ ................................ ............  19 \n2.6 Clocks  ................................ ................................ ................................ ....................  20 \n2.7 General -purpos e inputs / outputs (GPIO)  ................................ ...............................  20 \n2.8 Direct Memory Access Controller (DMA)  ................................ ................................  21 \n2.9 Timers (TMR)  ................................ ................................ ................................ .........  21 \n2.9.1  Advanced timers (TMR1, TMR8, and TMR20)  ................................ ..........................  22 \n2.9.2  General -purpose timers (TMR2~5 and TMR9~14)  ................................ ....................  22 \n2.9.3  Basic timers (TMR6 and TMR7) ................................ ................................ .................  23 \n2.9.4  SysTick timer  ................................ ................................ ................................ ..............  23 \n2.10  Watchdog (WDT)  ................................ ................................ ................................ .... 23 \n2.11 Window watchdog (WWDT)  ................................ ................................ ...................  23 \n2.12  Enhanced real -time clock (ERTC) and battery powered registers (BPR)  ................  24 \n2.13  Communication interfaces  ................................ ................................ ......................  24 \n2.13.1  Serial peripheral interface (SPI) / Inter -integrated sound interface (I2S) ...................  24 \nAT32F435/437 Series Datasheet  \n2022.6.13  4 Ver 2.02  \n2.13.2  Universal synchronous / asynchronous receiver transmitters (USART)  ...................  25 \n2.13.3  Inter-integrated -circuit interface (I2C) ................................ ................................ .........  25 \n2.13.4  Secure digital input / output interface (SDIO)  ................................ ............................  25 \n2.13.5  Controller area network (CAN)  ................................ ................................ ...................  26 \n2.13.6  Universal serial bus On -The-Go full -speed (OTGFS)  ................................ ................  26 \n2.13.7  Infrared transmitter (IRTMR)  ................................ ................................ ......................  26 \n2.13.8  Ethernet MAC interface (EMAC)  ................................ ................................ ................  27 \n2.14  Digital video parallel interface  (DVP)  ................................ ................................ ...... 27 \n2.15  Cyclic redundancy check (CRC) calculation unit  ................................ ....................  27 \n2.16  Analog -to-digital converter (ADC)  ................................ ................................ ...........  28 \n2.16.1  Temperature sensor (V TS) ................................ ................................ ..........................  28 \n2.16.2  Internal reference voltage (V INTRV) ................................ ................................ .............  28 \n2.16.3  VBAT monitor (V BAT/4) ................................ ................................ ................................ .. 28 \n2.17  Digital -to-analog converter (DAC)  ................................ ................................ ...........  29 \n2.18  Serial wire (SWD) / JTAG debug port  ................................ ................................ ..... 29 \n3 Pin functional definitions  ................................ ................................ ....................  30 \n4 Memory mapping  ................................ ................................ ................................ . 45 \n5 Electrical characteristics  ................................ ................................ ....................  46 \n5.1 Test conditions  ................................ ................................ ................................ ........  46 \n5.1.1  Minimum and maximum values  ................................ ................................ .................  46 \n5.1.2  Typical values  ................................ ................................ ................................ .............  46 \n5.1.3  Typical curves  ................................ ................................ ................................ .............  46 \n5.1.4  Power supply scheme  ................................ ................................ ................................  46 \n5.2 Absolute maximum values  ................................ ................................ ......................  47 \n5.2.1  Ratings  ................................ ................................ ................................ .......................  47 \n5.2.2  Electric al sensitivity  ................................ ................................ ................................ .... 48 \n5.3 Specifications  ................................ ................................ ................................ .........  49 \n5.3.1  General operating conditions  ................................ ................................ .....................  49 \n5.3.2  Operating conditions at power -up / power -down  ................................ .......................  50 \n5.3.3  Embedded reset and power control block characteristics  ................................ .........  50 \n5.3.4  Memory characteristics  ................................ ................................ ..............................  51 \n5.3.5  Supply current characteristics  ................................ ................................ ....................  52 \nAT32F435/437 Series Datasheet  \n2022.6.13  5 Ver 2.02  \n5.3.6  External clock source characteristics  ................................ ................................ .........  61 \n5.3.7  Internal clock source characteristics  ................................ ................................ ..........  65 \n5.3.8  PLL characteristics  ................................ ................................ ................................ ..... 66 \n5.3.9  Wakeup time from low -power mode ................................ ................................ ...........  66 \n5.3.10  EMC characteristics  ................................ ................................ ................................ ... 67 \n5.3.11 GPIO port characteristics  ................................ ................................ ...........................  68 \n5.3.12  NRST pin characteristics  ................................ ................................ ............................  70 \n5.3.13  XMC (SDRAM included) characteristics  ................................ ................................ .... 70 \n5.3.14  TMR timer characteristics  ................................ ................................ ..........................  89 \n5.3.15  SPI / I2S characteristics  ................................ ................................ ..............................  89 \n5.3.16  QSPI characteristics  ................................ ................................ ................................ ... 93 \n5.3.17  I2C characteristics  ................................ ................................ ................................ ...... 93 \n5.3.18 SDIO characteristics ................................ ................................ ................................ ... 94 \n5.3.19  OTGFS characteristics  ................................ ................................ ...............................  95 \n5.3.20  EMAC characteristics  ................................ ................................ ................................ . 96 \n5.3.21  DVP characteristics  ................................ ................................ ................................ .... 98 \n5.3.22 12-bit ADC characteristics  ................................ ................................ ..........................  99 \n5.3.23  Internal reference voltage (V INTRV) characteristics  ................................ ...................  102 \n5.3.24  Temperature sensor (V TS) characteristics  ................................ ................................  102 \n5.3.25  VBAT voltage monitor characteristics  ................................ ................................ ........  103 \n5.3.26  12-bit DAC specifications  ................................ ................................ .........................  104 \n6 Package information  ................................ ................................ .........................  105 \n6.1 LQFP144 package information  ................................ ................................ .............  105 \n6.2 LQFP100 package information  ................................ ................................ .............  107 \n6.3 LQFP64 package information  ................................ ................................ ...............  109 \n6.4 LQFP48 package information  ................................ ................................ ................  111 \n6.5 QFN48 package information  ................................ ................................ ..................  113 \n6.6 Device marking  ................................ ................................ ................................ ...... 114 \n6.7 Thermal characteristics  ................................ ................................ .........................  115 \n7 Part numbering  ................................ ................................ ................................ ... 116 \n8 Document revision history  ................................ ................................ ................  117 \nAT32F435/437 Series Datasheet  \n2022.6.13  6 Ver 2.02  \nList of Tables  \nTable 1. AT32F435 device summary  ................................ ................................ ................................ ... 2 \nTable 2. AT32F437 device summary  ................................ ................................ ................................ ... 2 \nTable 3. AT32F435 features and peripheral counts  ................................ ................................ ...........  12 \nTable 4. AT32F437 features and peripheral counts  ................................ ................................ ...........  14 \nTable 5. Bootloader supporting part numbers and pin configurations  ................................ ...............  20 \nTable 6. Timer feature comparison  ................................ ................................ ................................ .... 21 \nTable 7. USART/UART feature comparison  ................................ ................................ ......................  25 \nTable 8. AT32F435/437 series pin def initions  ................................ ................................ ....................  34 \nTable 9. XMC pin definition  ................................ ................................ ................................ ................  42 \nTable 10. Voltage characteristics  ................................ ................................ ................................ ....... 47 \nTable 11. Current characteristics  ................................ ................................ ................................ ....... 47 \nTable 12. Thermal characteristics  ................................ ................................ ................................ ...... 47 \nTable 13. ESD values  ................................ ................................ ................................ ........................  48 \nTable 14. Latch -up values  ................................ ................................ ................................ ..................  48 \nTable 15. General operating conditions  ................................ ................................ .............................  49 \nTable 16. Operating voltage and ambient temperature of accessing ERTC registers  ......................  49 \nTable 17. Operating conditions at power -up/power -down  ................................ ................................ . 50 \nTable 18. Embedded reset and power management block characteristics  ................................ ....... 50 \nTable 19. Internal Flash memory char acteristics  ................................ ................................ ...............  51 \nTable 20. Internal Flash memory endurance and data retention  ................................ .......................  51 \nTable 21. Typical current consumption in Run mode ................................ ................................ .........  53 \nTable 22. Typical current consumption in Sleep mode  ................................ ................................ ...... 54 \nTable 23. Maximum current consumption in Run mode  ................................ ................................ .... 55 \nTable 24. Maximum current consumption in Sleep mode  ................................ ................................ . 56 \nTable 25. Typical and maximum current consumptions in Deepsleep and Standby modes  .............  57 \nTable 26. Typical and maximum current consumptions on V BAT ................................ .......................  58 \nTable 27. Peripheral current consumption  ................................ ................................ .........................  59 \nTable 28. HEXT 4 ~ 25 MHz crystal characteristics(1)(2) ................................ ................................ .... 61 \nTable 29. HEXT external source characteristics  ................................ ................................ ................  62 \nTable 30. LEXT 32.768 kHz crystal characteristics(1)(2) ................................ ................................ ..... 63 \nTable 31. LEXT external source characteristics  ................................ ................................ ................  64 \nTable 32. H ICK clock characteristics  ................................ ................................ ................................ . 65 \nTable 33. L ICK clock characteristics  ................................ ................................ ................................ .. 65 \nTable 34. PLL characteristics  ................................ ................................ ................................ .............  66 \nAT32F435/437 Series Datasheet  \n2022.6.13  7 Ver 2.02  \nTable 35. Low -power mode wakeup time  ................................ ................................ ..........................  66 \nTable 36. EMS characteristics  ................................ ................................ ................................ ...........  67 \nTable 37. GPIO characteristics  ................................ ................................ ................................ ..........  68 \nTable 38. Output voltage  characteristics ................................ ................................ ............................  69 \nTable 39. Input AC characteristics  ................................ ................................ ................................ ..... 69 \nTable 40. NRST pin characteristics ................................ ................................ ................................ .... 70 \nTable 41. Asynchronous non -multiplexed SRAM/PSRAM/NOR read timings  ................................ .. 71 \nTable 42. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings  ................................ .. 72 \nTable 43. Asynchronous multiplexed PSRAM/NOR read timings  ................................ .....................  73 \nTable 44. Asynchronous multiplexed PSRAM/NOR write timings  ................................ .....................  74 \nTable 45. Synchronous non -multiplexed PSRAM/NOR read timings  ................................ ................  76 \nTable 46. Synchronous non -multiplexed PSRAM write timings  ................................ ........................  77 \nTable 47. Synchronous multiplexed PSRAM/NOR read timings  ................................ .......................  78 \nTable 48. Synchronous mult iplexed PSRAM write timings  ................................ ................................  79 \nTable 49. NAND Flash read and write timings  ................................ ................................ ...................  80 \nTable 50. PC Card/CF read and write timings  ................................ ................................ ...................  83 \nTable 51. SDRAM read timings ................................ ................................ ................................ ..........  87 \nTable 52. SDRAM write timings  ................................ ................................ ................................ .........  88 \nTable 53. TMR characteristics  ................................ ................................ ................................ ...........  89 \nTable 54. SPI characteristics  ................................ ................................ ................................ .............  89 \nTable 55. I2S characteristics  ................................ ................................ ................................ ..............  91 \nTable 56. SD/MM C characteristics  ................................ ................................ ................................ .... 94 \nTable 57. OTGFS startup time  ................................ ................................ ................................ ...........  95 \nTable 58. OTGFS DC electrical characteristics  ................................ ................................ .................  95 \nTable 59. OTGFS electrical characteristics  ................................ ................................ .......................  95 \nTable 60. EMAC DC electrical characteristics  ................................ ................................ ...................  96 \nTable 61. Dynamic characteristics: EMAC signals for SMI  ................................ ...............................  96 \nTable 62. Dynamic characteristics: EMAC signals for RMII  ................................ ..............................  96 \nTable 63. Dynamic characteristics: EMAC signals for MII  ................................ ................................ . 97 \nTable 64. ADC characteristics  ................................ ................................ ................................ ............  99 \nTable 65. R AIN max for f ADC = 80 MHz  ................................ ................................ ..............................  100 \nTable 66. ADC accuracy (1) ................................ ................................ ................................ ...............  100 \nTable 67. Internal reference voltage characteristics  ................................ ................................ ........  102 \nTable 68. Temperature sensor characteristics  ................................ ................................ .................  102 \nTable 69. V BAT monitor characteristics  ................................ ................................ .............................  103 \nAT32F435/437 Series Datasheet  \n2022.6.13  8 Ver 2.02  \nTable 70. DAC characteristics  ................................ ................................ ................................ ..........  104 \nTable 71. LQFP144 – 20 x 20 mm 144 pin low -profile quad flat package mechanical data  ...........  106 \nTable 72. LQFP100 – 14 x 14 mm 100 pin low -profile quad flat package mechanical data  ...........  108 \nTable 73. LQFP64 – 10 x 10 mm 64 pin low -profile quad flat package mechanical data  ...............  110 \nTable 74. LQFP48 – 7 x 7 mm 48 pin low -profile quad flat package mechanical data  ...................  112 \nTable 75. QFN48 – 6 x 6 mm 4 8 pin quad flat no -leads package mechanical data  .......................  114 \nTable 76. Package thermal characteristics  ................................ ................................ ......................  115 \nTable 77. AT32F435/437 series part numbering  ................................ ................................ ..............  116 \nTable 78. Document revision history  ................................ ................................ ................................  117 \nAT32F435/437 Series Datasheet  \n2022.6.13  9 Ver 2.02  \nList of Figures  \nFigure 1. AT32F435/437 block diagram  ................................ ................................ ............................  16 \nFigure 2. AT32F435/437 LQFP144 pinout  ................................ ................................ ........................  30 \nFigure 3. AT32F435/437 LQFP100 pinout  ................................ ................................ ........................  31 \nFigure 4. AT32F435/437 LQFP64 pinout  ................................ ................................ ..........................  32 \nFigure 5. AT32F435 LQFP48 pinout  ................................ ................................ ................................ . 33 \nFigure 6. AT32F435 QFN48 pinout  ................................ ................................ ................................ ... 33 \nFigure 7 . Memory map (taking AT32F435/437xMx7 as an example)  ................................ ...............  45 \nFigure 8 . Power supply scheme  ................................ ................................ ................................ ........  46 \nFigure 9. Power on reset and low voltage reset waveform  ................................ ...............................  51 \nFigure 10 . Typical current consumption in Deepsleep mode with regulator  in run mode and output \n1.2 V vs. temperature at different V DD ................................ ................................ ...........................  57 \nFigure 11 . Typical current consumption in Deepsleep mode with regulator  in low -power mode and \noutput 1.0 V vs. temperature at  different V DD ................................ ................................ ................  57 \nFigure 12 . Typical current consumption in Standby mode vs. temperature at different V DD ............  58 \nFigure 13 . Typical current consumption on V BAT with LEXT and ERTC ON vs. temperature  at \ndifferent V BAT ................................ ................................ ................................ ................................ . 58 \nFigure 14 . HEXT t ypical application with an 8 MHz crystal  ................................ ...............................  61 \nFigure 15 . HEXT external source AC timing diagram ................................ ................................ ........  62 \nFigure 16 . LEXT typical application with a 32.768 kHz crystal ................................ ..........................  63 \nFigure 17 . LEXT external source AC timing diagram  ................................ ................................ ........  64 \nFigure 18. H ICK clock frequency accuracy vs. temperature  ................................ .............................  65 \nFigure 19 . Recommended NRST pin protection  ................................ ................................ ...............  70 \nFigure 20 . Asynchronous non -multiplexed SRAM/PSRAM/NOR read waveforms  ..........................  71 \nFigure 21 . Asynchronous non -multiplexed SR AM/PSRAM/NOR write waveforms  ..........................  72 \nFigure 22 . Asynchronous multiplexed PSRAM/NOR read waveforms  ................................ .............  73 \nFigure 23 . Asynchronous multiplexed PSRAM/NOR write waveforms  ................................ .............  74 \nFigure 24 . Synchronous non -multiplexed PSRAM/NOR read timings  ................................ ..............  76 \nFigure 25 . Synchronous non -multiplexed PSRAM write timings  ................................ .......................  77 \nFigure 26 . Synchronous multiplexed PSRAM/NOR read timings  ................................ .....................  78 \nFigure 27 . Synchronous multiplexed PSRAM write timings  ................................ ..............................  79 \nFigure 28 . NAND controller read waveforms  ................................ ................................ .....................  81 \nFigure 29 . NAND controller write waveforms  ................................ ................................ ....................  81 \nFigure 30 . NAND controller common memory read waveforms  ................................ .......................  81 \nFigure 31 . NAND controller for common memory write waveforms  ................................ ..................  82 \nAT32F435/437 Series Datasheet  \n2022.6.13  10 Ver 2.02  \nFigure 32 . PC Card/CompactFlash controller waveforms for common memory read access  ..........  84 \nFigure 33 . PC Card/CompactFlash controller waveforms for common memory write access  .........  84 \nFigure 34 . PC Card/CompactFlash controller waveforms for attribute memory read access  ..........  85 \nFigure 35 . PC Card/CompactFl ash controller waveforms for attribute memory write access  ..........  85 \nFigure 36 . PC Card/CompactFlash controller waveforms for I/O space read access  ......................  86 \nFigure 37 . PC Card/CompactFlash controller waveforms for I/O space write access  ......................  86 \nFigure 38 . SDRAM read waveforms  ................................ ................................ ................................ .. 87 \nFigure 39 . SDRAM write waveforms  ................................ ................................ ................................ . 88 \nFigure 40 . SPI timing diagram - slave mode and CPHA = 0  ................................ .............................  90 \nFigure 41 . SPI timing diagram - slave mode and CPHA = 1  ................................ .............................  90 \nFigure 42 . SPI timing diagram - master mode  ................................ ................................ ...................  90 \nFigure 43 . I2S slave timing diagram (Philips protocol)  ................................ ................................ ...... 91 \nFigure 44 . I2S master timing diagram (Philips protocol)  ................................ ................................ .... 92 \nFigure 45 . QSPI timing diagram  ................................ ................................ ................................ ........  93 \nFigure 46 . SDIO high -speed mode  ................................ ................................ ................................ .... 94 \nFigure 47. SD default mode  ................................ ................................ ................................ ...............  94 \nFigure 48 . OTGFS timings: definition of data signal rise and fall time  ................................ ..............  95 \nFigure 49 . EMAC SMI timing diagram  ................................ ................................ ...............................  96 \nFigure 50 . EMAC RMII timing diagram  ................................ ................................ ..............................  97 \nFigure 51 . EMAC MII timing diagram  ................................ ................................ ................................  97 \nFigure 52 . DVP timing diagram  ................................ ................................ ................................ ..........  98 \nFigure 53 . ADC accuracy characteristics  ................................ ................................ ........................  101 \nFigure 54 . Typical connection diagram using the ADC  ................................ ................................ ... 101 \nFigure 55 . Power supply and reference decoupling (V REF+ not co nnected to V DDA) .......................  102 \nFigure 56 . Power supply and reference decoupling (V REF+ connected to V DDA) .............................  102 \nFigure 57 . VTS vs. temperature  ................................ ................................ ................................ ........  103 \nFigure 58 . LQFP144 – 20 x 20 mm 144 pin low -profile quad flat package outline  .........................  105 \nFigure 59 . LQFP100 – 14 x 14 mm 100 pin low-profile quad flat package outline  .........................  107 \nFigure 60 . LQFP64 – 10 x 10 mm 64 pin low -profile quad flat package outline  .............................  109 \nFigure 61 . LQFP48 – 7 x 7 mm 48 pin low -profile quad flat package outline  ................................ ..111 \nFigure 62 . QFN48 – 6 x 6 mm 48 pin quad flat no -leads package outline  ................................ ...... 113 \nFigure 63 . Marking example  ................................ ................................ ................................ ............  114 \nAT32F435/437 Series Datasheet  \n2022.6.13  11 Ver 2.02  \n1 Descriptions  \nThe AT32F435/437 is based on the high -performance ARM® Cortex®-M4 32 -bit RISC core running \nup to 288 MHz. The Cortex®-M4 core features a Floating point unit (FPU) single precision which \nsupports all ARM single -precision data processing instructions and data type. It also implements a \nfull set of DSP instructions and a memory protection unit (MPU) which enhances application \nsecurity.  \nThe AT32F435/437 incorporates high -speed embedded memories (up to 4032  Kbytes  of internal \nFlash memory and configurable maximum 512 Kbytes  of SRAM ), enhanced GPIOs and \nperipherals connected to two APB buses. Any block o f the embedded Flash memory can be \nprotected by the “sLib”, functioning as a security area with code -executable only. In addition, the \nAT32F435/437 includes high -level memory extension: one external memory controller (XMC) \n(SDRAM interfaced included) and t wo quad -SPI interfaces (QSPI).  \nThe AT32F435/437 offers three 12 -bit ADCs, two 12 -bit DACs, 13 general -purpose 16 -bit timers \n(three PWM advanced timers for motor control included), two general -purpose 32 -bit timers, and \none low -power ERTC. It supports standard and advanced communication interfaces: up to three \nI2Cs, four SPIs (all multiplexed as I2Ss), two SDIOs, four USARTs plus four UARTs, one infrared \ntransmitter, two OTGFS interfaces, two CANs, one digital video parallel (DVP) interface, and an \nEthernet MAC (EMAC) interface.  \nThe AT32F 435/437 operates in the -40 to +105 °C temperature range, from a 2.6 to 3.6 V power \nsupply. A comprehensive set of power -saving mode meets the requirements of low -power \napplication.  \nThe AT32F435/437 offers devices in different package types. Depending on t he different packages, \nthe pin -to-pin is completely compatible among devices, and also the software and functionality. \nOnly different sets of peripherals are included.  \nAT32F435/437 Series Datasheet  \n2022.6.13  12 Ver 2.02  \nTable 3. AT32F435  features and peripheral counts  \nPart Number  AT32F435xxU7  AT32F435xxT7  \nCC CG CM CC CG CM RC RG RM VC VG VM ZC ZG ZM \nFrequen cy (MHz)  288 Int. Flash(1)(2) \nZW (Kbytes)  256 256 256 256 256 256 256 256 256 256 256 256 256 256 256 \nNZW  (Kbytes)  0 768 3776  0 768 3776  0 768 3776  0 768 3776  0 768 3776  \nTotal (Kbytes)  256 1024  4032  256 1024  4032  256 1024  4032  256 1024  4032  256 1024  4032  \nSRAM(2) (Kbytes)  384 by default, configurable maximum 512 \nXMC  - - 1(3) 1(4)(5) 1 \nSDRAM  - - - 1(4) 1 \nQSPI  2 2 2 2 2 Timers  Advanced  3 3 3 3 3 \n32-bit general -\npurpose  2 2 2 2 2 \n16-bit general -\npurpose  8 8 8 8 8 \nBasic  2 2 2 2 2 \nSysTick  1 1 1 1 1 \nWDT  1 1 1 1 1 \nWWDT  1 1 1 1 1 \nERTC  1 1 1 1 1 Communication interfaces  I2C 3 3 3 3 3 \nSPI/I2S 4/4 (2 full -duplex)  4/4 (2 full -duplex)  4/4 (2 full -duplex)  4/4 (2 full -duplex)  4/4 (2 full -duplex)  \nUSART + UART  3 + 4(6) 3 + 4(6) 4 + 4  4 + 4  4 + 4  \nSDIO  1(7) 1(7) 2 2 2 \nOTGFS  2 2 2 2 2 \nCAN  2 2 2 2 2 \nIRTMR  1 1 1 1 1 Analog  12-bit ADC \nnumbers /channels  3 \n10 10 16 16 24 \n12-bit DAC \nnumbers  2 \nDVP(8) 1 1 1 1 1 \nGPIO  39 39 53 84 116 \nOperating \ntemperatures  -40 to +105 ° C  \nPackages  QFN48  \n6 x 6 mm  LQFP48  \n7 x 7 mm  LQFP64  \n10 x 10 mm  LQFP100  \n14 x 14 mm  LQFP144  \n20 x 20 mm  \nAT32F435/437 Series Datasheet  \n2022.6.13  13 Ver 2.02  \n(1) ZW = zero wait -state, up to SYSCLK 288 MHz  \nNZW = non -zero wait -state  \n(2) The internal Flash and SRAM sizes are configurable with User’s System Data , configurable in every 64-Kbyte step.  \nTake the total internal flash size 256 -Kbyte device as an example, on which the Flash/SRAM can be configured into three \noptions below:  \n- ZW: 256 Kb ytes, NZW: 0 K bytes , SRAM: 384 K bytes ; (default setting before shipping form the factory)  \n- ZW: 192 K bytes , NZW: 64 K bytes , SRAM: 448 K bytes ; \n- ZW: 128 Kb ytes, NZW: 128 Kb ytes, SRAM: 512 Kb ytes. \nTake the total internal flash size 1024 -KByte device as an example, on which the Flash/SRAM can be configured into seven \noptions below:  \n- ZW: 512 K bytes , NZW: 512 K bytes , SRAM: 128 K bytes;  \n…… \n- ZW: 256 K bytes , NZW: 768 K bytes , SRAM: 384 K bytes ; (default setting before shipping form the factory)  \n…… \n- ZW: 128 Kb ytes, NZW: 896 Kb ytes, SRAM: 512 Kb ytes. \nTake the total internal flash size 4032 -KByte device as an  example, on which the Flash/SRAM can be configured into seven \noptions below:  \n- ZW: 512 K bytes, NZW: 3520 K bytes, SRAM: 128 K bytes; \n…… \n- ZW: 256 Kb ytes, NZW: 3776 Kb ytes, SRAM: 384 Kb ytes; (default setting before shipping form the factory)  \n…… \n- ZW: 128 Kb ytes, NZW: 3904 Kb ytes, SRAM: 512 K bytes  \n(3) For LQFP64 package, XMC only supports the LCD panel with 8 -bit mode.  \n(4) For the LQFP100 package, XMC supports to directly connect a multiplexed NOR/PSRAM memory, a 16 - or 8-bit NAND \nFlash memory, and the SDRAM. The interrupt line cannot be used since Port G is not available in this package.  \n(5) For the LQFP100 package, XMC supports a non -multiplexed NOR/PSRAM memory via the external latch circuit. Please \nrefer to the application note AN0068.  \n(6) For LQFP48 and QFN48 packages , UART8 is not available and USART6 is used as UART for no CK pinout.  \n(7) For LQFP48 and QFN48 packages, either SDIO1 or SDIO2 can be used. The SDIO2 only supports maximum 4 -bit (D0~D3) \nmode.  \n(8) Only LQFP144 package supports maximum 14 -bit mode; LQPF48 and QFN48 packages support only 8 -bit mode; LQFP100 \nand LQFP64 packages support maximum 12 -bit mode.  \nAT32F435/437 Series Datasheet  \n2022.6.13  14 Ver 2.02  \nTable 4. AT32F437  features and peripheral counts  \nPart Number  AT32F43 7xxT7  \nRC RG RM VC VG VM ZC ZG ZM \nFrequency  (MHz)  288 Int. Flash(1)(2) \nZW (Kbytes)  256 256 256 256 256 256 256 256 256 \nNZW  (Kbytes)  0 768 3776  0 768 3776  0 768 3776  \nTotal (Kbytes)  256 1024  4032  256 1024  4032  256 1024  4032  \nSRAM(2) (Kbytes)  384 (default), maximum 512 ( configurable)  \nXMC  1(3) 1(4)(5) 1 \nSDRAM  - 1(4) 1 \nQSPI  2 2 2 Timers  Advanced  3 3 3 \n32-bit general - \npurpose  2 2 2 \n16-bit general - \npurpose  8 8 8 \nBasic  2 2 2 \nSysTick  1 1 1 \nWDT  1 1 1 \nWWDT  1 1 1 \nERTC  1 1 1 Communication interfaces  I2C 3 3 3 \nSPI/I2S 4/4 (2 full -duplex)  4/4 (2 full -duplex)  4/4 (2 full -duplex)  \nUSART + UART  4 + 4  4 + 4  4 + 4  \nSDIO  2 2 2 \nOTGFS  2 2 2 \nCAN  2 2 2 \nEMAC  1 1 1 \nIRTMR  1 1 1 Analog  12-bit ADC \nnumbers /channels  3 \n16 16 24 \n12-bit DAC numbers  2 \nDVP(6) 1 1 1 \nGPIO  53 84 116 \nOperating temperatures  -40 to +105 °C \nPackages  LQFP64  \n10 x 10 mm  LQFP100  \n14 x 14 mm  LQFP144  \n20 x 20 mm  \nAT32F435/437 Series Datasheet  \n2022.6.13  15 Ver 2.02  \n(1) ZW = zero wait -state, up to SYSCLK 288 MHz  \nNZW = non -zero wait -state  \n(2) The internal Flash and SRAM sizes are configurable with User’s System Data , configurable in every 64 -Kbyte step.  \nTake  the total internal flash size 256 -Kbyte device as an example, on which the Flash/SRAM can be configured into three \noptions below:  \n- ZW: 256 Kb ytes, NZW: 0 Kb ytes, SRAM: 384 Kb ytes; (default setting before shipping form the factory)  \n- ZW: 192 Kb ytes, NZW: 64 Kb ytes, SRAM: 448 Kb ytes; \n- ZW: 128 Kb ytes, NZW: 128 Kb ytes, SRAM: 512 Kb ytes. \nTake the total internal flash size 1024 -Kbyte device as an example, on which the Flash/SRAM can be configured into seven \noptions below:  \n- ZW: 512 Kb ytes, NZW: 512 Kb ytes, SRAM: 128 Kb ytes; \n…… \n- ZW: 256 Kb ytes, NZW: 768 Kb ytes, SRAM: 384 Kb ytes; (default setting before shipping form the factory)  \n…… \n- ZW: 128 Kb ytes, NZW: 896 Kb ytes, SRAM: 512 Kb ytes. \nTake the total internal flash size 4032 -KByte device as an example, on whic h the Flash/SRAM can be configured into seven \noptions below:  \n- ZW: 512 Kb ytes, NZW: 3520 Kb ytes, SRAM: 128 Kb ytes; \n…… \n- ZW: 256 Kb ytes, NZW: 3776 Kb ytes, SRAM: 384 Kb ytes; (default setting before shipping form the factory)  \n…… \n- ZW: 128 Kb ytes, NZW: 3904 Kb ytes, SRAM: 512 K bytes.  \n(3) For LQFP64 package, XMC only supports the LCD panel with 8 -bit mode.  \n(4) For the LQFP100 package, XMC supports to directly connect a multiplexed NOR/PSRAM memory, a 16 - or 8-bit NAND \nFlash memory, and the SDRAM. The interrupt line cannot be used since Port G is not available in this package.  \n(5) For the LQFP100 package, XMC supports a non -multiplexed NOR/PSRAM memory via the external latch circuit. Please \nrefer to the application note AN0068.  \n(6) Only LQFP144 package supports maximum 14 -bit mode; LQFP100 and LQFP64 packages support maximum 12 -bit mode.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  16 Ver 2.02  \n2 Functionality overview  \n2.1 ARM®Cortex®-M4 with FPU \nThe ARM C ortex®-M4 processor is the latest generation of ARM processors for embedded \nsystems. It is a 32 -bit RISC processor features exceptional  code efficiency, outstanding \ncomputational performance and advanced response to interrupts. The processor supports a set of \nDSP instructions which enable efficient signal processing and complex algorithm execution. Its \nsingle precision FPU (floating point  unit) speeds up floating point calcula tion while avoiding \nsaturation. Figure 1 shows the general block diagram of the AT32F435/437.  \nFigure 1. AT32F435/437 block diagram  \n@VDD\n@VDDA@VDDA@VBAT@VDDCPU\nARM Cortex-M4\n (max. frequency 288 MHz)\nAHB bus matrix (max. frequency 288 MHz)\nDMA1/2 \nEDMA\n22 channels\nSRAM\ncontrollerFlash\ncontrollerFlash\nSRAMXMC\nAPB2\nbridgeAPB1\nbridge\nAPB2 bus (max. frequency 144 MHz)APB1 bus (max. frequency 144 MHz)CRM\nTMR2/5\nTMR3/4\nTMR12/13/14\nERTCPWC\nUART4/5\nUART7/8BPR\nDAC\ncontrollerDAC1\nDAC2WDTSCFG/EXINTQSPI1/2\nTMR1/8/20\nSPI4/I2S4\nI2C1/2/3TMR9/10/11\nADCIF1\nADCIF2\nADCIF3ADC2ADC1\nADC3HICK 48 MHz\nLICK\n40 kHzPLL\nmax. 288 MHz\nLEXT\n32 kHzPOR/LVR\nPVM\nLDOSWD/JTAG\nNVICHCLK\nPCLK1\nPCLK2HEXT 4~25 MHz\nTemp. \nsensorSDIO1/2\nSPI1/I2S1\nUSART2/3SPI3/I2S3SPI2/I2S2\nUSART1/6Ethernet MAC\n10/100M\nEMAC DMA\nSRAM \n4 KBytes\nACC\nTMR6/7\nWWDTCAN1/2DVPOTGFS1/2SRAM\n1280 Bytes \nfor each\nGPIO\n \nAT32F435/437 Series Datasheet  \n2022.6.13  17 Ver 2.02  \n2.2 Memory  \n2.2.1  Internal Flash memory  \nUp to 4032 Kbytes  of embedded Flash is available for storing programs and data. User can \nconfigure any part of the embedded Flash memory protected by the sLib, functioning as a security \narea with code -executable only but non -readable. “sLib” is a mechanism that protects th e \nintelligence of solution venders and facilitates the second -level development by customers. After \nthe register bit NZW_BST  is enabled, the overall NZW  area code execution performance can be \nimproved, but the maximum clock frequency of AHB is lower than that when it is disabled. Please \nrefer to Table 15 when using it.  \nThere is another 18 -KByte boot code area in which the bootloader is st ored.  \nA User’s System Data block is included, which is used as configuration of the hardware behaviors \nsuch as read/erase/write protection and watchdog self -enable. User’s System Data allows to set \nerase/write and read protection individually, with the lat ter supporting low -level and high -level \nprotection.  \n2.2.2  Memory protection unit (MPU)  \nThe memory protection unit (MPU)  is used to manage the CPU accesses to memory to prevent one \ntask to accidentally corrupt the memory or resources used by any other active task. This memory \narea consists of up to 8 protected areas that can in turn be divided up into 8 subareas. The \nprotection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory. The \nMPU is especially suited to the applications wher e some critical or certified code has to be \nprotected against the misbehavior of other tasks. It is usually managed by an RTOS (real -time \noperating system).  \n2.2.3  Embedded SRAM  \n384 Kbytes of embedded SRAM by default and configurable maximum 512 Kbytes, accessed \n(read/write) at CPU clock speed with 0 wait states.  \n2.2.4  External memory controller  (XMC)  \nThe XMC is embedded in the AT32F435/437. It has four Chip Select outputs supporting the \nfollowing modes: CF card, SRAM, PSRAM, NOR flash, NAND flash, and SDRAM.  \nMain featu res: \n\uf06c 8-bit or 16 -bit data bus width  \n\uf06c Read buffer  for SDRAM controller  \n\uf06c Write buffer  \nThe XMC can be configured to interface with most graphic LCD controllers. It supports the Intel \n8080 and Motorola 6800 modes.  \n2.2.5  Quad serial peripheral interface (QSPI)  \nThe AT32F435/437 embed two quad serial peripheral interface (QSPI). This is a dedicated \ncommunication interface which connects single, dual, or quad data lines of SPI flash memory or \nSPI RAM. It can work in indirect mode (fully accessed by control register s), status polling mode, or \nAT32F435/437 Series Datasheet  \n2022.6.13  18 Ver 2.02  \nmemory mapping mode with up to 256 M bytes mapping of the external SPI flash or RAM. QSPI can \nbe accessed by bytes, half -words, or words, supporting execution -in-place (XIP) operation and fully \nprogrammable command and frame form at. \n2.3 Interrupts  \n2.3.1  Nested vectored interrupt controller (NVIC)  \nThe AT32F435/437  embed a nested vectored interrupt controller that is able to manage 16 priority \nlevels and handle maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4 with \nFPU. This hardware block provides flexible interrupt management features with minimal interrupt \nlatency.  \n2.3.2  External interrupts (EXINT)  \nThe external interrupt (EXINT), which is connected directly with NVIC, consists of 22 edge detector \nlines used to generate interrupt requests. Each line can be independently configured to select the \ntrigger event (rising edge, falling edge, both) and can be masked independently. A pending register \nmaintains the status of the interrupt requests. The external interrupt lines con nects up to 16 GPIOs.  \n2.4 Power control (PWC)  \n2.4.1  Power supply schemes  \n\uf06c VDD = 2.6 ~ 3.6 V : used as an external power supply for GPIOs and the internal block such as \nregulator (LDO) provided externally through V DD pins.  \n\uf06c VDDA = 2.6 ~ 3.6 V : used as an external analog  power supply for ADC and DAC. V DDA and V SSA \nmust be the same voltage potential as V DD and V SS, respectively.  \n\uf06c VBAT = 1.62 ~ 3.6 V : VBAT pin can supply V BAT domain from the external battery or super \ncapacity, or from V DD without the external battery or supe r capacity. V BAT (through power \nswitch) supplies for ERTC, external crystal 32 kHz (LEXT), and battery powered registers \n(BPR) when V DD is not present.  \n2.4.2  Reset and power voltage monitoring (POR / LVR / PVM)  \nThe device has an integrated power -on reset (POR)/low voltage reset (PDR) circuitry. It is always \nactive, and allows proper operation starting from/down to 2.6 V. The device remains in reset mode \nwhen V DD goes below a specified threshold (V LVR) without the need for an external reset circuit.  \nThe device embeds a power voltage monitor (PVM) that monitors the V DD power supply and \ncompares it to the V PVM threshold. An interrupt can be generated when V DD drops below the V PVM \nthreshold and/or when V DD rises above the V PVM threshold. The PVM is enabled b y software.  \n2.4.3  Voltage regulator (LDO)  \nThe LDO has three operating modes: normal, low -power, and power down.  \n\uf06c Normal mode  is used in Run/Sleep mode and in the Deepsleep mode;  \n\uf06c Low-power mode can be used in the Deepsleep mode;  \n\uf06c Power down mode is used in Standby mode: The regulator output is in high impedance and \nthe kernel circuitry is powered down but the contents of the registers and SRAM are lost.  \nThis LDO operates always in its normal mode after reset.  \nAT32F435/437 Series Datasheet  \n2022.6.13  19 Ver 2.02  \nThe LDO has the ability to adjust its output voltage. Besides 1.2V by default, it supports 1.3/1.1/1.0 \nV adjusted by software so as to enable flexibility between performance and power consumption. \nNote that different LDO voltages have limitation about the maximum frequency of the AHB clock. \nPlease check Table 15 and follow  steps  specified in the AT32F435/437 reference manual to switch \nLDO voltage and set  the system clock.  \n2.4.4  Low-power modes  \nThe AT32F435/437  supports three low -power modes:  \n\uf06c Sleep  mode  \nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up \nthe CPU when an interrupt/event occurs.  \n\uf06c Deepsleep  mode  \nDeepsleep mode  achieves the lowest power consumption while retaining the content of SRAM \nand registers. All clocks in the LDO power domain are stopped, disabling the PLL, the HICK \nclock, and the HEXT crystal. The voltage regulator can also be put in normal or low -power \nmode, with output voltage being adjustable.  \nThe device can be woken up from Deepsleep mode by any of the EXINT line. The EXINT line \nsource can be one of the 16 external lines, the PVM output, an ERTC \nalarm/wakeup/tamper/time stamp event, and the OTGFS or t he Ethernet MAC wakeup.  \n\uf06c Standby  mode  \nThe Standby mode is used to acquire the lowest power consumption. The internal voltage \nregulator is switched off so that the entire LDO power domain is powered off. The PLL, the \nHICK clock and the HEXT crystal are also switched off. After entering Standby mode, SRAM \nand register contents are lost except for registers in the BPR domain and Standby circuitry.  \nThe device exits Standby mode when an external reset (NRST pin), a WDT reset, a rising \nedge on the WKUP pin, or an ERTC alarm/wakeup/tamper/time stamp occurs.  \nNote:  The ERTC and the corresponding clock sources are not stopped by entering Deepsleep or Standby \nmode. WDT depends on the User’s System Data setting.  \n2.5 Boot modes  \nAt startup, boot pins are used to select one of three boot options:  \n\uf06c Boot from user Flash. For the AT32F435/437xG, user has an option to boot from any of two \nmemory banks. By default, boot from Flash memory bank 1 is selected. User can choose to \nboot from Flash memory bank 2 by setting a bit in the User’s System Data area;  \n\uf06c Boot from boot code area;  \n\uf06c Boot from embedded SRAM.  \nThe b ootloader is stored in boot code area. It is used to reprogram the Flash memory through \nUSART1, USART2, USART3, OTGFS1, or OTGFS2. Table 5 provides the supporting interfaces of \nthe Bootloader regarding AT32F435/437 part numbers and pin configurations.  \nAT32F435/437 Series Datasheet  \n2022.6.13  20 Ver 2.02  \nTable 5. Bootloader supporting part numbers and pin configurations  \nInterface  Part number  Pin \nUSART1  All part numbers  PA9: USART1_TX  \nPA10 : USART1_RX  \nUSART2  AT32F435ZxT7 , AT32F435VxT7  \nAT32F437ZxT7 , AT32F437VxT7  PD5: USART2_TX  \nPD6: USART2_RX  \nOther part numbers  PA2: USART2_TX  \nPA3: USART2_RX  \nUSART3  AT32F435ZxT7 , AT32F435VxT7 , AT32F435RxT7  \nAT32F437ZxT7 , AT32F437VxT7 , AT32F437RxT7  PC10 : USART3_TX  \nPC11 : USART3_RX  \nOther part numbers  PB10 : USART3_TX  \nPB11 : USART3_RX  \nOTGFS1  All part numbers  PA11 : OTGFS1_D - \nPA12 : OTGFS1_D+  \nOTGFS2  All part numbers  PB14 : OTGFS2_D - \nPB15 : OTGFS2_D+  \n \n2.6 Clocks  \nThe internal 48 MHz clock (HICK) through a divided -by-6 divider (8 MHz) is selected as the default \nCPU clock after any reset. An external 4 to 25 MHz clock (HEXT) can be selected, in which case it \nis monitored for failure. If a failure is detected, HEXT will be switched off and the system \nautomatically switches back to the internal HICK. A software interrupt is generated. Similarly, the \nsystem take the same action once HEXT fails when it is used as the source of PLL . \nSeveral prescalers are used for the configuration of the AHB and the APB (APB1 and APB2) \nfrequency. The maximum frequency of the AHB domain is 288 MHz. The maximum allowed \nfrequency of the APB domains is 144 MHz.  \nThe AT32F435/437 embeds an automatic clock calibration (ACC) block, which calibrates the \ninternal 48 MHz HICK clock, assuring the most precise accuracy of the HICK in the full range of the \noperating temperatures.  \n2.7 General -purpose inputs / outputs (GPIO)  \nEach of the GPIO pins can be configured by software as output (push -pull or open -drain with or \nwithout pull -up or pull -down), as input (floating with or without pull -up or pull -down), or as multiple \nfunction. Most of the GPIO pins are shared with digital or analog multiple functions. All GPIOs a re \nhigh current -capable.  \nThe GPIO’s configuration can be locked, if needed, in order to avoid false writing to the GPIO’s \nregisters by following a specific sequence.  \nAT32F435/437 Series Datasheet  \n2022.6.13  21 Ver 2.02  \n2.8 Direct Memory Access Controller (DMA)  \nAT32F435/437 have two general -purpose DMAs (DMA1 and  DMA2) plus one enhanced EDMA, 22 \nchannels in total. They are able to manage memory -to-memory, peripheral -to-memory, and \nmemory -to-peripheral transfers. They also have dedicated buffer  for APB/AHB peripherals and \nsupport burst transmission, which provides the maximum bandwidth for peripherals.  \nThe three DMA controllers support circular buffer management, removing the need for user code \nintervention when the controller reaches the end of the buffer. Besides, EDMA controller has \ndouble buffers, which allows t he automatic  use and switch between two memory buffers without the \nneed for special code intervention.  \nEach channel is connected to dedicated hardware DMA/EDMA requests, with support for software \ntrigger on each channel. Configuration is made by software a nd transfer sizes between source and \ndestination are independent.  \nThe DMA/EDMA can be used with the main peripherals: SPI and I2S, I2C, USART, advanced, \ngeneral -purpose, and basic timers TMRx, DAC, SDIO, ADC, DVP and QSPI.  \n2.9 Timers (TMR)  \nThe AT32F435/437 dev ices include up to 3 advanced timers, up to 10 general -purpose timers, 2 \nbasic timers and a SysTick timer.  \nThe table below compares the features of the advanced, general -purpose, and basic timers.  \nTable 6. Timer feature comparison  \nType  Timer  Counter \nresolution  Counter \ntype Prescaler \nfactor  DMA request \ngeneration  Capture/compare \nchannels  Complementary \noutputs  \nAdvanced  TMR1  \nTMR8  \nTMR20  16-bit Up, down, \nup/down  Any integer \nbetween 1 \nand 65536  Yes 4 3 \nGeneral -\npurpose  TMR2  \nTMR5  32-bit Up, down, \nup/down  Any integer \nbetween 1 \nand 65536   Yes 4 No \nTMR3  \nTMR4  16-bit Up, down, \nup/down  Any integer \nbetween 1 \nand 65536   Yes 4 No \nTMR9  \nTMR12  16-bit Up Any integer \nbetween 1 \nand 65536   No 2 No \nTMR10  \nTMR11  \nTMR13  \nTMR14  16-bit Up Any integer \nbetween 1  \nand 65536   No 1 No \nBasic  TMR6  \nTMR7  16-bit Up Any integer \nbetween 1 \nand 65536   Yes No No \n \nAT32F435/437 Series Datasheet  \n2022.6.13  22 Ver 2.02  \n2.9.1  Advanced timers (TMR1, TMR8, and TMR20)  \nThe three advanced timers (TMR1, TMR8, and TMR20) can each be seen a three -phase PWM  \nmultiplexed on 6 channels. They have complementary PWM outputs with programmable inserted \ndead -times.  Each of these timers can also be seen as a complete general -purpose timer. The 4 \nindependent channels can be used for:  \n\uf06c Input capture  \n\uf06c Output compare  \n\uf06c PWM generation (edge or center -aligned mode s) \n\uf06c One-cycle mode output  \nIf configured as a standard 16 -bit timer, it has the same features as the TMRx timer. If configured \nas the 16 -bit PWM generator, it has full modulation capability (0 to 100%).  \nIn debug mode, the advanced timer counter can be frozen  and the PWM outputs disabled to turn \noff any power switch driven by these outputs.  \nMany features are shared with those of the general -purpose TMR which have the same \narchitecture. The advanced timer can therefore work together with the TMR timers via the link \nfeature for synchronization or event chaining.  \n2.9.2  General -purpose timers ( TMR2~5 and TMR9~14 ) \nThere are 10 synchronizable general -purpose timers embedded in the AT32F435/437.  \n\uf06c TMR2 , TMR3 , TMR4  and TMR5  \nThe AT32F435/437 has 4 full - featured general -purpose  timers: TMR2, TMR3, TMR4, and \nTMR5. The TMR2 and TMR5 timers are based on a 32 -bit auto -reload up/down counter and a \n16-bit prescaler. The TMR3 and TMR4 timers are based on a 16 - bit auto -reload up/down \ncounter and a 16 -bit prescaler. They can offer four independent channels on the largest \npackages. Each channel can be used for input capture/output compare, PWM or one -cycle \nmode outputs.  \nThese general -purpose timers can work together, or with the other general -purpose timers and \nthe advanced timers via the  link feature for synchronization or event chaining. In debug mode, \ntheir counter can be frozen. Any of these general -purpose timers can be used to generate \nPWM outputs. Each timer has individual DMA request.  \nThese timers are capable of handling incrementa l quadrature encoder signals and the digital \noutputs coming from 1 to 3 hall -effect sensors.  \n\uf06c TMR9  and TMR12  \nTMR9  and TMR12 are based on a 16 -bit auto -reload upcounter, a 16 -bit prescaler, and two \nindependent channels for input capture/output compare, PWM, or one -cycle mode output. \nThey can be synchronized with the TMR2, TMR3, TMR4, and TMR5 full -featured general -\npurpose timers. They can also be used as simple time bases.  \nAT32F435/437 Series Datasheet  \n2022.6.13  23 Ver 2.02  \n\uf06c TMR10 , TMR11 , TMR13  and TMR14  \nThese timers are based on a 16 -bit auto -reload upcounter,  a 16-bit prescaler, and one \nindependent channels for input capture/output compare, PWM, or one -cycle mode output. \nThey can be synchronized with the TMR2, TMR3, TMR4, and TMR5 full -featured general -\npurpose timers. They can also be used as simple time bases . \n2.9.3  Basic timers (TMR6 and TMR7)  \nThese two timers are mainly used for DAC trigger generation. Each of them can also be used as a \ngeneric 16 -bit time base.  \n2.9.4  SysTick timer  \nThis timer is dedicated to real -time operating systems, but could also be used as a standard down \ncounter. Its features include:  \n\uf06c A 24-bit down counter  \n\uf06c Auto-reload capability  \n\uf06c Maskable system interrupt generation when the counter reaches 0  \n\uf06c Programmable clock source  \n2.10 Watchdog (WDT)  \nThe watchdog consists of a 12 -bit downcounter and 8 -bit prescaler. It is clocked by an independent \ninternal LICK clock. As it operates independently from the main clock, it can operate in Deepsleep \nand Standby modes. It can be used either as a watchdog to reset the device when an error occurs, \nor as a free runn ing timer for application timeout management. It is self -enabling or not configurable \nthrough the User’s System Data. The counter can be frozen in debug mode.  \n2.11 Window watchdog (WWDT)  \nThe window watchdog embeds a 7 -bit downcounter that can be set as free run ning. It can be used \nas a watchdog to reset the device when an error occurs. It is clocked by the main clock. It has an \nearly warning interrupt capability and the counter can be frozen in debug mode.  \nAT32F435/437 Series Datasheet  \n2022.6.13  24 Ver 2.02  \n2.12 Enhanced real -time clock (ERTC) and battery powered \nregisters (BPR)  \nThe battery powered domain includes:  \n\uf06c Enhanced real -time clock (ERTC)  \n\uf06c Twenty 32 -bit battery powered registers  \nThe enhanced real -time clock (ERTC) is an independent BCD timer/counter. It supports the \nfollowing features:  \n\uf06c Calendar with second, minute, hour (12 or 24 format), week day, date, month, year, in BCD \n(binary -coded decimal) format.  \n\uf06c The sub -seconds value is also available in binary format.  \n\uf06c Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.  \n\uf06c Programmable alarms and periodic wakeup from Deep -sleep or Standby mode . \n\uf06c To compensate quartz crystal inaccuracy, ERTC can be calibrated via a 512 Hz external \noutput.  \nTwo alarm registers are used to generate an alarm at a specific time whereas the calendar fields \ncan be independe ntly masked for alarm comparison. To generate a periodic interrupt, a 16 -bit \nprogrammable binary auto -reload downcounter with programmable resolution is available and \nallows automatic wakeup and periodic alarms from every 120 μs to every 36 hours.  \nA 20-bit prescaler is used as a time base clock. It is by default configured to generate a time base \nof 1 second from a clock at 32.768 kHz.  \nThe battery powered registers (BPR) are 32 -bit registers used to store 80 bytes of user application \ndata. Battery powered registers are not reset by a system, or when the device wakes up from the \nStandby mode.  \nERTC and BPR are powered through a power switch. When V DD exists, the switch selects V DD as \npower supply, or VBAT is used as supply source.  \n2.13 Communication interfaces  \n2.13.1  Serial peripheral interface (SPI) / Inter -integrated sound interface \n(I2S) \nThere are up to four SPIs able to communicate at up to 36 Mbits/s in slave and master modes in \nfull-duplex and simplex communication modes. The 3 -bit prescaler generates eight master m ode \nfrequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC \ngeneration/verification supports basic SD card/MMC/SDHC modes. All SPIs can be served by the \nDMA controller.  \nFour standard I2S interfaces (multiplexed with SPI) are availa ble, which can be operated in master \nor slave mode in half -duplex mode and I2S2 and I2S3 also in full duplex mode. These interfaces can \nbe configured to operate with 16/24/32 bit resolution, as input or output channels. Audio sampling \nfrequencies from 8 kH z up to 192 kHz are supported. When I2S configured in master mode, the \nmaster clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All \nI2Ss can use the DMA controller.  \nAT32F435/437 Series Datasheet  \n2022.6.13  25 Ver 2.02  \n2.13.2  Universal synchronous / asynchronous receiver transmitters  \n(USART)  \nThe AT32F435/437  embeds four universal synchronous/asynchronous receiver transmitters \n(USART1, USART2, USART3, and USART6) and four universal asynchronous receiver \ntransmitters (UART4, UART5, UART7, and UART8).  \nThese eight interfaces provide asynchronous communication, IrDA SIR ENDEC support, \nmultiprocessor communication mode, single -wire half -duplex communication mode, and have LIN \nMaster/Slave capability. These eight interfaces are able to communicate at a speeds of up to 9 \nMbit/s.  \nUSART1, U SART2, USART3, and USART6 provide hardware management of the CTS and RTS \nsignals. They also provide Smart Card mode (ISO 7816 compliant) and SPI -like communication \ncapability. All interfaces can be served by the DMA controller.  \nTable 7. USART/UART  feature comparison  \nUSART/UART  name  USART1  USART2  USART3  UART4  UART5  USART6  UART7  UART8  \nHardware flow control for modem  Yes Yes Yes - - Yes - - \nContinuous communication using DMA  Yes Yes Yes Yes Yes Yes Yes Yes \nMultiprocessor communication  Yes Yes Yes Yes Yes Yes Yes Yes \nSynchronous mode  Yes Yes Yes - - Yes - - \nSmartcard mode  Yes Yes Yes - - Yes - - \nSingle -wire half -duplex communication  Yes Yes Yes Yes Yes Yes Yes Yes \nIrDA SIR ENDEC block  Yes Yes Yes Yes Yes Yes Yes Yes \nLIN mode  Yes Yes Yes Yes Yes Yes Yes Yes \nTX/RX  swap  Yes Yes Yes Yes Yes Yes Yes Yes \nRS-485 driver enable  Yes Yes Yes - - Yes - - \n \n2.13.3  Inter -integrated -circuit interface (I2C) \nUp to 3 I2C bus interfaces can operate in multi -master and slave modes. They support standard \nmode  (max. 100 kHz), fast mode (max. 400 kHz), and fast mode plus (max. 1 MHz). Several \nGPIO s provide ultra -high sink current 20 mA.  \nThey support 7/10 -bit addressing mode and 7 -bit dual addressing mode (as slave). A hardware \nCRC generation/verification is included.  \nThey can be served by DMA and they support SMBu s 2.0/PMBus. \n2.13.4  Secure digital input / output interface (SDIO)  \nTwo SD/SDIO/MMC host interfaces are available, supporting MultiMediaCard System Specification \nVersion 4.2 in three different data bus modes : 1-bit (default), 4 -bit and 8 -bit. The interface allows \ndata transfer at up to 48 MHz in 8 -bit mode, and is compliant with SD Memory Card Specifications \nVersion 2.0.  \nThe two different data bus modes supported in the SDIO Card Specification Version 2.are: 1-bit \n(default) and 4 -bit. \nThe current version supports only one SD/SDIO/MMC4.2 card at any one time and a series of \nAT32F435/437 Series Datasheet  \n2022.6.13  26 Ver 2.02  \nMMC4.1 or previous.  \nApart from SD/SDIO/MMC/eMMC, this interface is fully compliant with the CE -ATA digital protocol \nRev1.1.  \n2.13.5  Controller area  network (CAN)  \nTwo CANs are compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can \nreceive and transmit standard frames with 11 -bit identifiers as well as extended frames with 29 -bit \nidentifiers. Eac h CAN  has three transmi t mailboxes, two receive buffer s with 3 stages, and 28 \nscalable filter banks. Each also has dedicated 368 Bytes of buffer , which is not shared with the \nother CAN or any other peripherals.  \n2.13.6  Universal serial bus On -The-Go full -speed (OTGFS)  \nThe AT32F435/437 embed two OTG full -speed (12 Mb/s) device/host peripheral. The OTGFS \nperipheral is compliant with the USB 2.0 specification and with the OTG 1.3 specification. It has \nsoftware -configurable endpoint setting and supports suspend/resume. The OTGFS controller \nrequires a dedicated 48 MHz clock that is generated by a PLL; as a device peripheral, the HSI 48 \nMHz clock source can be used as the OTGFS clock directly.  \nEach OTGFS has the major features such as:  \n\uf06c 1280 Kbytes  of buffer  used exclusively by the endpoints (not shared with the other OTGFS or \nany other peripherals)  \n\uf06c 8 IN + 8 OUT endpoints (endpoint 0 included, device mode)  \n\uf06c 16 channels (host mode)  \n\uf06c SOF output  \n\uf06c In accordance with the USB 2.0 Specification, the supported transfer speeds are:  \n− In Host mode: full -speed and low speed  \n− In Device mode: full -speed  \n2.13.7  Infrared transmitter (IRTMR)  \nThe AT32F435/437 device provides an infrared transmitter solution. The solution is based on the \ninternal connection between TMR10, USART1, or USART2 with TMR11. TMR11 is used to provide \nthe carrier frequency, and TMR10, USART1, or USART2 provides the main signal to be sent. The \ninfrared output signal is available on PB9 or PA13.  \nTo generate infrared remote control signals, TMR10 channel 1 and TMR11 cha nnel 1 must be \ncorrectly configured to generate the correct waveform. All standard IR pulse modulation modes can \nbe obtained by programming two timer output compare channels.  \nAT32F435/437 Series Datasheet  \n2022.6.13  27 Ver 2.02  \n2.13.8  Ethernet MAC interface (EMAC)  \nThis peripheral is available only on AT32F437.  \nThe AT32F437 devices provide an IEEE -802.3 -2002 -compliant media access controller (MAC) for \nEthernet LAN communications through an industry -standard media -independent interface (MII) or a \nreduced media -independent interface (RMII). The AT32F437 requires an ext ernal physical interface \ndevice (PHY) to connect to the physical LAN bus (twisted -pair, fiber, etc.). The PHY is connected to \nthe AT32F437 MAC port using as many as 17 signals (MII) or 9 signals (RMII) and can be clocked \nby means of the 25 MHz (MII) or 50 MHz (RMII) output from the AT32F437.  \nThe EMAC has the following features:  \n\uf06c Supports 10 and 100 Mbit/s rates  \n\uf06c Dedicated DMA controller enabling high -speed transfers between the dedicated buffer  and the \ndescriptors  \n\uf06c Supports tagged MAC frame (VLAN support)  \n\uf06c Half-duplex (CSMA/CD) and full -duplex operation  \n\uf06c MAC control sublayer (control frames) support  \n\uf06c 32-bit CRC generation and removal  \n\uf06c Several address filtering modes for physical and multicast address (multicast and group \naddresses)  \n\uf06c 32-bit status code for each t ransmitted or received frame  \n\uf06c Internal  buffer s to transmitted and received frames. The transmit buffer  and the receive buffer  \nare both 2 Kbytes , that is, 4 Kbytes  in total  \n\uf06c Supports hardware PTP (precision time protocol) in line with IEEE 1588 with th e timestamp \ncomparator connected to the TMR2 trigger input  \n\uf06c Interrupt trigger when system time becomes greater than the target time  \n2.14 Digital video parallel interface  (DVP)  \nAT32F435/437 embed a digital video parallel interface (DVP), which connects to a digital camera \nmodule and receives video data via an 8 - to 14 -bit parallel interface. The DVP supports a data rate \nup to 54 MB/s. It has the following features:  \n\uf06c Configurable polarity of the input pixel clock and synchronous signals  \n\uf06c 8-, 10-, 12- or 14 -bit communication data width  \n\uf06c Supports 8 -bit raster -scan mono or bayer format, YCbCr 4:2:2 raster -scan, RGB 565 raster -\nscan, or compressed data (such as JPEG)  \n\uf06c Continuous mode or snapshot (one frame) mode  \n\uf06c Automatic image cropping  \n\uf06c Mono -image binarization  \n2.15 Cyclic re dundancy check (CRC) calculation unit  \nThe CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32 -bit data \nword using a fixed generator polynomial. Among other applications, CRC -based techniques are \nused to verify data transmission or storage integrity.  \nAT32F435/437 Series Datasheet  \n2022.6.13  28 Ver 2.02  \n2.16 Analog -to-digital converter (ADC)  \nThree 12 -bit analog -to-digital converters (ADC) are embedded into AT32F435/437 devices and \nfeature as follows:  \n\uf06c Configurable 12 -bit, 10 -bit, 8 -bit, 6 -bit resolution with auto calibration.  \n\uf06c 5.33 MSPS maximum conversion rate in 12 -bit resolution, the reduction of resolution shortens \nthe conversion period.  \n\uf06c Share up to 24 external channels, including 6 fast channels.  \n\uf06c Three internal dedicated channels: internal temperature sensor (V TS), internal reference \nvoltage (V INTRV), and V BAT monitor (V BAT/4). \n\uf06c Individual sampling time setting for each channel.  \n\uf06c 2 to 256 times over -sampling, equivalent maximum 16 -bit resolution.  \n\uf06c Conversion can be triggered by:  \n− Software.  \n− Hardware (internal or GPIO input events)  with polarity configurability.  \n\uf06c Converting modes:  \n− Single mode or sequential mode.  \n− In sequential mode, each trigger performs conversions on a selected group of channels.  \n− Repeated mode converts selected channels continuously.  \n− Separated mode.  \n\uf06c Simultaneous or shift sample and hold under one - or two -slave mode.  \n\uf06c A voltage monitor feature allows very precise monitoring of the converted voltage of one, some \nor all selected channels. An interrupt is generated when the converted voltage is outside the \nprogrammed thre sholds.  \n\uf06c All ADCs can be served by the DMA controller.  \n2.16.1  Temperature sensor (V TS) \nThe temperature sensor generates a voltage V TS that varies linearly with temperature. The \ntemperature sensor is internally connected to the ADC1_IN16 input channel which is used to \nconvert the sensor output voltage into a digital value.  \nThe offset of this line varies from chip to chip due to process v ariation. The internal temperature \nsensor is more suited to applications that detect temperature variations instead of absolute \ntemperatures. If accurate temperature readings are needed, an external temperature sensor part \nshould be used.  \n2.16.2  Internal referenc e voltage (V INTRV) \nThe internal reference voltage (V INTRV) provides a stable voltage source for ADC. The V INTRV is \ninternally connected to the ADC1_IN17 input channel.  \n2.16.3  VBAT monitor  (VBAT/4) \nThis embedded hardware uses internal ADC1_IN18 channel to measure VBAT voltage. As the V BAT \nvoltage may be higher than VREF+ or VDDA to be outside the ADC input range, the V BAT is internally \nconnected to a divided -by-4 bridge. The converted value is 1/4 of the V BAT voltage.  \nAT32F435/437 Series Datasheet  \n2022.6.13  29 Ver 2.02  \n2.17 Digital -to-analog converter (DAC)  \nThe two 12-bit buffered DACs can be used to convert two digital signals into two analog voltage \nsignal outputs.  \nThis DAC has the following features:  \n\uf06c Two DAC converters: one for each output channel  \n\uf06c 8-bit or 12 -bit monotonic output  \n\uf06c Left- or right -aligned data in 12 -bit mode  \n\uf06c Synchronized update capability  \n\uf06c Noise -wave generation  \n\uf06c Triangular -wave generation  \n\uf06c Dual DAC channel independent or simultaneous conversions  \n\uf06c DMA capability for each DAC  \n\uf06c External triggers for conversion  \n\uf06c Input voltage reference V REF+ \nSeveral DAC trigger  inputs are used in the AT32F435/437. DAC outputs are triggered through the \ntimer update outputs that are also connected to different DMA channels.  \n2.18 Serial wire (SWD) / JTAG debug port  \nThe ARM SWJ -DP Interface is embedded, and it is a combined serial wire and JTAG and debug \nport that enables either a serial wire debug or a JTAG probe to be connected to the target for \nprogramming and debug operation. The JTAG TMS and TCK pins are shared respectively with \nSWDIO and SWCLK.  \nAT32F435/437 Series Datasheet  \n2022.6.13  30 Ver 2.02  \n3 Pin functional definitions  \nFigure 2. AT32F435/437  LQFP144  pinout  \nLQFP1441\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n32\n33\n34\n35PE2\nPE3\nPE4\nPE5\nPE6\nVBAT\nPC13\nPC14\nPC15\nPF0\nPF1\nPF2\nPF3\nPF4\nPF5\nVSS\nVDD\nPF6\nPF7\nPF8\nPF9\nPF10\nPH0\nPH1\nNRST\nPC0\nPC1\nPC2\nPC3\nNC\nVSSA/VREF-\nVREF+\nVDDA\nPA0\nPA1\n36 PA2\n37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50\n51\n52\n53\n54\n55\n56\n57\n58\n59\n60\n61\n62\n63\n64\n65\n66\n67\n68\n69\n70\n71PA3\nVSS\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPF11\nPF12\nVSS\nVDD\nPF13\nPF14\nPF15\nPG0\nPG1\nPE7\nPE8\nPE9\nVSS\nVDD\nPE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nPB11\nPH3\n72 VDD107\n106\n105\n104\n103\n102\n101\n100\n99\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73VDD\nVSS\nPH2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nVDD\nVSS\nPG8\nPG7\nPG6\nPG5\nPG4\nPG3\nPG2\nPD15\nPD14\nVDD\nVSS\nPD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPB12109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143\nPA14PA15PC10PC11PC12PD0PD1PD2PD3PD4PD5VSSVDDPD6PD7PG9PG10PG11PG12PG13PG14VSSVDDPG15PB3PB4PB5PB6PB7BOOT0PB8PB9PE0PE1VSS144VDD\n108\n98\n \nAT32F435/437 Series Datasheet  \n2022.6.13  31 Ver 2.02  \nFigure 3. AT32F435/437  LQFP100  pinout  \n \n \nLQFP1001\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24PE2\nPE3\nPE4\nPE5\nPE6\nVBAT\nPC13\nPC14\nPC15\nVSS\nVDD\nPH0\nPH1\nNRST\nPC0\nPC1\nPC2\nPC3\nNC\nVSSA/VREF-\nVREF+\nVDDA\nPA0\nPA1\n25 PA2\n26\n27\n28\n29\n30\n31\n32\n33\n34\n35\n36\n37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50PA3\nVSS\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPE7\nPE8\nPE9\nPE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nPB11\nPH3\nVDD74\n73\n72\n71\n70\n69\n68\n67\n66\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51VDD\nVSS\nPH2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPD15\nPD14\nPD13\nPD12\nPD11\nPD10\nPD9\nPD8\nPB15\nPB14\nPB13\nPB12767778798081828384858687888990919293949596979899\nPA14PA15PC10PC11PC12PD0PD1PD2PD3PD4PD5PD6PD7PB3PB4PB5PB6PB7BOOT0PB8PB9PE0PE1VSS100VDD\n75\n65 \nAT32F435/437 Series Datasheet  \n2022.6.13  32 Ver 2.02  \nFigure 4. AT32F435/437  LQFP64  pinout  \nLQFP641\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16VBAT\nPC13\nPC14\nPC15\nPH0\nPH1\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1\nPA2\n17\n18\n19\n20\n21\n22\n23\n24\n25\n26\n27\n28\n29\n30\n31\n32PA3\nVSS\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB10\nPB11\nPH3\nVDD47\n46\n45\n44\n43\n42\n41\n40\n38\n37\n36\n35\n34\n33VDD\nPH2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPC9\nPC8\nPC7\nPC6\nPB15\nPB14\nPB13\nPB12495051525354555657585960616263\nPA14PA15PC10PC11PC12PD2PB3PB4PB5PB6PB7BOOT0PB8PB9VSS64VDD\n48\n39\n \n \nAT32F435/437 Series Datasheet  \n2022.6.13  33 Ver 2.02  \nFigure 5. AT32F435  LQFP48  pinout  \nLQFP481\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nPC13\nPC14\nPC15\nPH0\nPH1\nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1\nPA2\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nPB2\nPB10\nPB11\nPH3\nVDD35\n34\n33\n32\n31\n30\n29\n28\n26\n25VDD\nPH2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPB123738394041424344454647\nPA14PA15PB3PB4PB5PB6PB7BOOT0PB8PB9VSS48VDD\n36\n27\n \nFigure 6. AT32F435  QFN48  pinout  \nQFN481\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12VBAT\nPC13\nPC14\nPC15\nPH0\nPH1\nNRST\nVSSA/VREF-\nVDDA/VREF+\nPA0\nPA1\nPA2\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nPB2\nPB10\nPB11\nPH3\nVDD35\n34\n33\n32\n31\n30\n29\n28\n26\n25VDD\nPH2\nPA13\nPA12\nPA11\nPA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPB123738394041424344454647\nPA14PA15PB3PB4PB5PB6PB7BOOT0PB8PB9VSS48VDD\n36\n27\nEPAD49\n \n \nAT32F435/437 Series Datasheet  \n2022.6.13  34 Ver 2.02  \nThe table below is the pin definition of the AT32F435/437. “ -” represents there is no such pinout on \nthe related packages. Unless descriptions in () under pin name, the function during reset and after \nreset is the same as the actual pin name. Unless notes presented, all GPIOs are set as input \nfloating during reset and after reset. Pin multi -functions are selected through GPIOx_MUXx \nregisters and the additional functions are directly selected and enabled via registers of peripherals.  \nTable 8. AT32F435/437  series pin definitions  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n- - 1 1 PE2 I/O FT TMR3_EXT / SPI4_SCK / I2S4_CK / \nTMR20_CH1 /  \nQSPI1_IO2 / XMC_SDNCAS /  \nEMAC_MII_TXD3 / XMC_A23  - \n- - 2 2 PE3 I/O FT TMR3_CH1 / TMR20_CH2 /  \nXMC_A19 / DVP_D9  - \n- - 3 3 PE4 I/O FT CLKOUT1 / TMR3_CH2 /  \nSPI4_CS / I2S4_WS / TMR20_CH1C /  \nXMC_A20 / DVP_D4  - \n- - 4 4 PE5 I/O FT TMR3_CH3 / TMR9_CH1 /  \nSPI4_MISO / TMR20_CH2C /  \nXMC_A21 / DVP_D6  - \n- - 5 5 PE6 I/O FT TMR3_CH4 / TMR9_CH2 /  \nSPI4_MOSI / I2S4_SD / TMR20_CH3C /  \nXMC_SDNRAS / XMC_A22 / DVP_D7  - \n1 1 6 6 VBAT S - Battery power supply  \n2 2 7 7 PC13(4)(5) I/O FT - ERTC_AF1 / WKUP2  \n3 3 8 8 PC14 / LEXT_IN  \n(PC14)(4)(5) I/O TC - LEXT_IN  \n4 4 9 9 PC15 / LEXT_OUT  \n(PC15)(4)(5) I/O TC - LEXT_OUT  \n- - - 10 PF0 I/O FT I2C2_SDA / XMC_A0   \n- - - 11 PF1 I/O FT I2C2_SCL / XMC_A1   \n- - - 12 PF2 I/O FT TMR20_CH3 / I2C2_SMBA / XMC_A2   \n- - - 13 PF3 I/O FTa TMR20_CH4 / XMC_A3  ADC3_IN9  \n- - - 14 PF4 I/O FTa TMR20_CH1C / XMC_A4  ADC3_IN14  \n- - - 15 PF5 I/O FTa TMR20_CH2C / XMC_A5  ADC3_IN15  \n- - 10 16 VSS S - Digital ground  \n- - 11 17 VDD S - Digital power supply  \n- - - 18 PF6 I/O FTa TMR10_CH1 / TMR20_CH4 /  \nUART7_RX / QSPI1_IO3 / XMC_NIORD  ADC3_IN4  \n- - - 19 PF7 I/O FTa TMR11_CH1 / TMR20_BRK /  \nUART7_TX / QSPI1_IO2 / XMC_NREG  ADC3_IN5  \n- - - 20 PF8 I/O FTa TMR13_CH1 / QSPI1_IO0 / XMC_NIOWR  ADC3_IN6  \n- - - 21 PF9 I/O FTa TMR14_CH1 / TMR20_BRK /  \nQSPI1_IO1 / XMC_CD  ADC3_IN7  \n- - - 22 PF10  I/O FTa TMR1_EXT / TMR5_CH4 /  \nQSPI1_SCK / XMC_INTR / DVP_D11  ADC3_IN8  \nAT32F435/437 Series Datasheet  \n2022.6.13  35 Ver 2.02  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n5 5 12 23 PH0 / HEXT_IN  \n(PH0)  I/O TC I2C1_SDA  HEXT_IN  \n6 6 13 24 PH1 / HEXT_OUT  \n(PH1)  I/O TC I2C1_SCL  HEXT_OUT  \n7 7 14 25 NRST  I/O R Device reset input / internal reset output (active low)  \n- 8 15 26 PC0 I/O FTa I2C3_SCL / UART7_TX /  \nSDIO2_D0 / XMC_SDNWE  ADC123_IN10(6) \n- 9 16 27 PC1 I/O FTa I2C3_SDA / SPI3_MOSI / I2S3_SD /  \nSPI2_MOSI / I2S2_SD / UART7_RX  \nSDIO2_D1 / EMAC_MDC  ADC123_IN11(6) \n- 10 17 28 PC2 I/O FTa TMR20_CH2 /  \nSPI2_MISO / I2S2_SDEXT / UART8_TX /  \nSDIO2_D2 / EMAC_MII_TXD2 /  \nXMC_SDCS0 / XMC_NWE  ADC123_IN12(6) \n- 11 18 29 PC3 I/O FTa SPI2_MOSI / I2S2_SD /  \nUART8_RX / QSPI2_IO1 /  \nSDIO2_D3 / EMAC_MII_TX_CLK /  \nXMC_SDCKE0 / XMC_A0  ADC123_IN13(6) \n- - 19 30 Not connected  \n8 12 20 31 VSSA / VREF- S - Analog ground  / negative reference voltage  \n- - 21 32 VREF+ S - Positive reference voltage  \n- - 22 33 VDDA S - Analog power supply  \n9 13 - - VDDA / VREF+ S - Analog power supply / positive reference voltage  \n10 14 23 34 PA0 I/O FTa TMR2_CH1 / TMR2_EXT /  \nTMR5_CH1 / TMR8_EXT /  \nI2C2_SCL / USART2_CTS / UART4_TX /  \nEMAC_MII_CRS  ADC123_IN0(6) /  \nERTC_AF2 / WKUP1  \n11 15 24 35 PA1 I/O Fta TMR2_CH2 / TMR5_CH2 /  \nI2C2_SDA / SPI4_MOSI / I2S4_SD /  \nUSART2_RTS_DE / UART4_RX /  \nQSPI1_IO3 / EMAC_MII_RX_CLK /  \nEMAC_RMII_REF_CLK  ADC123_IN1(6) \n12 16 25 36 PA2 I/O Fta TMR2_CH3 / TMR5_CH3 / TMR9_CH1 /  \nUSART2_TX / SDIO2_CK /  \nEMAC_MDIO / XMC_D4  ADC123_IN2  \n13 17 26 37 PA3 I/O Fta TMR2_CH4 / TMR5_CH4 / TMR9_CH2 /  \nI2S2_MCK / USART2_RX / QSPI2_IO3 /  \nSDIO2_CMD / EMAC_MII_COL /  \nXMC_D5  ADC123_IN3  \n- 18 27 38 VSS S - Digital ground  \n- 19 28 39 VDD S - Digital power supply  \n14 20 29 40 PA4 I/O Fta SPI1_CS / I2S1_WS /  \nSPI3_CS / I2S3_WS /  \nUSART2_CK / USART6_TX /  \nSDIO2_D4 / SDIO2_D0 / OTGFS2_SOF /  \nDVP_HSYNC / XMC_D6  ADC12_IN4 / DAC1_OUT  \n15 21 30 41 PA5 I/O Fta TMR2_CH1 / TMR2_EXT / TMR8_CH1C /  \nSPI1_SCK / I2S1_CK /  \nUSART6_RX / QSPI2_IO2 /  \nSDIO2_D5 / SDIO2_D1 / XMC_D7  ADC12_IN5 / DAC2_OUT  \nAT32F435/437 Series Datasheet  \n2022.6.13  36 Ver 2.02  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n16 22 31 42 PA6 I/O Fta TMR1_BRK / TMR3_CH1 / TMR8_BRK /  \nSPI1_MISO / I2S2_MCK /  \nUSART3_CTS / TMR13_CH1 /  \nQSPI1_IO0 / SDIO2_D2 / SDIO1_CMD /  \nDVP_PCLK / SDIO2_D6  ADC12_IN6  \n17 23 32 43 PA7 I/O Fta TMR1_CH1C / TMR3_CH2 /  \nTMR8_CH1C / SPI1_MOSI / I2S1_SD /  \nTMR14_CH1 / QSPI1_IO1 /  \nEMAC_MII_RX_DV /  \nEMAC_RMII_CRS_DV /  \nXMC_SDNWE / SDIO2_D3 / SDIO2_D7  ADC12_IN7  \n- 24 33 44 PC4 I/O Fta TMR9_CH1 / I2S1_MCK /  \nUSART3_TX / QSPI1_IO2 /  \nEMAC_MII_RXD0 /  \nEMAC_RMII_RXD0 /  \nXMC_SDCS0 / SDIO2_CK / XMC_NE4  ADC12_IN14  \n- 25 34 45 PC5 I/O Fta TMR9_CH2 / I2C1_SMBA /  \nUSART3_RX / QSPI1_IO3 /  \nEMAC_MII_RXD1 /  \nEMAC_RMII_RXD1 /  \nXMC_SDCKE0 /  SDIO2_CMD /  \nXMC_NOE  ADC12_IN15  \n18 26 35 46 PB0 I/O Fta TMR1_CH2C / TMR3_CH3 /  \nTMR8_CH2C / I2S1_MCK /  \nUSART2_RX / SPI3_MOSI / I2S3_SD /  \nUSART3_CK / QSPI2_IO0 / QSPI1_IO0 /  \nEMAC_MII_RXD2 / SDIO1_D1  ADC12_IN8  \n19 27 36 47 PB1 I/O Fta TMR1_CH3C / TMR3_CH4 /  \nTMR8_CH3C / SPI2_SCK / I2S2_CK /  \nUSART3_RTS_DE /  \nQSPI1_SCK / QSPI2_SCK /  \nEMAC_MII_RXD3 / SDIO1_D2  ADC12_IN9  \n20 28 37 48 PB2 / BOOT1  \n(PB2)  I/O FT TMR2_CH4 / TMR20_CH1 /  \nI2C3_SMBA / SPI3_MOSI / I2S3_SD /  \nQSPI1_SCK / SDIO1_CK  - \n- - - 49 PF11  I/O FT TMR20_EXT / TMR8_EXT /  \nXMC_SDNRAS / DVP_D12  - \n- - - 50 PF12  I/O FT TMR20_CH1 / TMR8_BRK / XMC_A6  - \n- - - 51 VSS S - Digital ground  \n- - - 52 VDD S - Digital power supply  \n- - - 53 PF13  I/O FT TMR20_CH2 / I2C3_SMBA / XMC_A7  - \n- - - 54 PF14  I/O FTf TMR20_CH3 / I2C3_SCL / XMC_A8  - \n- - - 55 PF15  I/O FTf TMR20_CH4 / I2C3_SDA / XMC_A9  - \n- - - 56 PG0 I/O FT TMR20_CH1C / SPI1_MISO /  \nCAN1_RX /  XMC_A10  - \n- - - 57 PG1 I/O FT TMR20_CH2C / SPI1_MOSI / I2S1_SD /  \nCAN1_TX / XMC_A11  - \n- - 38 58 PE7 I/O FT TMR1_EXT   / UART7_RX /  \nQSPI2_IO0 / XMC_D4  - \n- - 39 59 PE8 I/O FT TMR1_CH1C / UART4_TX / UART7_TX /  \nQSPI2_IO1 / XMC_D5  - \nAT32F435/437 Series Datasheet  \n2022.6.13  37 Ver 2.02  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n- - 40 60 PE9 I/O FT TMR1_CH1 / UART4_RX /  \nQSPI2_IO2 / XMC_D6  - \n- - - 61 VSS S - Digital ground  \n- - - 62 VDD S - Digital power supply  \n- - 41 63 PE10  I/O FT TMR1_CH2C / UART5_TX /  \nQSPI2_IO3 / XMC_D7  - \n- - 42 64 PE11  I/O FT TMR1_CH2 / SPI4_CS / I2S4_WS / \nUART5_RX / XMC_D8  - \n- - 43 65 PE12  I/O FT TMR1_CH3C / SPI1_CS / I2S1_WS /  \nSPI4_SCK / I2S4_CK / XMC_D9  - \n- - 44 66 PE13  I/O FT TMR1_CH3 / SPI1_SCK / I2S1_CK /  \nSPI4_MISO / XMC_D10  - \n- - 45 67 PE14  I/O FT TMR1_CH4   / SPI1_MISO /  \nSPI4_MOSI / I2S4_SD / XMC_D11  - \n- - 46 68 PE15  I/O FT TMR1_BRK / SPI1_MOSI / I2S1_SD /  \nXMC_D12  - \n21 29 47 69 PB10  I/O FTf TMR2_CH3   / I2C2_SCL / SPI2_SCK /  \nI2S2_CK / I2S3_MCK / USART3_TX /  \nQSPI1_CS / QSPI1_IO1 /  \nEMAC_MII_RX_ER / SDIO1_D7 / \nXMC_NOE  - \n22 30 48 70 PB11  I/O FT TMR2_CH4   / TMR5_CH4 /  \nI2C2_SDA / USART3_RX / QSPI1_IO0 /  \nEMAC_MII_TX_EN / EMAC_RMII_TX_EN  - \n23 31 49 71 PH3 I/O FT TMR5_CH2   / I2C2_SDA /  \nUART4_TX / QSPI1_IO1  - \n24 32 50 72 VDD S - Digital power supply  \n25 33 51 73 PB12  I/O FT TMR1_BRK / TMR5_CH1 /  \nI2C2_SMBA / SPI2_CS / I2S2_WS /  \nSPI4_CS / I2S4_WS /  \nSPI3_SCK / I2S3_CK /  \nUSART3_CK / CAN2_RX /  \nEMAC_MII_TXD0 / EMAC_RMII_TXD0 /  \nOTGFS2_ID / XMC_D13  - \n26 34 52 74 PB13  I/O FT TMR1_CH1C / I2C3_SMBA /  \nSPI2_SCK / I2S2_CK /  \nSPI4_SCK / I2S4_CK /  \nI2C3_SCL / USART3_CTS / CAN2_TX /  \nEMAC_MII_TXD1 / EMAC_RMII_TXD1 /  \nOTGFS2_VBUS  - \n27 35 53 75 PB14  I/O TC TMR1_CH2C / TMR8_CH2C / I2C3_SDA /  \nSPI2_MISO / I2S2_SDEXT /  \nUSART3_RTS_DE / TMR12_CH1 /  \nOTGFS2_D - / SDIO1_D6 / XMC_D0  - \n28 36 54 76 PB15  I/O TC ERTC_REFIN /  \nTMR1_CH3C / TMR8_CH3C / I2C3_SCL /  \nSPI2_MOSI / I2S2_SD / TMR12_CH2 /  \nOTGFS2_D+ / SDIO1_CK  - \n- - 55 77 PD8 I/O FT USART3_TX / EMAC_MII_RX_DV /  \nEMAC_RMII_CRS_DV / XMC_D13  - \n- - 56 78 PD9 I/O FT USART3_RX / EMAC_MII_RXD0 /  \nMAC_RMII_RXD0 / XMC_D14  - \nAT32F435/437 Series Datasheet  \n2022.6.13  38 Ver 2.02  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n- - 57 79 PD10  I/O FT USART3_CK  / EMAC_MII_RXD1 /  \nEMAC_RMII_RXD1 / XMC_D15  - \n- - 58 80 PD11  I/O FT I2C2_SMBA / USART3_CTS /  \nQSPI1 _IO0 /  \nXMC_A14 / XMC_SDBA0 /  \nEMAC_MII_RXD2 / XMC_A16_CLE  - \n- - 59 81 PD12  I/O FTf TMR4_CH1  / I2C2_SCL /  \nUSART3_RTS_DE / QSPI1 _IO1 /  \nXMC_A15 / XMC_SDBA1 /  \nEMAC_MII_RXD3 / XMC_A17_ALE  - \n- - 60 82 PD13  I/O FTf TMR4_CH2  / I2C2_SDA /  \nUART8_TX / QSPI1_IO3 /  \nXMC_SDCLK / XMC_A18  - \n- - - 83 VSS S - Digital ground  \n- - - 84 VDD S - Digital power supply  \n- - 61 85 PD14  I/O FTf TMR4_CH3 / I2C3_SCL /  \nUART8_RX / XMC_D0  - \n- - 62 86 PD15  I/O FTf TMR4_CH4   / I2C3_SDA / XMC_D1  - \n- - - 87 PG2 I/O FT TMR20_CH3C / XMC_A12  - \n- - - 88 PG3 I/O FT TMR20_BRK / XMC_A13  - \n- - - 89 PG4 I/O FT XMC_A14 /  XMC_SDBA0  - \n- - - 90 PG5 I/O FT TMR20_EXT / XMC_A15 /  XMC_SDBA1  - \n- - - 91 PG6 I/O FT QSPI1_CS / XMC_INT2 / DVP_D12  - \n- - - 92 PG7 I/O FT USART6_CK / XMC_INT3 / DVP_D13  - \n- - - 93 PG8 I/O FT QSPI2_CS / USART6_RTS_DE /  \nEMAC_PPS_OUT / XMC_SDCLK  - \n- - - 94 VSS S - Digital ground  \n- - - 95 VDD S - Digital power supply  \n- 37 63 96 PC6 I/O FT TMR3_CH1 / TMR8_CH1 / I2C1_SCL /  \nI2S2_MCK / USART6_TX / XMC_A0 /  \nSDIO1_D6 / DVP_D0 / XMC_D1  - \n- 38 64 97 PC7 I/O FT TMR3_CH2 / TMR8_CH2 / I2C1_SDA /  \nSPI2_SCK / I2S2_CK / I2S3_MCK /  \nUSART6_RX / XMC_A1 / SDIO1_D7 /  \nDVP_D1  - \n- 39 65 98 PC8 I/O FT TMR3_CH3 / TMR8_CH3 /  \nI2S4_MCK / TMR20_CH3 /  \nUART8_TX / USART6_CK / QSPI1_IO2 /  \nXMC_A2 / SDIO1_D0 / DVP_D2  - \n- 40 66 99 PC9 I/O FT CLKOUT2 / TMR3_CH4 / TMR8_CH4 /  \nI2C3_SDA / UART8_RX /  \nQSPI1_IO0 / XMC_A3 / OTGFS2_OE /  \nSDIO1_D1 / DVP_D3  - \n29 41 67 100 PA8 I/O FT CLKOUT1 / TMR1_CH1 / I2C3_SCL /  \nUSART1_CK / USART2_TX /  \nOTGFS1_SOF / SDIO1_D1 / XMC_A4  - \nAT32F435/437 Series Datasheet  \n2022.6.13  39 Ver 2.02  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n30 42 68 101 PA9 I/O FT TMR1_CH2 / I2C3_SMBA /  \nSPI2_SCK / I2S2_CK /  \nUSART1_TX / I2C1_SCL /  \nOTGFS1_VBUS / SDIO1_D2 / DVP_D0  - \n31 43 69 102 PA10  I/O FT TMR1_CH3 / SPI2_MOSI / I2S2_SD /  \nI2S4_MCK / USART1_RX / I2C1_SDA /  \nOTGFS1_ID / DVP_D1  - \n32 44 70 103 PA11  I/O TC TMR1_CH4   / I2C2_SCL /  \nSPI2_CS / I2S2_WS /  \nSPI4_MISO / USART1_CTS /  \nUSART6_TX / CAN1_RX /  \nOTGFS1_D - / DVP_D2  - \n33 45 71 104 PA12  I/O TC TMR1_EXT / I2C2_SDA / SPI2_MISO /  \nUSART1_RTS_DE / USART6_RX /  \nCAN1_TX / OTGFS1_D+ / DVP_D3  - \n34 46 72 105 PA13  \n(JTMS / SWDIO)  I/O FT JTMS / SWDIO / IR_OUT /  \nSPI3_MISO / OTGFS1_OE  - \n35 47 73 106 PH2 I/O FT TMR5_CH1  / I2C2_SCL /  \nUART4_RX / QSPI1_IO0  - \n- - 74 107 VSS S - Digital ground  \n36 48 75 108 VDD S - Digital power supply  \n37 49 76 109 PA14  \n(JTCK / SWCLK)  I/O FT JTCK / SWCLK /  \nSPI3_MOSI / I2S3_SD / USART2_TX  - \n38 50 77 110 PA15  \n(JTDI)  I/O FT JTDI / TMR2_CH1 / TMR2_EXT /  \nSPI1_CS / I2S1_WS /  \nSPI3_CS / I2S3_WS /  \nUSART1_TX / USART2_RX /  \nQSPI2 _IO1 / QSPI1_IO2 /  \nXMC_NE2 / XMC_NCE3  - \n- 51 78 111 PC10  I/O FT TMR5_CH2 / SPI3_SCK / I2S3_CK /  \nUSART3_TX / UART4_TX /  \nQSPI1 _IO1 / SDIO1_D2 / DVP_D8  - \n- 52 79 112 PC11  I/O FT TMR5_CH3 / I2S3_SDEXT / SPI3_MISO /  \nUSART3_RX / UART4_RX /  \nQSPI1_CS / SDIO1_D3 /  \nDVP_D4 / XMC_D2  - \n- 53 80 113 PC12  I/O FT TMR11_CH1 / I2C2_SDA /  \nSPI3_MOSI / I2S3_SD /  \nUSART3_CK / UART5_TX /  \nSDIO1_CK / DVP_D9 / XMC_D3  - \n- - 81 114 PD0 I/O FT SPI4_MISO  / SPI3_MOSI / I2S3_SD /  \nSPI2_CS / I2S2_WS / CAN1_RX /  \nXMC_A5 / XMC_D2  - \n- - 82 115 PD1 I/O FT SPI2_SCK / I2S2_CK /  \nSPI2_CS / I2S2_WS / CAN1_TX /  \nXMC_A6 / XMC_D3  - \n- 54 83 116 PD2 I/O FT TMR3_EXT / USART3_RTS_DE /  \nUART5_RX / XMC_A7 /  \nSDIO1_CMD / DVP_D11 / XMC_NWE  - \n- - 84 117 PD3 I/O FT SPI2_SCK / I2S2_CK /  \nSPI2_MISO / USART2_CTS /  \nQSPI1_SCK / XMC_A8 / XMC_CLK /  \nDVP_D5  - \nAT32F435/437 Series Datasheet  \n2022.6.13  40 Ver 2.02  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n- - 85 118 PD4 I/O FT SPI2_MOSI / I2S2_SD /  \nUSART2_RTS_DE / XMC_A9 / XMC_NOE  - \n- - 86 119 PD5 I/O FT USART2_TX / XMC_A10 / XMC_NWE  - \n- - - 120 VSS S - Digital ground  \n- - - 121 VDD S - Digital power supply  \n- - 87 122 PD6 I/O FT SPI3_MOSI / I2S3_SD / USART2_RX /  \nXMC_A11 / XMC_NWAIT / DVP_D10  - \n- - 88 123 PD7 I/O FT USART2_CK /  \nXMC_A12 / XMC_NE1 / XMC_NCE2  - \n- - - 124 PG9 I/O FT USART6_RX / QSPI1_IO2 /  \nXMC_NE2 / XMC_NCE3 / DVP_VSYNC  - \n- - - 125 PG10  I/O FT QSPI2_IO2 /  \nXMC_NE3 / XMC_NCE4_1 / DVP_D2  - \n- - - 126 PG11  I/O FT QSPI2_IO3 / SPI4_SCK / I2S4_CK /  \nCAN2_RX /  \nEMAC_MII_TX_EN / EMAC_RMII_TX_EN /  \nXMC_NCE4_2 / DVP_D3  - \n- - - 127 PG12  I/O FT QSPI2_IO1 / SPI4_MISO /  \nUSART6_RTS_DE / CAN2_TX / XMC_NE4  - \n- - - 128 PG13  I/O FT QSPI2_SCK / SPI4_MOSI / I2S4_SD /  \nUSART6_CTS /  \nEMAC_MII_TXD0 / EMAC_RMII_TXD0 /  \nXMC_A24  - \n- - - 129 PG14  I/O FT QSPI2_ IO0 / SPI4_CS / I2S4_WS /  \nUSART6_TX / QSPI1_IO3 /  \nEMAC_MII_TXD1 / EMAC_RMII_TXD1 /  \nXMC_A25  - \n- - - 130 VSS S - Digital ground  \n- - - 131 VDD S - Digital power supply  \n- - - 132 PG15  I/O FT USART6_CTS / XMC_SDNCAS /  \nDVP_D13  - \n39 55 89 133 PB3 \n(JTDO)  I/O FTf JTDO / TMR2_CH2 / I2C2_SDA /  \nSPI1_SCK / I2S1_CK /  \nSPI3_SCK / I2S3_CK /  \nUSART1_RX / UART7_RX /  \nQSPI1_IO3 / DVP_D4 / SWO  - \n40 56 90 134 PB4 \n(NJTRST)  I/O FT JNTRST / TMR3_CH1 / I2C3_SDA /  \nSPI1_MISO / SPI3_MISO / I2S3_SDEXT /  \nUART7_TX / SDIO1_D0 / DVP_D5  - \n41 57 91 135 PB5 I/O FT TMR3_CH2  / I2C1_SMBA /  \nSPI1_MOSI / I2S1_SD /  \nSPI3_MOSI / I2S3_SD /  \nUSART1_CK / UART5_RX /  \nCAN2_RX / EMAC_PPS_OUT /  \nXMC_SDCKE1 / DVP_D10 / SDIO1_D3  - \n42 58 92 136 PB6 I/O FT TMR4_CH1  / I2C1_SCL /  \nI2S1_MCK / SPI4_CS / I2S4_WS /  \nUSART1_TX / UART5_TX /  \nCAN2_TX / QSPI1_CS /  \nXMC_SDCS1 / DVP_D5 / SDIO1_D0  - \nAT32F435/437 Series Datasheet  \n2022.6.13  41 Ver 2.02  \nPin number  \nPin name  \n(function after reset)  \nType(1) \nGPIO  level(2) \nIOMUX functions (3) Additional functions  LQFP48 /  \nQFN48  \nLQFP64  \nLQFP100  \nLQFP144  \n43 59 93 137 PB7 I/O FT TMR4_CH2   / TMR8_BRK /  \nI2C1_SDA / SPI4_SCK / I2S4_CK /  \nUSART1_RX / QSPI2_IO1 /  \nXMC_NADV / DVP_VSYNC / SDIO1_D0  - \n44 60 94 138 BOOT0  I B - - \n45 61 95 139 PB8 I/O FT TMR2_CH1 / TMR2_EXT /  \nTMR4_CH3 / TMR10_CH1 /  \nI2C1_SCL / SPI4_MISO / UART5_RX /  \nCAN1_RX / QSPI2_CS /  \nEMAC_MII_TXD3 / SDIO1_D4 / DVP_D6  - \n46 62 96 140 PB9 I/O FTf IR_OUT / TMR2_CH2 /  \nTMR4_CH4 / TMR11_CH1 /  \nI2C1_SDA / SPI2_CS/I2S2_WS /  \nSPI4_MOSI / I2S4_SD / I2C2_SDA /  \nUART5_TX / CAN1_TX / QSPI1_CS /  \nSDIO1_D5 / DVP_D7  - \n- - 97 141 PE0 I/O FT TMR4_EXT / TMR20_EXT / UART8_RX /  \nXMC_LB / XMC_SDDQML / DVP_D2  - \n- - 98 142 PE1 I/O FT TMR1_CH2C / TMR20_CH4 / UART8_TX /  \nXMC_UB / XMC_SDDQMH / DVP_D3  - \n47 63 99 143 VSS S - Digital ground  \n48 64 100 144 VDD S - Digital power supply  \n-/49 - - - EPAD  S - Digital ground  \n(1) I = input, O = output, S = supply.  \n(2) TC = standard 3.3 V GPIO, FT = general 5 V -tolerant GPIO, FTa = 5 V -tolerant GPIO with analog functionalities, FTf = 5 V -\ntolerant GPIO with 20 mA sink current capability, R = bidirectional reset pin with  embedded weak pull -up resistor, B = \ndedicated BOOT0 pin with embedded weak pull -down resistor. Among them, FTa pin has 5 V -tolerant characteristics when \nconfigured as input floating, input pull -up, or input pull -down mode. However, it cannot be 5 V -tolera nt when configured as \nanalog mode. Meanwhile, its input level should not higher than V DD + 0.3 V.  \n(3) Function availability depends on the chosen device. Every GPIO can function as EVENTOUT.  \n(4) PC13, PC14, and PC15 are supplied through the power switch. Since the  switch only drives a limited amount of current (3 \nmA), the use of these three GPIOs as output mode is limited not to be used as a current source (e.g. to drive an LED).  \n(5) Main function after the first battery powered domain power -up. Later on, it depends on  the contents of the battery powered \nregisters even  after reset (because these registers are not reset by the main reset). For details on how to manage these \nGPIOs, refer to the  battery powered domain and register description sections in the AT32F435/437  reference manual.  \n(6) PA0, PA1, PC0, PC1, PC2, and PC3 are ADC fast channels; others are slow channels.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  42 Ver 2.02  \nTable 9. XMC  pin definition  \nPin name  XMC  \nLQFP100  LQFP64  \nCF card  SRAM/PSRA\nM/NOR  Multiplexed \nPSRAM/NOR  NAND16 -bit SDRAM(1) \nPF0 A0 A0 - - - A0 - - \nPF1 A1 A1 - - - A1 - - \nPF2 A2 A2 - - - A2 - - \nPF3 A3 A3 - - - A3 - - \nPF4 A4 A4 - - - A4 - - \nPF5 A5 A5 - - - A5 - - \nPF12  A6 A6 - - - A6 - - \nPF13  A7 A7 - - - A7 - - \nPF14  A8 A8 - - - A8 - - \nPF15  A9 A9 - - - A9 - - \nPG0 A10 A10 - - - A10 - - \nPG1 - A11 - - - A11 - - \nPG2 - A12 - - - A12 - - \nPG3 - A13 - - - - - \nPG4 - A14 - - - SDBA0  - - \nPG5 - A15 - - - SDBA1  - - \nPD11  - A14 / A16  A14 / A16  - / CLE  SDBA0  - Yes - \nPD12  - A15 / A17  A15 / A17  - / ALE  SDBA1  - Yes - \nPD13  - A18 A18 - SDCLK  - Yes  - \nPE3 - A19 A19 - - Yes  - \nPE4 - A20 A20 - - Yes  - \nPE5 - A21 A21 - - Yes  - \nPE6 - A22 A22 - SDNRAS  Yes  - \nPE2 - A23 A23 - SDNCAS  Yes  - \nPG13  - A24 A24 - - - - \nPG14  - A25 A25 - - - - \nPC3 - A0 - - - Yes Yes  \nPC6 A0 / D1  A0 / D1  - / AD1  - / D1 A0 - Yes Yes  \nPC7 A1 A1 - - A1 - Yes  Yes  \nPC8 A2 A2 - - A2 - Yes  Yes  \nPC9 A3 A3 - - A3 - Yes  Yes  \nPA8 A4 A4 - - A4 - Yes  Yes  \nPD0 A5 / D2  A5 / D2  - / AD2  - / D2 A5 D2 Yes  - \nPD1 A6 / D3  A6 / D3  - / AD3  - / D3 A6 D3 Yes  - \nPD2 A7 / NEW  A7 / NEW  NEW  NEW  A7 - Yes  Yes  \nPD3 A8 / - A8 / CLK  - / CLK  - A8 - Yes  - \nPD4 A9 / NOE  A9 / NOE  - / NOE  - / NOE  A9 - Yes  - \nAT32F435/437 Series Datasheet  \n2022.6.13  43 Ver 2.02  \nPin name  XMC  \nLQFP100  LQFP64  \nCF card  SRAM/PSRA\nM/NOR  Multiplexed \nPSRAM/NOR  NAND16 -bit SDRAM(1) \nPD5 A10 / NEW  A10 / NEW  - / NEW  - / NEW  A10 - Yes  - \nPD6 - / NWAIT  A11 / NWAIT  - / NWAIT  - / NWAIT  A11 - Yes  - \nPD7 - A12 / NE1  - / NE1  - / NCE2  A12 - Yes  - \nPD14  D0 D0 AD0 D0 D0 Yes  - \nPD15  D1 D1 AD1 D1 D1 Yes  - \nPE7 D4 D4 AD4 D4 D4 Yes  - \nPE8 D5 D5 AD5 D5 D5 Yes  - \nPE9 D6 D6 AD6 D6 D6 Yes  - \nPE10  D7 D7 AD7 D7 D7 Yes  - \nPE11  D8 D8 AD8 D8 D8 Yes  - \nPE12  D9 D9 AD9 D9 D9 Yes  - \nPE13  D10 D10 AD10  D10 D10 Yes  - \nPE14  D11 D11 AD11  D11 D11 Yes  - \nPE15  D12 D12 AD12  D12 D12 Yes  - \nPD8 D13 D13 AD13  D13 D13 Yes  - \nPD9 D14 D14 AD14  D14 D14 Yes  - \nPD10  D15 D15 AD15  D15 D15 Yes  - \nPB14  D0 D0 AD0 D0 - Yes  Yes  \nPC6 D1 D1 AD1 D1 - Yes  Yes  \nPC11  D2 D2 AD2 D2 D2 - Yes  Yes  \nPC12  D3 D3 AD3 D3 D3 - Yes  Yes  \nPA2 D4 D4 AD4 D4 - Yes  Yes  \nPA3 D5 D5 AD5 D5 - Yes  Yes  \nPA4 D6 D6 AD6 D6 - Yes  Yes  \nPA5 D7 D7 AD7 D7 - Yes  Yes  \nPB12  D13 D13 AD13  D13 - Yes  Yes  \nPD7 - NE1 NE1 NCE2  - Yes  - \nPG9 - NE2 NE2 NCE3  - - - \nPA15  - NE2 NE2 NCE3  - Yes  Yes  \nPG10  NCE4_1  NE3 NE3 - - - - \nPG11  NCE4_2  - - - - - - \nPG12  - NE4 NE4 - - - - \nPC4 - NE4 NE4 - SDCS0  Yes  Yes  \nPB7 - - NADV  - - Yes  Yes  \nPB10  NOE  NOE  NOE  NOE  - Yes  Yes  \nPC5 NOE  NOE  NOE  NOE  SDCKE0  Yes  Yes  \nPC2 NEW  NEW  NEW  NEW  SDCS0  Yes  Yes  \nPF6 NIORD  - - - - - - \nAT32F435/437 Series Datasheet  \n2022.6.13  44 Ver 2.02  \nPin name  XMC  \nLQFP100  LQFP64  \nCF card  SRAM/PSRA\nM/NOR  Multiplexed \nPSRAM/NOR  NAND16 -bit SDRAM(1) \nPF7 NREG  - - - - - - \nPF8 NIOWR  - - - - - - \nPF9 CD - - - - - - \nPF10  INTR  - - - - - - \nPG6 - - - INT2  - - - \nPG7 - - - INT3  - - - \nPE0 - LB LB - SDDQML  Yes  - \nPE1 - UB UB - SDDQMH  Yes  - \nPG8 - - - - - SDCLK  - - \nPC0 - - - - SDNWE  Yes  - \nPF11  - - - - SDNRAS  - - \nPG15  - - - - SDNCAS  - - \nPA7 - - - - SDNWE  Yes  Yes  \nPB5 - - - - SDCKE1  Yes  - \nPB6 - - - - SDCS1  Yes  - \n(1) The address, block address, data and clock lines of SDRAM are suggested to use these two set of pin \ncombinations. Once mixed, it can still work normally but with a limited performance.  \nAT32F435/437 Series Datasheet  \n2022.6.13  45 Ver 2.02  \n4 Memory mapping  \nFigure 7. Memory map (taking AT32F435/437xMx7  as an example)  \nCode \n0x0000 _00000x1FFF_FFFFSRAM\n0x2000 _00000x3FFF_FFFFPeripherals\n0x4000 _00000x5FFF_FFFFXMC  (PSRAM / \nSRAM / NOR )(1)\n0x6000 _00000x9FFF_FFFFXMC  register0xA000_00000xA000_0FFF0xA000_10000xDFFF _FFFFCortex -M4 internal \nperipherals\n0xE000_00000xFFFF _FFFF\nAliased to Flash , SRAM , or \nboot code area depending \non BOOT  pins\n0x0000 _00000x002E_FFFFReserved0x003F_00000x07FF_FFFFInternal Flash memory \nBank 10x0800 _00000x081F_FFFFInternal Flash memory \nBank 20x0820 _00000x082E_FFFF0x083F_0000Reserved0x1FFF_3FFF\nBoot code area0x1FFF_40000x1FFF_BFFFUser's System Data0x1FFF_C0000x1FFF_CFFFReserved0x1FFF_D0000x1FFF_FFFFSRAM 10x2000 _00000x2001 _0000Reserved0x2003 _80000x21FF_FFFFBit-band alias of SRAM\n0x2200 _00000x22BF_FFFFPeripheral 10x4000 _00000x4007 _FFFFReserved0x4008 _00000x41FF_FFFFBit-band alias of \nperipheral 10x4200 _00000x42FF_FFFF\nReserved\n0x22C0_00000x3FFF_FFFFReserved\n0x4300 _00000x4FFF_FFFF\nQSPI  register0xBFFF _FFFF0xC000_0000Peripheral 20x5005 _03FF0x5005 _0400\n0x5000 _0000Reserved0x5FFF_FFFF\nQSPI 1\n0x8FFF_FFFF0x9000 _0000XMC (SDRAM )(1)\nReserved0xAFFF _FFFF0xB000_0000\n0xA000_2FFF0xA000_3000XMC (PC card)\n0xA7FF_FFFF0xA800_0000QSPI 2(1)\nSRAM 2\n0x2000 _FFFF0x2003 _7FFF\nReservedSRAM 1 mapping\n0x0FFF_FFFF0x1000 _00000x1000 _FFFF0x1001 _00000x6FFF_FFFF0x7000 _0000XMC  (NAND )(1)\nReserved\n0x1FFE_FFFF0x1FFF_0000\n \n(1)  The logic addresses of several blocks can be swapped through software configuration. Code can be executed \nfrom 0x6000_0000 through 0x9FFF_FFFF. Please refer to the reference manual of AT32F435/437 series.  \nAT32F435/437 Series Datasheet  \n2022.6.13  46 Ver 2.02  \n5 Electrical characteristics  \n5.1 Test conditions  \n5.1.1  Minimum and maximum values  \nThe minimum and maximum values are obtained in the worst conditions. Data based on \ncharacterization results, design simulation and/or technology characteristics are indicated in the \ntable footnotes and are not tested in production.  \n5.1.2  Typical values  \nTypical data are based on T A = 25 ° C, V DD = 3.3 V.  \n5.1.3  Typical curves  \nAll typical curves are provided only as design guidelines and are not tested.  \n5.1.4  Power supply scheme  \nFigure 8. Power supply scheme  \nBackup circuitry\n(LICK, RTC, Wake-up logic, BPR)Level shifter\nIO\nLogic\nKernel logic\n(CPU,\nDigital\n＆ Memories)\nLDO\nADC/\nDACHICK, PLL,\n...1 x 100 nF each VDD/VSS pair\n100 nF\n+ 1 µF100 nF\n+ 1 µFPower switch\nOUT\nIN\nVSSA/VREF-VREF+VDDA\nVREFVDDVDD\nVSS...VDD...GPIOVBAT\n1.62-3.6v\n \nAT32F435/437 Series Datasheet  \n2022.6.13  47 Ver 2.02  \n5.2 Absolute maximum values  \n5.2.1  Ratings  \nIf stresses were out of the absolute maximum ratings listed in  Table 10, Table 11 and Table 12, it \nmay cause permanent damage to the device. These are the maximum stress ratings only that the \ndevice could bear, but the functional operation of the device under these conditions is not implied. \nExposure to maximum rating conditions for an extended period of time may affect device reliability.  \nTable 10. Voltage characteristics  \nSymbol  Ratings  Min Max Unit \nVDDx-VSS External main supply voltage (including V DDA and \nVDD) -0.3 4.0 \nV \nVIN Input  voltage on FT and FT f GPIO  \nVSS-0.3 6.0 Input voltage on FTa GPIO (set as input floating, \ninput pull -up, or input pull -down  mode)  \nInput voltage on TC GPIO  \nVSS-0.3 4.0 \nInput voltage on FTa GPIO (set as analog mode)  \n|ΔV DDx| Variations between different V DD power pins  - 50 \nmV \n|VSSx-VSS| Variations between all the different ground pins  - 50 \nTable 11. Current characteristics  \nSymbol  Ratings  Max Unit \nIVDD Total current into V DD/VDDA power lines (source)  250 \nmA IVSS Total current out of V SS ground lines (sink)  250 \nIIO Output current sunk by any GPIO and control pin  25 \nOutput current source by any GPIOs and control pin  -25 \nTable 12. Thermal characteristics  \nSymbol  Ratings  Value  Unit \nTSTG Storage temperature range  -60 ~ +150  \n°C \nTJ Maximum junction temperature  125 \n \nAT32F435/437 Series Datasheet  \n2022.6.13  48 Ver 2.02  \n5.2.2  Electrical sensitivity  \nBased on three different tests (HBM, CDM, and LU) using specific measurement methods, the \ndevice is stressed in order to determine its performance in terms of electrical sensitivity.  \nElectrostatic discharge (ESD)  \nElectrostatic discharges are applied to the pins of each sample according to each pin combination. \nThis test conforms to the JS -001-2017/JS -002-2014 standard.  \nTable 13. ESD  values  \nSymbol  Parameter  Conditions  Class  Min(1) Unit \nVESD(HBM)  Electrostatic discharge voltage \n(human body model)  TA = +25 ° C , conforming to  \nJS-001-2017  3A ± 4000  \nV \nVESD(CDM)  Electrostatic discharge voltage \n(charge device model)  TA = +25 ° C , conforming to  \nJS-002-2018  III ± 1000  \n(1)  Guaranteed by characterization results, not tested in production.  \n \nStatic latch -up \nTests compliant with EIA/JESD78E IC latch -up standard are required to assess the latch -up \nperformance:  \n\uf06c A supply overvoltage is applied to each power supply pin;  \n\uf06c A current injection is applied to each input, output and configurable GPIO pin.  \nTable 14. Latch -up values  \nSymbol  Parameter  Conditions  Level /Class  \nLU Static latch -up class  TA = +105 ° C , conforming to  \nEIA/JESD78E  II level A (± 200 mA ) \nAT32F435/437 Series Datasheet  \n2022.6.13  49 Ver 2.02  \n5.3 Specifications  \n5.3.1  General operating conditions  \nTable 15. General operating conditions  \nSymbol  Parameter  Conditions  Min Max Unit  \nfHCLK Internal AHB clock frequency  NZW_BST  \ndisabled  LDO 1.3 V  0 288 \nMHz LDO 1.2 V 0 240 \nLDO 1.1 V 0 192 \nLDO 1.0 V  0 144 \nNZW_BST  \nenabled  LDO 1.3 V  0 192 \nLDO 1.2 V  0 160 \nLDO 1.1 V  0 136 \nLDO 1.0 V  0 108 \nfPCLK1/2  Internal APB1/2 clock frequency  LDO 1.3 V  0 144 \nMHz LDO 1.2 V  0 120 \nLDO 1.1 V  0 96 \nLDO 1.0 V  0 72 \nVDD Digital operating voltage  - See Table 16 V \nVDDA Analog operating voltage  Must be the same potential as VDD VDD V \nVBAT Battery power voltage  - 1.62 3.6 V \nPD Power dissipation: TA = 105 ° C  LQFP144  - 402 \nmW LQFP100  - 316 \nLQFP64  - 310 \nLQFP48  - 320 \nQFN48  - 625 \nTA Ambient temperature  - See Table 16 °C \nTable 16. Operating voltage and ambient temperature of accessing ERTC registers  \nSymbol  Parameter  Conditions  Min Max  Unit \nERTC not accessed  \nVDD Digital operating voltage  - 2.6 3.6 V \nTA Ambient temperature  LDO 1.2/1.1/1.0 V  -40 105 \n°C \nLDO 1.3 V  -40 85 \nERTC accessed  \nNote: When LDO = 1.3V and V DD < 3.0 V , ERTC registers are prohibited to be accessed. If ERTC registers is still \nrequired to be accessed under VDD < 3.0 V , software should lower LDO voltage to 1.2 V or below with taking \ncare of the AHB clock not over the related maximum frequency shown in Table 15. Please refer to PWC and \nCRM chapters in AT32F435/437 reference manual to properly adjust the LDO voltage.  \nVDD Digital operating voltage  LDO 1.2/1.1/1.0 V  2.6 3.6 \nV \nLDO 1.3 V  3.0 3.6 \nTA Ambient temperature  LDO 1.2/1.1/1.0 V  -40 105 \n°C \nLDO 1.3 V  -40 85 \n \nAT32F435/437 Series Datasheet  \n2022.6.13  50 Ver 2.02  \n5.3.2  Operating conditions at power -up / power -down  \nTable 17. Operating conditions at power -up/power -down  \nSymbol  Parameter  Conditions  Min Max Unit \ntVDD VDD rise time rate  \n- 0 ∞ ms/V \nVDD fall time rate  20 ∞ μs/V \n \n5.3.3  Embedded reset and power control block characteristics  \nTable 18. Embedded reset and power management block characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVPVM Power voltage monitoring \nlevel selection  PVMSEL [2:0] = 001  (rising edge) (1) 2.19 2.28 2.37 V \nPVMSEL [2:0] = 001  (falling edge) (1) 2.09 2.18 2.27 V \nPVMSEL [2:0] = 010  (rising edge) (2) 2.28 2.38 2.48 V \nPVMSEL [2:0] = 010  (falling edge) (2) 2.18 2.28 2.38 V \nPVMSEL [2:0] = 011  (rising edge) (2) 2.38 2.48 2.58 V \nPVMSEL [2:0] = 011  (falling edge) (2) 2.28 2.38 2.48 V \nPVMSEL [2:0] = 100  (rising edge) (2) 2.47 2.58 2.69 V \nPVMSEL [2:0] = 100  (falling edge) (2) 2.37 2.48 2.59 V \nPVMSEL [2:0] = 101  (rising edge) (2) 2.57 2.68 2.79 V \nPVMSEL [2:0] = 101  (falling edge) (2) 2.47 2.58 2.69 V \nPVMSEL [2:0] = 110  (rising edge) (2) 2.66 2.78 2.9 V \nPVMSEL [2:0] = 110  (falling edge) (2) 2.56 2.68 2.8 V \nPVMSEL [2:0] = 111  (rising edge)  2.76 2.88 3 V \nPVMSEL [2:0] = 111  (falling edge)  2.66 2.78 2.9 V \nVHYS_P(2) PVM  hysteresis  - - 100 - mV \nVPOR(2) Power on reset threshold  - 2.02 2.2 2.45 V \nVLVR(2) Low voltage reset \nthreshold  - \n1.84(3) 2.07 2.3 V \nVLVRhyst(2) LVR hysteresis  - - 130 - mV \nTRESTTEMPO\n(2) Reset temporization: CPU \nstarts execution after V DD \nkeeps higher than V POR for \nTRESTTEMPO  ZW = 128 K bytes  - 10 - \nms ZW = 256 Kbytes   - 15 - \nZW = 512 Kbytes  - 25 - \n(1)  PVMSEL [2:0] = 001  may be not available for its voltage detector level may be lower than V POR. \n(2)  Guaranteed by design, not tested in production.  \n(3)  The product behavior is guaranteed by design down to the minimum V LVR value.  \nAT32F435/437 Series Datasheet  \n2022.6.13  51 Ver 2.02  \nFigure 9. Power on reset and low voltage reset waveform  \nResetVDD\nLVRPOR\nTRESTTEMPOVLVRhyst\nt\n \n \n5.3.4  Memory characteristics  \nTable 19. Internal Flash memory characteristics  \nSymbol  Parameter  Conditions  Typ(1) Max(1) Unit \nTPROG Programming time  - 50 200 μs \ntSE Page erase time  AT32F435/437xC  50 500 \nms AT32F435/437xG  50 500 \nAT32F435/437xM  45 400 \ntBLE Block erase time  AT32F435/437xC  250 2300  \nms AT32F435/437xG  200 2300  \nAT32F435/437xM  225 2000  \ntBKE Bank erase time  AT32F435/437xC  2.5 5 \ns AT32F435/437xG  1.6 20 \nAT32F435/437xM  7.2 64 \n(1)  Guaranteed by design, not tested in production.  \nTable 20. Internal Flash memory endurance and data retention  \nSymbol  Parameter  Conditions  Min(1) Typ Max  Unit  \nNEND Endurance  TA = -40 ~ 105 ° C  100 - - kcycles  \ntRET Data retention  TA = 105 ° C  10 - - years  \n(1)  Guaranteed by design, not tested in production.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  52 Ver 2.02  \n5.3.5  Supply current characteristics  \nThe current consumption is subjected to several parameters and factors such as the operating \nvoltage, ambient temperature, GPIO pin loading, device software configuration, operating \nfrequencies, GPIO pin switching rate, and executed binary code. The curren t consumption is \nobtained by characterization results, not tested in production.  \nTypical and maximum current consumption  \nThe MCU is placed under the following conditions:  \n\uf06c All GPIO pins are in analog mode.  \n\uf06c Prefetch in ON. (Reminder: This bit must be set before clock setting and bus prescaling) . \n\uf06c When the peripherals are enabled:  \n− fHCLK > 144 MHz , fPCLK1  = fHCLK/2, fPCLK2  = fHCLK/2, fADCCLK  = fPCLK2 /2; \n− fHCLK ≤ 144 MHz , fPCLK1  = fHCLK, fPCLK2  = fHCLK, fADCCLK  = fPCLK2 /2. \n\uf06c Code executes in ZW area.  \n\uf06c Unless otherwise specified, the typical values are measured with V DD = 3.3 V and T A = 25 ° C \ncondition and the maximum values are measured with V DD = 3.6 V.  \nAT32F435/437 Series Datasheet  \n2022.6.13  53 Ver 2.02  \nTable 21. Typical current consumption in Run mode  \nSymbol  Parameter  Conditions  fHCLK LDO  \nvoltage  Typ  \nUnit All \nperipherals \nenabled  All peripherals \nenabled except \nEMAC  All \nperipherals \ndisabled  \nIDD Supply \ncurrent in \nRun mode  High speed \nexternal \ncrystal \n(HEXT) (1)(2) 288 MHz  1.3 231.6  222.7  59.9 \nmA 264 MHz  1.3 213.1  204.9  55.2 \n240 MHz  1.2 178.1  171.3  46.3 \n216 MHz  1.2 160.9  154.7  42.0 \n192 MHz  1.1 130.8  125.8  34.2 \n168 MHz  1.1 115.0  110.5  30.2 \n144 MHz  1.0 97.5 94.1 24.3 \n120 MHz  1.0 82.1 79.2 20.9 \n108 MHz  1.0 74.1 71.5 19.1 \n72 MHz  1.0 50.1 48.4 13.4 \n48 MHz  1.0 34.4 33.2 9.86 \n36 MHz  1.0 26.3 25.4 7.91 \n24 MHz  1.0 18.5 17.9 6.23 \n16 MHz  1.0 13.0 12.6 4.83 \n8 MHz  1.0 7.08 6.89 3.19 \n4 MHz  1.0 4.56 4.45 2.61 \n2 MHz  1.0 3.31 3.24 2.33 \n1 MHz  1.0 2.67 2.62 2.18 \nHigh speed \ninternal \nclock (HICK) \n(2) 288 MHz  1.3 231.3  222.4  59.7 \nmA 264 MHz  1.3 212.7  204.5  55.0 \n240 MHz  1.2 177.8  170.9  46.1 \n216 MHz  1.2 160.6  154.4  41.7 \n192 MHz  1.1 130.6  125.6  33.9 \n168 MHz  1.1 114.8  110.3  30.0 \n144 MHz  1.0 97.3 93.9 24.0 \n120 MHz  1.0 81.9 79.0 20.7 \n108 MHz  1.0 73.9 71.2 18.7 \n72 MHz  1.0 49.9 48.1 13.1 \n48 MHz  1.0 34.1 32.9 9.54 \n36 MHz  1.0 26.0 25.1 7.57 \n24 MHz  1.0 18.2 17.6 5.88 \n16 MHz  1.0 12.7 12.3 4.48 \n8 MHz  1.0 6.73 6.54 2.84 \n4 MHz  1.0 4.21 4.11 2.25 \n2 MHz  1.0 2.95 2.89 1.97 \n1 MHz  1.0 2.32 2.28 1.82 \n(1)  External clock is 8 MHz.  \n(2)  PLL is on when f HCLK > 8 MHz.  \nAT32F435/437 Series Datasheet  \n2022.6.13  54 Ver 2.02  \nTable 22. Typical current consumption in Sleep mode  \nSymbol  Parameter  Conditions  fHCLK LDO  \nvoltage  Typ  \nUnit  All \nperipherals \nenabled  All peripherals \nenabled except \nEMAC  All \nperipherals \ndisabled  \nIDD Supply \ncurrent in \nSleep mode  High speed \nexternal \ncrystal \n(HEXT) (1)(2) 288 MHz  1.3 210.2  201.1  36.4 \nmA 264 MHz  1.3 193.2  185.0  33.7 \n240 MHz  1.2 161.4  154.5  28.3 \n216 MHz  1.2 145.8  139.6  25.8 \n192 MHz  1.1 118.5  113.4  20.9 \n168 MHz  1.1 104.1  99.7 18.6 \n144 MHz  1.0 89.1 85.6 15.1 \n120 MHz  1.0 75.0 72.1 13.3 \n108 MHz  1.0 67.7 65.1 12.2 \n72 MHz  1.0 45.9 44.1 8.80 \n48 MHz  1.0 31.5 30.4 6.84 \n36 MHz  1.0 24.2 23.3 5.65 \n24 MHz  1.0 17.1 16.5 4.75 \n16 MHz  1.0 12.1 11.7 3.86 \n8 MHz  1.0 6.67 6.49 2.73 \n4 MHz  1.0 4.39 4.30 2.41 \n2 MHz  1.0 3.25 3.20 2.25 \n1 MHz  1.0 2.68 2.65 2.17 \nHigh speed \ninternal \nclock (HICK) \n(2) 288 MHz  1.3 209.8  200.8  36.1 \nmA 264 MHz  1.3 192.9  184.6  33.4 \n240 MHz  1.2 161.1  154.2  28.0 \n216 MHz  1.2 145.5  139.3  25.5 \n192 MHz  1.1 118.3  113.2  20.6 \n168 MHz  1.1 103.9  99.5 18.3 \n144 MHz  1.0 88.9 85.4 14.8 \n120 MHz  1.0 74.8 71.9 13.0 \n108 MHz  1.0 67.5 64.9 11.8 \n72 MHz  1.0 45.6 43.9 8.46 \n48 MHz  1.0 31.3 30.1 6.50 \n36 MHz  1.0 23.9 23.0 5.31 \n24 MHz  1.0 16.8 16.2 4.40 \n16 MHz  1.0 11.8 11.4 3.51 \n8 MHz  1.0 6.33 6.15 2.38 \n4 MHz  1.0 4.05 3.95 2.06 \n2 MHz  1.0 2.91 2.86 1.90 \n1 MHz  1.0 2.34 2.31 1.82 \n(1)  External clock is 8 MHz.  \n(2)  PLL is on when f HCLK > 8 MHz.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  55 Ver 2.02  \nTable 23. Maximum current consumption in Run mode  \nSymbol  Parameter  Conditions  fHCLK LDO  \nvoltage  Max \nUnit  \nTA = 85 °C TA = 105 °C \nIDD Supply \ncurrent in  \nRun mode  High speed external \ncrystal (HEXT)(1), all \nperipherals enabled  288 MHz  1.3 260.2  - \nmA 240 MHz  1.2 196.1  211.1  \n192 MHz  1.1 144.5  156.6  \n144 MHz  1.0 108.0  117.9  \n120 MHz  1.0 92.6 102.6  \n108 MHz  1.0 84.6 94.6 \n72 MHz  1.0 60.6 70.6 \n48 MHz  1.0 44.7 55.0 \n36 MHz  1.0 36.6 46.8 \n24 MHz  1.0 28.7 38.7 \n16 MHz  1.0 23.1 33.1 \n8 MHz  1.0 17.1 27.0 \nHigh speed external \ncrystal (HEXT)(1), all \nperipherals enabled \nexcept EMAC  288 MHz  1.3 252.3  - \nmA 240 MHz  1.2 189.20  204.3  \n192 MHz  1.1 139.4  151.6  \n144 MHz  1.0 104.6  114.6  \n120 MHz  1.0 89.6 99.8 \n108 MHz  1.0 82.0 92.1 \n72 MHz  1.0 58.8 68.9 \n48 MHz  1.0 43.6 53.8 \n36 MHz  1.0 35.7 45.9 \n24 MHz  1.0 28.1 38.2 \n16 MHz  1.0 22.8 32.7 \n8 MHz  1.0 17.0 26.9 \nHigh speed external \ncrystal (HEXT)(1), all \nperipherals disabled  288 MHz  1.3 79.1 - \nmA 240 MHz  1.2 61.9 75.8 \n192 MHz  1.1 46.6 58.4 \n144 MHz  1.0 34.3 44.3 \n120 MHz  1.0 30.9 40.9 \n108 MHz  1.0 29.0 39.0 \n72 MHz  1.0 23.3 33.2 \n48 MHz  1.0 19.8 29.7 \n36 MHz  1.0 17.8 27.7 \n24 MHz  1.0 16.1 26.0 \n16 MHz  1.0 14.7 24.6 \n8 MHz  1.0 13.1 22.9 \n(1)  External clock is 8 MHz and PLL is on when f HCLK > 8 MHz.  \nAT32F435/437 Series Datasheet  \n2022.6.13  56 Ver 2.02  \nTable 24. Maximum current consumption in Sleep mode  \nSymbol  Parameter  Conditions  fHCLK LDO  \nvoltage  Max \nUnit \nTA = 85 °C TA = 105 °C \nIDD Supply \ncurrent in  \nSleep mode  High speed external \ncrystal (HEXT)(1), all \nperipherals enabled  288 MHz  1.3 232.6  - \nmA 240 MHz  1.2 178.3  192.6  \n192 MHz  1.1 131.5  143.3  \n144 MHz  1.0 99.1 108.7  \n120 MHz  1.0 85.2 94.7 \n108 MHz  1.0 77.9 87.4 \n72 MHz  1.0 56.1 65.5 \n48 MHz  1.0 41.7 51.0 \n36 MHz  1.0 34.3 43.5 \n24 MHz  1.0 27.2 36.3 \n16 MHz  1.0 22.1 31.2 \n8 MHz  1.0 16.6 25.7 \nHigh speed external \ncrystal (HEXT)(1), all \nperipherals enabled \nexcept EMAC  288 MHz  1.3 225.6  - \nmA 240 MHz  1.2 171.5  185.9  \n192 MHz  1.1 126.5  138.3  \n144 MHz  1.0 95.8 105.2  \n120 MHz  1.0 82.3 91.8 \n108 MHz  1.0 75.4 84.8 \n72 MHz  1.0 54.4 63.8 \n48 MHz  1.0 40.6 49.8 \n36 MHz  1.0 33.5 42.6 \n24 MHz  1.0 26.7 35.6 \n16 MHz  1.0 21.8 30.7 \n8 MHz  1.0 16.5 25.4 \nHigh speed external \ncrystal (HEXT)(1), all \nperipherals disabled  288 MHz  1.3 55.2 - \nmA 240 MHz  1.2 43.6 57.0 \n192 MHz  1.1 33.2 44.3 \n144 MHz  1.0 25.0 34.2 \n120 MHz  1.0 23.2 32.3 \n108 MHz  1.0 22.1 31.2 \n72 MHz  1.0 18.7 27.7 \n48 MHz 1.0 16.7 25.7 \n36 MHz  1.0 15.5 24.5 \n24 MHz  1.0 14.6 23.6 \n16 MHz  1.0 13.7 22.7 \n8 MHz  1.0 12.5 21.5 \n(1)  External clock is 8 MHz and PLL is on when f HCLK > 8 MHz.  \nAT32F435/437 Series Datasheet  \n2022.6.13  57 Ver 2.02  \nTable 25. Typical and maximum current consumptions in Deepsleep and Standby modes  \nSymbol  Parameter  Conditions  Typ(1) Max(2) \nUnit VDD \n= 2.6 V  VDD \n= 3.3 V  TA =  \n25 °C  TA =  \n85 °C TA =  \n105 °C \nIDD Supply current in \nDeepsleep mode  LDO in normal mode, 1.2 V  \nHICK and HEXT OFF (no WDT)  1.26 1.27 \nSee(3) 17.1 29.8 \nmA \nLDO in low -power mode, 1.0 V  \nHICK and HEXT OFF (no WDT)  0.75 0.76 11.1 20.0 \nSupply current in \nStandby mode  LEXT and ERTC OFF  9.15 10.92  12.5 16.1 20.3 \nμA \nLEXT and ERTC ON  10.63  13.51  14.6 18.3 22.6 \n(1)  Typical values are measured at T A = 25 ° C.  \n(2)  Guaranteed by characterization results, not tested in production.  \n(3)  This value may be several times the typical value due to process variations.  \n \nFigure 10. Typical current consumption in Deepsleep mode with regulator  \nin run mode and output 1.2 V vs. temperature at different V DD \n \nFigure 11. Typical current consumption in Deepsleep mode with regulator  \nin low -power mode and output 1.0 V vs. temperature at different V DD \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  58 Ver 2.02  \nFigure 12. Typical current consumption in Standby mode vs. temperature at different V DD \n \nTable 26. Typical and maximum current consumptions on V BAT \nsymbol  Parameter  Conditions  Typ(1) Max(2) \nUnit VBAT =  \n1.62 V  VBAT =  \n2.6 V VBAT =  \n3.3 V  TA =  \n25 °C  TA =  \n85 °C TA =  \n105 °C \nIDD_VBAT  Supply current \nof V BAT LEXT and ERTC ON,  \nVDD < V LVR 1.04 1.49 1.89 2.19 2.59 3.10 μA \n(1)  Typical values are measured at T A = 25 ° C.  \n(2)  Guaranteed by characterization results, not tested in production.  \n \nFigure 13. Typical current consumption on V BAT with LEXT and ERTC ON vs. temperature  \nat different V BAT \n \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  59 Ver 2.02  \nOn-chip peripheral current consumption  \nThe MCU is placed under the following conditions:  \n\uf06c All GPIO pins are in analog mode.  \n\uf06c The given value is calculated by measuring the current consumption difference between “all \nperipherals clocked OFF” and “only one peripheral clocked ON”.  \nTable 27. Peripheral current consumption  \nPeripheral  Typ \nUnit \nLDO = 1.3 V  LDO = 1.2 V  LDO =  1.1 V  LDO = 1.0 V  \nAHB DMA1  14.67  13.39  12.21  11.08  \nμA/MHz  DMA2  14.85  13.56  12.36  11.22  \nEDMA  68.04  62.02  56.48  51.21  \nGPIOA  2.68 2.46 2.24 2.04 \nGPIOB  2.66 2.44 2.21 2.02 \nGPIOC  2.65 2.42 2.22 2.02 \nGPIOD  2.58 2.38 2.17 1.98 \nGPIOE  2.67 2.46 2.23 2.04 \nGPIOF  2.58 2.37 2.16 1.97 \nGPIOG  2.64 2.42 2.20 2.02 \nGPIOH  2.59 2.39 2.18 1.99 \nXMC  43.05  39.29  35.81  32.47  \nQSPI1  49.85  45.54  41.53  37.69  \nQSPI2  50.05  45.66  41.59  37.72  \nCRC  1.74 1.60 1.46 1.34 \nSDIO1  20.30  18.51  16.86  15.28  \nSDIO2  20.56  18.76  17.12  15.54  \nOTGFS1  58.65  53.58  48.87  44.36  \nOTGFS2  59.09  53.96  49.17  44.62  \nDVP 8.12 7.42 6.76 6.15 \nEMAC  \nEMAC_TX  \nEMAC_RX  \nEMAC_PTP  32.68  29.84  27.21  24.69  \nAPB1  TMR2  12.43  11.33  10.32  9.37 \nTMR3  9.11 8.30 7.57 6.86 \nTMR4  9.29 8.47 7.71 7.00 \nTMR5  12.17  11.12  10.13  9.20 \nTMR6  1.71 1.58 1.44 1.31 \nTMR7  1.59 1.47 1.34 1.22 \nTMR12  5.54 5.07 4.63 4.22 \nTMR13  3.59 3.31 3.01 2.74 \nTMR14  3.71 3.42 3.12 2.85 \nWWDT  0.79 0.73 0.67 0.61 \nAT32F435/437 Series Datasheet  \n2022.6.13  60 Ver 2.02  \nPeripheral  Typ \nUnit \nLDO = 1.3 V  LDO = 1.2 V  LDO =  1.1 V  LDO = 1.0 V  \nAPB1  SPI2/I2S2 10.21  9.34 8.52 7.73 \nμA/MHz  SPI3/I2S3 7.80 7.16 6.53 5.95 \nUSAR T2 3.14 2.87 2.62 2.38 \nUSAR T3 3.09 2.83 2.58 2.35 \nUAR T4 3.04 2.78 2.53 2.31 \nUAR T5 2.96 2.72 2.47 2.25 \nI2C1 7.28 6.66 6.07 5.52 \nI2C2 7.31 6.69 6.09 5.54 \nI2C3 7.25 6.64 6.06 5.51 \nCAN1  4.92 4.51 4.11 3.75 \nCAN2  4.56 4.18 3.81 3.48 \nPWC  0.55 0.54 0.48 0.46 \nDAC  2.72 2.50 2.28 2.08 \nUART7  3.06 2.80 2.56 2.33 \nUART8  3.07 2.80 2.56 2.33 \nAPB2  TMR1  13.26  12.11  11.04  10.02  \nTMR8  13.44  12.28  11.21  10.17  \nUSAR T1 3.24 2.97 2.71 2.47 \nUSAR T6 3.44 3.15 2.87 2.62 \nADC1  15.11  13.80  12.56  11.40  \nADC2  15.02  13.70  12.49  11.34  \nADC3  14.95  13.65  12.44  11.30  \nSPI1/I2S1 5.70 5.22 4.77 4.33 \nSPI4/I2S4 3.67 3.36 3.07 2.80 \nSCFG  0.95 0.88 0.80 0.74 \nTMR9  5.89 5.40 4.93 4.48 \nTMR10  3.72 3.41 3.12 2.84 \nTMR11  3.97 3.63 3.31 3.02 \nTMR20  12.88  11.74  10.69  9.70 \nACC  1.12 1.02 0.93 0.86 \n \nAT32F435/437 Series Datasheet  \n2022.6.13  61 Ver 2.02  \n5.3.6  External clock source characteristics  \nHigh -speed external clock generated from a crystal / ceramic resonator  \nThe high -speed external (HEXT) clock can be supplied with a 4 to 25 MHz crystal/ceramic \nresonator oscillator. All the information given in this paragraph are based on characterization \nresults obtained with typical external components specified in the table below. In the application, \nthe resonator and the load capacitors have to be placed as close as possible to the oscillator pins \nin order to minimize output distortion and startup stabilization time. Refer to the crystal resonator \nmanufacturer for more details on the reso nator characteristics (frequency, package, accuracy).  \nTable 28. HEXT 4 ~ 25  MHz crystal characteristics(1)(2)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHEXT_IN  Oscillator frequency  - 4 8 25 MHz \ntSU(HEXT)(3) Startup time  VDD is stabilized  - 2 - ms \n(1)  Oscillator characteristics given by the crystal/ceramic resonator manufacturer.  \n(2)  Guaranteed by characterization results, not tested in production.  \n(3)  tSU(HEXT ) is the startup time measured from the moment HEXT is enabled (by software) to a  stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with \nthe crystal manufacturer . \n \nFor CL1 and CL2, it is recommended to use high -quality external ceramic capacitors in the 5 pF to 25 \npF range (typ.), designed for high -frequency applications, and select to match the requirements of \nthe crystal or resonator. C L1 and C L2 are usually the same size. The cry stal manufacturer typically \nspecifies a load capacitance which is the series combination of C L1 and C L2. PCB and MCU pin \ncapacitance must be included (10 pF can be used as a rough estimate of the combined pin and \nboard capacitance) when sizing C L1 and C L2. \nFigure 14. HEXT typical application with an 8 MHz crystal  \nBias\nControlled\ngain\nCL2CL1\n8 MHz\ncrystalHEXT_IN\nHEXT_OUTRFfHEXT\n \n \nAT32F435/437 Series Datasheet  \n2022.6.13  62 Ver 2.02  \nHigh -speed external clock generated from an external source  \nThe characteristics given in the table below result from tests performed using a high-speed external \nclock source.  \nTable 29. HEXT external source characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfHEXT_ext  User external clock source frequency(1) \n- 1 8 25 MHz \nVHEXTH  HEXT_IN  input pin high level voltage  0.7V DD - VDD \nV \nVHEXTL  HEXT_IN  input pin low level voltage  VSS - 0.3V DD \ntw(HEXT)  \ntw(HEXT)  HEXT_IN  high or low time(1) 5 - - \nns \ntr(HEXT)  \ntf(HEXT)  HEXT_IN  rise or fall time(1) - - 20 \nCin(HEXT)  HEXT_IN  input capacitance(1) - - 5 - pF \nDuty (HEXT)  Duty cycle  - 45 - 55 % \nIL HEXT_IN  input leakage current  VSS ≤ V IN ≤ V DD - - ±1 μA \n(1)  Guaranteed by design, not tested in production.  \nFigure 15. HEXT external source AC timing diagram  \n90%\n10%VHEXTLVHEXTH\ntr(HEXT) tf(HEXT) tW(HEXT) tW(HEXT)t\nExternal\nclock sourceILHEXT_INfHEXT_extTHEXT\n \n \nAT32F435/437 Series Datasheet  \n2022.6.13  63 Ver 2.02  \nLow-speed external clock generated from a crystal / ceramic resonator  \nThe low -speed external (LEXT) clock can be supplied with a 32.768 kHz crystal/ceramic resonator \noscillator. All the information given in this paragraph are based on characterization results obtained \nwith t ypical external components specified in the table below. In the application, the resonator and \nthe load capacitors have to be placed as close as possible to the oscillator pins in order to minimize \noutput distortion and startup stabilization time. Refer to  the crystal resonator manufacturer for more \ndetails on the resonator characteristics (frequency, package, accuracy).  \nTable 30. LEXT 32.768 kHz  crystal characteristics(1)(2)  \nSymbol  Parameter  Conditions  Min Typ Max Unit \ntSU(LEXT)  Startup time  VDD is stabilized  - 200 - ms \n(1)  Oscillator characteristics given by the crystal/ceramic resonator manufacturer.  \n(2)  Guaranteed by characterization results, not tested in production.  \n \nFor C L1 and C L2, it is recommended to use high -quality ceramic capacitors in the 5 pF \nto 15 pF range selected to meet the requirements of the crystal or resonator. C L1 and \nCL2, are usually the same size. The crystal manufacturer typically specifies a load \ncapacitance which is the series combination of C L1 and C L2. \nLoad capacitance C L is based on the following formula: C L = C L1 x C L2 / (C L1 + C L2) + C stray where \nCstray is the pin capacitance and board or trace PCB -related capacitance. Typically, it is between 2 \npF and 7 pF.  \nFigure 16. LEXT typical application with a 32.768 kHz crystal  \nBias\nControlled\ngain\nCL2CL1\n32.768 kHz\ncrystalLEXT_IN\nLEXT_OUTRFfLEXT\n \nNote:  No external resistor is required between LEXT_IN and LEXT_OUT and it is also prohibited to add it.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  64 Ver 2.02  \nLow-speed external clock generated from an external source  \nThe characteristics given in the table below come from tests performed using a low -speed external \nclock source.  \nTable 31. LEXT external source characteristics  \nSymbol  Parameter  Conditions  Min Typ  Max Unit \nfLEXT_ext  User external clock source frequency(1) \n- - 32.768  1000  kHz \nVLEXTH  LEXT_IN  input pin high level voltage  0.7V DD - VDD \nV \nVLEXTL LEXT_IN  input pin low level voltage  VSS - 0.3V DD \ntw(LEXT)  \ntw(LEXT)  LEXT_IN  high or low time(1) 450 - - \nns \ntr(LEXT)  \ntf(LEXT)  LEXT_IN  rise or fall time(1) - - 50 \nCin(LEXT)  LEXT_IN  input capacitance(1) - - 5 - pF \nDuty (LEXT)  Duty cycle  - 30 - 70 % \nIL LEXT_IN  input leakage current  VSS ≤ V IN ≤ V DD - - ±1 μA \n(1)  Guaranteed by design, not tested in production.  \nFigure 17. LEXT external source AC timing diagram  \n90%\n10%VLEXTLVLEXTH\ntr(LEXT) tf(LEXT) tW(LEXT) tW(LEXT)t\nExternal\nclock sourceILLEXT_INfLEXT_extTLEXT\n \n \nAT32F435/437 Series Datasheet  \n2022.6.13  65 Ver 2.02  \n5.3.7  Internal clock source characteristics  \nHigh -speed internal clock (HICK)  \nTable 32. HICK clock characteristics \nSymbol  Parameter  Conditions  Min Typ Max Unit  \nfHICK Frequency  - - 48 - MHz \nDuCy (HICK)  Duty cycle  - 45 - 55 % \nACC HICK Accuracy of the HICK \noscillator  User -trimmed with the CMR_CTRL  \nregister  - - 1(1) \n% ACC -trimmed  - - 0.25(1) \nFactory -\ncalibrated(2) TA = -40 ~ 105 ° C  -2.5 - 2.5 \nTA = -40 ~ 85 ° C  -2 - 2 \nTA = 0 ~ 70 ° C  -1.5 - 1.5 \nTA = 25 ° C  -1 0.5 1 \ntSU(HICK)(2) HICK oscillator startup \ntime - - - 10 μs \nIDD(HICK)(2) HICK oscillator power \nconsumption  - - 355 455 μA \n(1)  Guaranteed by design, not tested in production.  \n(2)  Guaranteed by characterization results, not tested in production.  \nFigure 18. HICK clock frequency accuracy vs. temperature  \n \nLow-speed internal clock (LICK)  \nTable 33. LICK clock characteristics \nSymbol  Parameter  Conditions  Min Typ Max Unit  \nfLICK(1) Frequency  - 30 40 60 kHz \n(1)  Guaranteed by characterization results, not tested in production.  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  66 Ver 2.02  \n5.3.8  PLL characteristics  \nTable 34. PLL  characteristics  \nSymbol  Parameter  Min Typ Max(1) Unit \nfPLL_IN  PLL input clock (2) 2 8 16 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL multiplier output clock  16 - 288 MHz \ntLOCK PLL lock time  - - 200 μs \nJitter  Cycle -to-cycle jitter  - - 300 ps \n(1)  Guaranteed by characterization results, not tested in production.  \n(2)  Take care of using the appropriate multiplier factors to ensure that PLL input clock values are compatible with \nthe range defined by f PLL_OUT . \n \n5.3.9  Wakeup time from low -power mode  \nThe wakeup times given in the table below is measured on a wakeup phase with the HICK. The \nclock source  used to wake up the device depends from the current operating mode:  \n\uf06c Sleep mode: the clock source is the clock that was configured before entering Sleep mode.  \n\uf06c Deepsleep or Standby mode: the clock source is the HICK.  \nTable 35. Low-power mode wakeup time  \nSymbol  Parameter  Conditions  Typ Unit  \ntWUSLEEP  Wakeup from Sleep mode  - 1.8 μs \ntWUDEEPSLEEP  Wakeup from Deepsleep mode  LDO in normal mode  330 \nμs \nLDO in low -power mode  360 \ntWUSTDBY  Wakeup from Standby mode  ZW = 128 K bytes  5 \nms ZW = 256 Kbytes  10 \nZW = 512  Kbytes  20 \n \nAT32F435/437 Series Datasheet  \n2022.6.13  67 Ver 2.02  \n5.3.10  EMC  characteristics  \nSusceptibility tests are performed on a sample basis during device characterization.  \nFunctional EMS (electromagnetic susceptibility ) \n\uf06c EFT: A Burst of Fast Transient voltage (positive and negative) is applied to V DD and V SS \nthrough a coupling/decoupling network, until a functional disturbance occurs. This test is \ncompliant with the IEC 61000 -4-4 standard.  \nTable 36. EMS  characteristics  \nSymbol  Parameter  Conditions  Level /Class  \nVEFT Fast transient voltage burst limits to be \napplied through coupling/decoupling \nnetwork  conforms to IEC 61000 -4-4 on \nVDD and V SS pins to induce a functional \ndisturbance, V DD and V SS input has one \n47 μF capacitor and each  VDD and V SS \npin pair 0.1 μF VDD = 3.3 V , LQFP144 , TA = +25 ° C , fHCLK \n= 288 MHz , LDO = 1.3 V , NZW_BST = 0 , \nconforms to IEC 61000 -4-4 \n4A (± 4 kV ) \nVDD = 3.3 V , LQFP144 , TA = +25 ° C ,  fHCLK \n= 160 MHz , LDO = 1.2 V , NZW_BST = 1 , \nconforms to IEC 61000 -4-4 \n \nEMC characterization and optimization are performed at component level with a typical application \nenvironment. It should be noted that good EMC performance is highly dependent on the user \napplication and the software in particular. Therefore it is recommended that the user applies EMC \nsoftware optimization and prequalification tests in relation with the EMC level requested for his \napplication.  \nAT32F435/437 Series Datasheet  \n2022.6.13  68 Ver 2.02  \n5.3.11  GPIO  port characteristics  \nGeneral input/output characteristics  \nAll GPIOs are CMOS and TTL compliant.  \nTable 37. GPIO  characteristics  \nSymbol  Parameter  Conditions  Min Typ Max  Unit  \nVIL GPIO input low level voltage  - –0.3 - 0.28 * V DD + \n0.1 V \nVIH TC GPIO input high level voltage  - \n0.31 * V DD \n+ 0.8  - VDD + 0.3  \nV FTa GPIO input high level voltage  Analog mode  \nFT and FTf GPIO input high level \nvoltage  - \n- 5.5 \nFTa GPIO input high level voltage  Input floating, input \npull-up, or input pull -\ndown mode  \nVhys Schmitt trigger voltage \nhysteresis(1) - 200 - - mV \n5% V DD - - - \nIlkg Input leakage current(2) VSS ≤ V IN ≤ V DD \nTC GPIO s - - ±1 \nμA VSS ≤ V IN ≤ 5.5V  \nFT, FTf and FTa \nGPIO  - - ±1 \nRPU Weak pull -up equivalent resistor  VIN = V SS 60 70 100 kΩ \nRPD Weak pull -down equivalent \nresistor(3) VIN = V DD 60 70 100 kΩ \nCIO GPIO  pin capacitance  - - 9 - pF \n(1)  Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.  \n(2)  Leakage could be higher than max if negative current is injected on adjacent pins.  \n(3)  The pull -down resistor of BOOT0 exists permanently.  \n \nAll GPIOs are CMOS and TTL compliant (no software configuration required). Their characteristics \ntake into account the strict CMOS -technology or TTL parameters.  \nOutput driving current  \nIn the user application, the number of GPIO pins which can drive current must be controlled to \nrespect the absolute maximum rating defined in 5.2.1 : \n\uf06c The sum of the currents sourced by all GPIOs on V DD, plus the maximum Run consumption of \nthe MCU sourced on V DD, cannot exceed the absolute maximum rating I VDD (see Table 11). \n\uf06c The sum of the currents sunk by all GPIOs on V SS, plus the maximum Run consumption of the \nMCU sunk on V SS, cannot exceed the absolute maximum rating I VSS (see Table 11). \nAT32F435/437 Series Datasheet  \n2022.6.13  69 Ver 2.02  \nOutput voltage levels  \nAll GPIOs are CMOS and TTL compliant.  \nTable 38. Output voltage characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nMaximum sourcing/sinking  strength  \nVOL Output low level voltage  \nCMOS  standard, IIO = 15 mA  - 0.4 \nV \nVOH Output high level voltage  VDD-0.4 - \nVOL Output low level voltage  \nTTL standard, IIO = 6 mA  - 0.4 \nV \nVOH Output high level voltage  2.4 - \nLarge sourcing/sinking strength  \nVOL Output low level voltage  \nCMOS  standard, IIO = 6 mA  - 0.4 \nV \nVOH Output high level voltage  VDD-0.4 - \nVOL Output low level voltage  \nTTL standard, IIO = 3 mA  - 0.4 \nV \nVOH Output high level voltage  2.4 - \nVOL(1) Output low level voltage  \nIIO = 20 mA  - 1.3 \nV \nVOH(1) Output high level voltage  VDD-1.3 - \nNormal sourcing/sinking strength  \nVOL Output low level voltage  \nCMOS  standard, IIO = 4 mA  - 0.4 \nV \nVOH Output high level voltage  VDD-0.4 - \nVOL Output low level voltage  \nTTL standard, IIO = 2 mA  - 0.4 \nV \nVOH Output high level voltage  2.4 - \nVOL(1) Output low level voltage  \nIIO = 10 mA  - 1.3 \nV \nVOH(1) Output high level voltage  VDD-1.3 - \nUltra high  sinking strength(2) \nVOL Output low level voltage  IIO = 20 mA  - 0.4 V \n(1)  Guaranteed by characterization results.  \n(2)  When GPIO ultra high sinking strength is enabled, its V OH is the same as that of maximum sourcing strength.  \n \nInput AC characteristics  \nThe definition and values of input AC characteristics are given as follows.  \nTable 39. Input AC characteristics \nSymbol  Parameter  Min Max Unit \ntEXINTpw  Pulse width of external signals detected by EXINT controller  10 - ns \n \nAT32F435/437 Series Datasheet  \n2022.6.13  70 Ver 2.02  \n5.3.12  NRST  pin characteristics  \nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull -up resistor, \nRPU (see the table below).  \nTable 40. NRST  pin characteristics  \nSymbol  Parameter  Conditions  Min Typ Max  Unit \nVIL(NRST)(1) NRST  input low level voltage  - -0.5 - 0.8 \nV \nVIH(NRST)(1) NRST  input high level voltage  - 2 - VDD + 0.3  \nVhys(NRST)  NRST  Schmitt trigger voltage  \nhysteresis  - - 500 - mV \nRPU Weak pull -up equivalent resistor  VIN = V SS 30 40 50 kΩ \nVF(NRST)(1) NRST  input filtered pulse  - - - 33.3 μs \nVNF(NRST)(1) NRST  input not filtered pulse  - 66.7 - - μs \n(1)  Guaranteed by design.  \nFigure 19. Recommended NRST pin protection  \n0.1 µF\nVDD\nRPUInternal Reset NRST(2)External\nreset circuit(1)\nFilter\n \n(1)  The reset network protects the device against parasitic resets.  \n(2)  The user must ensure that the level on the NRST pin can go below the V IL (NRST) max level specified  in Table \n40. Otherwise the reset will not be performed by the device.  \n \n5.3.13  XMC (SDRAM included) characteristics  \nAsynchronous waveforms and timings of SRAM/PSRAM/NOR  \nThe results given in these tables are obtained with the following XMC configuration:  \n\uf06c AddressSetupTime = 0  \n\uf06c AddressHoldTime = 1  \n\uf06c DataSetupTime = 1  \nAT32F435/437 Series Datasheet  \n2022.6.13  71 Ver 2.02  \nTable 41. Asynchronous non -multiplexed SRAM/PSRAM/NOR read timings  \nSymbol  Parameter  Min Max Unit  \ntw(NE) XMC_NE  low time  5tHCLK - 1.5 5tHCLK + 2 ns \ntv(NOE_NE)  XMC_NE low to XMC_NOE low  0.5 1.5 ns \ntw(NOE)  XMC_NOE  low time  5tHCLK - 1.5 5tHCLK + 1.5  ns \nth(NE_NOE)  XMC_NOE high to XMC_NE high hold time  -1.5 - ns \ntv(A_NE)  XMC_NE  low to XMC_A valid time  - 7 ns \nth(A_NOE)  Address hold time after XMC_NOE high  2.5 - ns \ntv(UBLB_NE)  XMC_UB/LB hold time after XMC_NOE high  - 0 ns \nth(UBLB_NOE)  XMC_NE low to XMC_UB/LB valid  2.5 - ns \ntsu(Data_NE)  Data to XMC_NE high setup time  2tHCLK + 25 - ns \ntsu(Data_NOE)  Data to XMC_NOE high setup time  2tHCLK + 25 - ns \nth(Data_NOE)  Data hold time after XMC_NE high  0 - ns \nth(Data_NE)  Data hold time after XMC_NOE high  0 - ns \ntv(NADV_NE)  XMC_NE low to XMC_NADV low  - 5 ns \ntw(NADV)  XMC_NADV  low time  - tHCLK + 1.5  ns \nFigure 20. Asynchronous non -multiplexed SRAM/PSRAM/NOR read waveforms  \ntw(NE)\ntw(NOE)\ntsu(Data_NOE)\ntsu(Data_NE)\ntw(NADV)tv(NOE_NE)\nth(NE_NOE)\nth(A_NOE) tv(A_NE)\ntv(UBLB_NE) th(UBLB_NOE)\nth(Data_NE)\nth(Data_NOE)\nData\ntv(NADV_NE)XMC_NE\nXMC_NOE\nXMC_NWE\nXMC_A[25:0]\nXMC_UB/LB\nXMC_D[15:0]\nXMC_NADV(1)\n \n(1)  Only available in mode 2/B, C, and D. XMC_NADV is not used in mode 1.  \nAT32F435/437 Series Datasheet  \n2022.6.13  72 Ver 2.02  \nTable 42. Asynchronous non -multiplexed SRAM/PSRAM/NOR write timings \nSymbol  Parameter  Min Max Unit  \ntw(NE) XMC_NE  low time  3tHCLK - 1 3tHCLK + 2 ns \ntv(NWE_NE)  XMC_NE low to XMC_NWE low  tHCLK - 0.5 tHCLK + 1.5  ns \ntw(NWE)  XMC_NWE  low time  tHCLK - 0.5 tHCLK + 1.5  ns \nth(NE_NWE)  XMC_NWE high to XMC_NE high hold time  tHCLK - ns \ntv(A_NE)  XMC_NE  low to XMC_A  valid time  - 7.5 ns \nth(A_NWE)  Address hold time after XMC_NWE  high tHCLK + 2 - ns \ntv(UBLB_NE)  XMC_NE  low to XMC_UB/LB  valid time  - 1.5 ns \nth(UBLB_NWE)  XMC_UB/LB hold time after XMC_NWE  high tHCLK - 0.5 - ns \ntv(Data_NE)  XMC_NE  low to daa valid time  - tHCLK + 7 ns \nth(Data_NWE)  Data hold time after XMC_NWE high  tHCLK + 3 - ns \ntv(NADV_NE)  XMC_NE low to XMC_NADV low  - 5.5 ns \ntw(NADV)  XMC_NADV  low time  - tHCLK + 1.5  ns \nFigure 21. Asynchronous non -multiplexed SRAM/PSRAM/NOR write waveforms  \ntw(NE)\ntw(NWE)\ntw(NADV)th(A_NWE) tv(A_NE)\nDataXMC_NE\nXMC_NOE\nXMC_NWE\nXMC_A[25:0]\nXMC_UB/LB\nXMC_D[15:0]\nXMC_NADV(1)tv(NWE_NE) th(NE_NWE)\ntv(UBLB_NE)\nUB/LBAddress\nth(UBLB_NWE)\nth(Data_NWE) tv(Data_NE)\ntv(NADV_NE)\n \n(1)  Only available in mode 2/B, C, and D. XMC_NADV is not used in mode 1.  \nAT32F435/437 Series Datasheet  \n2022.6.13  73 Ver 2.02  \nTable 43. Asynchronous multiplexed PSRAM/NOR read timings \nSymbol  Parameter  Min Max  Unit \ntw(NE) XMC_NE  low time  7tHCLK - 2 7tHCLK + 2 ns \ntv(NOE_NE)  XMC_NE  low to XMC_NOE  low valid time  3tHCLK - 0.5 3tHCLK + 1.5  ns \ntw(NOE)  XMC_NOE  low time  4tHCLK - 1 4tHCLK + 2 ns \nth(NE_NOE)  XMC_NOE  high to XMC_NE  high hold time  -1 - ns \ntv(A_NE)  XMC_NE  low to XMC_A  valid time  - 0 ns \ntv(NADV_NE)  XMC_NE  low to XMC_NADV  low valid time  3 5 ns \ntw(NADV)  XMC_NADV  low time  tHCLK - 1.5 tHCLK + 1.5  ns \nth(AD_NADV)  XMC_AD (address) valid hold time after XMC_NADV \nhigh  tHCLK + 3 - ns \nth(A_NOE)  Address hold time after XMC_NOE high  tHCLK + 3 - ns \nth(UBLB_NOE)  XMC_UB/LB hold time after XMC_NOE high  0 - ns \ntv(UBLB_NE)  XMC_NE low to XMC_UB/LB valid  - 0 ns \ntsu(Data_NE)  Data to XMC_NE high setup time  2tHCLK + 24 - ns \ntsu(Data_NOE)  Data to XMC_NOE high setup time  2tHCLK + 25 - ns \nth(Data_NE)  Data hold time after XMC_NE high  0 - ns \nth(Data_NOE)  Data hold time after XMC_NOE high  0 - ns \nFigure 22. Asynchronous multiplexed  PSRAM/NOR read waveforms  \ntw(NE)\ntw(NADV)th(A_NOE) tv(A_NE)\nDataXMC_NE\nXMC_NOE\nXMC_NWE\nXMC_A[25:16]\nXMC_UB/LB\nXMC_AD[15:0]\nXMC_NADVtv(UBLB_NE)\nUB/LBAddress\nth(UBLB_NOE)\ntv(A_NE)tv(NOE_NE)\ntw(NOE)th(NE_NOE)\nAddress\ntv(NADV_NE) th(AD_NADV)tsu(Data_NE)\ntsu(Data_NOE)th(Data_NE)\nth(Data_NOE)\n \nAT32F435/437 Series Datasheet  \n2022.6.13  74 Ver 2.02  \nTable 44. Asynchronous multiplexed PSRAM/NOR write timings \nSymbol  Parameter  Min  Max Unit  \ntw(NE) XMC_NE  low time  5tHCLK - 1 5tHCLK + 2 ns \ntv(NWE_NE)  XMC_NE  low to XMC_NWE  low valid time  2tHCLK 2tHCLK + 1 ns \ntw(NWE)  XMC_NWE  low time  2tHCLK - 1 2tHCLK + 2 ns \nth(NE_NWE)  XMC_NWE  high to XMC_NE  high hold time  tHCLK - 1 - ns \ntv(A_NE)  XMC_NE  low to XMC_A  valid time  - 7 ns \ntv(NADV_NE)  XMC_NE  low to XMC_NADV  low valid time  3 5 ns \ntw(NADV)  XMC_NADV  low time  tHCLK - 1 tHCLK + 1 ns \nth(AD_NADV)  XMC_AD (address) hold time after XMC_NADV high  tHCLK - 3 - ns \nth(A_NWE)  Address hold time after XMC_NWE high  4tHCLK + 2.5  - ns \nth(UBLB_NWE)  XMC_UB/LB hold time after XMC_NWE high  tHCLK - 1.5 - ns \ntv(UBLB_NE)  XMC_NE  low to XMC_ UB/LB  valid time  - 1.6 ns \ntv(Data_NADV)  XMC_NADV  high to data valid time  - tHCLK + 1.5  ns \nth(Data_NWE)  Data hold time after XMC_NWE high  tHCLK - 5 - ns \nFigure 23. Asynchronous multiplexed PSRAM/NOR write waveforms  \ntw(NE)\ntw(NADV)th(A_NWE) tv(A_NE)\nDataXMC_NE\nXMC_NOE\nXMC_NWE\nXMC_A[25:16]\nXMC_UB_LB\nXMC_AD[15:0]\nXMC_NADVtv(UBLB_NE)\nUBLBAddress\nth(UBLB_NWE)\ntv(A_NE)tw(NWE)\nAddress\ntv(NADV_NE) th(AD_NADV)th(Data_NWE)tv(NWE_NE)\ntv(Data_NADV)th(NE_NWE)\n \nAT32F435/437 Series Datasheet  \n2022.6.13  75 Ver 2.02  \nSynchronous waveforms and timings of PSRAM/NOR  \nThe results given in these tables are obtained with the following XMC configuration:  \n\uf06c BurstAccessMode = XMC_BurstAccessMode_Enable ; \n\uf06c MemoryType = XMC_MemoryType_CRAM ; \n\uf06c WriteBurst = XMC_WriteBurst_Enable ; \n\uf06c CLKPrescale = 1; (Note: CLKPrescale  is CLKPSC bit in XMC_B K1TMG x register. Refer to the \nAT32F435/437 reference manual.)  \n\uf06c DataLaten cy = 1 for NOR Flash; DataLat ency = 0 for PSRAM (Note: DataLat ency is DATLAT bit \nin XMC_B K1TMG x register. Refer to the A T32F435/437 reference manual. ) \nAT32F435/437 Series Datasheet  \n2022.6.13  76 Ver 2.02  \nTable 45. Synchronous non -multiplexed PSRAM/NOR read timings \nSymbol  Parameter  Min Max Unit \ntw(CLK)  XMC_CLK  period  20 - ns \ntd(CLKL -NEL) XMC_CLK  low to XMC_NE  low - 1.5 ns \ntd(CLKL -NEH) XMC_CLK  low to XMC_NE  high tHCLK + 2 - ns \ntd(CLKL -NADVL)  XMC_CLK  low to XMC_NADV  low - 4 ns \ntd(CLKL -NADVH)  XMC_CLK  low to XMC_NADV  high 5 - ns \ntd(CLKL -AV) XMC_CLK  low to XMC_A  valid - 0 ns \ntd(CLKL -AIV) XMC_CLK  low to XMC_A  invalid  tHCLK + 4 - ns \ntd(CLKH -NOEL) XMC_CLK  high to XMC_NOE  low - tHCLK + 1.5  ns \ntd(CLKL -NOEH)  XMC_CLK  low to XMC_NOE  high tHCLK + 1.5  - ns \ntsu(DV -CLKH) XMC_D valid data before XMC_CLK high  6.5 - ns \nth(CLKH -DV) XMC_D valid data after XMC_CLK high  7 - ns \ntsu(NWAITV -CLKH) XMC_NWAIT valid before XMC_CLK high  7 - ns \nth(CLKH -NWAITV)  XMC_NWAIT valid after XMC_CLK high  2 - ns \nFigure 24. Synchronous non -multiplexed PSRAM/NOR read timings  \nXMC_CLK\nXMC_NE\nXMC_NADV\nXMC_A[25:0]\nXMC_NOE\nXMC_D[15:0]\nXMC_NWAIT\n(WAITCFG = 1, WAITPOL = 0)\n(WAITCFG = 0, WAITPOL = 0)XMC_NWAITtw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NEL)\ntd(CLKL-NADVL) td(CLKL-NADVH)\ntd(CLKL-AIV) td(CLKL-AV)\ntd(CLKH-NOEL) td(CLKL-NOEH)\ntsu(ADV-CLKH)\nD1 D2th(CLKH-ADV)\ntsu(ADV-CLKH) th(CLKH-ADV)\ntsu(NWAITV-CLKH)\nth(CLKH-NWAITV) tsu(NWAITV-CLKH)\ntsu(NWAITV-CLKH)th(CLKH-NWAITV)\nth(CLKH-NWAITV)td(CLKL-NEH)tw(CLK)\nD3\n \nAT32F435/437 Series Datasheet  \n2022.6.13  77 Ver 2.02  \nTable 46. Synchronous non -multiplexed PSRAM write timings \nSymbol  Parameter  Min Max  Unit \ntw(CLK)  XMC_CLK  period  20 - ns \ntd(CLKL -NEL) XMC_CLK  low to XMC_NE  low - 2 ns \ntd(CLKL -NEH) XMC_CLK  low to XMC_NE  high tHCLK + 2 - ns \ntd(CLKL -NADVL)  XMC_CLK  low to XMC_NADV  low - 4  ns \ntd(CLKL -NADVH)  XMC_CLK  low to XMC_NADV  high 5 - ns \ntd(CLKL -AV) XMC_CLK  low to XMC_A  valid - 0 ns \ntd(CLKL -AIV) XMC_CLK  low to XMC_A  invalid  tHCLK + 2 - ns \ntd(CLKL -NWEL)  XMC_CLK  low to XMC_NWE  low - 1 ns \ntd(CLKL -NWEH)  XMC_CLK  low to XMC_NWE  high tHCLK + 1 - ns \ntd(CLKL -Data ) XMC_D after XMC_CLK low  - 6 ns \ntd(CLKL -UBLBH)  XMC_CLK low to XMC_UB/LB high  tHCLK + 1.5  - ns \ntsu(NWAITV -CLKH) XMC_NWAIT valid before XMC_CLK high  7 - ns \nth(CLKH -NWAITV)  XMC_NWAIT valid after XMC_CLK high  2 - ns \nFigure 25. Synchronous non -multiplexed PSRAM write timings  \nXMC_CLK\nXMC_NE\nXMC_NADV\nXMC_A[25:0]\nXMC_NWE\nXMC_D[15:0]\nXMC_NWAIT\n(WAITCFG = 0, WAITPOL = 0)tw(CLK)\nData latency =0BUSTURN = 0\ntd(CLKL-NEL)\ntd(CLKL-NADVL) td(CLKL-NADVH)\ntd(CLKL-AIV) td(CLKL-AV)\ntd(CLKL-NWEL)td(CLKL-NWEH)\ntd(CLKL-Data)\nD1 D2td(CLKL-Data)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntd(CLKL-NBLH)td(CLKL-NEH)tw(CLK)\nXMC_UB/LB\n \nAT32F435/437 Series Datasheet  \n2022.6.13  78 Ver 2.02  \nTable 47. Synchronous multiplexed PSRAM/NOR read timings \nSymbol  Parameter  Min  Max  Unit  \ntw(CLK)  XMC_CLK period  20 - ns \ntd(CLKL -NEL) XMC_CLK low to XMC_NE low  - 1.5 ns \ntd(CLKL -NEH) XMC_CLK  low to XMC_NE  high tHCLK + 2 - ns \ntd(CLKL -NADVL)  XMC_CLK  low to XMC_NADV  low - 4 ns \ntd(CLKL -NADVH)  XMC_CLK  low to XMC_NADV  high 5 - ns \ntd(CLKL -AV) XMC_CLK  low to XMC_A  valid - 0 ns \ntd(CLKL -AIV) XMC_CLK  low to XMC_A  invalid  tHCLK + 2 - ns \ntd(CLKH -NOEL) XMC_CLK  high to XMC_NOE  low  tHCLK + 1 ns \ntd(CLKL -NOEH)  XMC_CLK  low to XMC_NOE  high tHCLK + 0.5 - ns \ntd(CLKL -ADV) XMC_CLK  low to XMC_AD  valid - 12 ns \ntd(CLKL -ADIV) XMC_CLK  low to XMC_AD  invalid  0 - ns \ntsu(ADV -CLKH) XMC_AD valid data before XMC_CLK high  6 - ns \nth(CLKH -ADV) XMC_AD valid data after XMC_CLK high  tHCLK - 10 - ns \ntsu(NWAITV -CLKH) XMC_NWAIT valid before XMC_CLK high  8 - ns \nth(CLKH -NWAITV)  XMC_NWAIT valid after XMC_CLK high  6 - ns \nFigure 26. Synchronous multiplexed PSRAM/NOR read timings  \nXMC_CLK\nXMC_NE\nXMC_NADV\nXMC_A[25:16]\nXMC_NOE\nXMC_AD[15:0]\nXMC_NWAIT\n(WAITCFG = 1, WAITPOL = 0)\n(WAITCFG = 0, WAITPOL = 0)XMC_NWAITtw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NEL)\ntd(CLKL-NADVL) td(CLKL-NADVH)\ntd(CLKL-AIV) td(CLKL-AV)\ntd(CLKH-NOEL) td(CLKL-NOEH)\ntd(CLKL-ADV)\nAddress[15:0]td(CLKL-ADIV)\ntsu(ADV-CLKH)\nD1 D2th(CLKH-ADV)\ntsu(ADV-CLKH) th(CLKH-ADV)\ntsu(NWAITV-CLKH)\nth(CLKH-NWAITV) tsu(NWAITV-CLKH)\ntsu(NWAITV-CLKH)th(CLKH-NWAITV)\nth(CLKH-NWAITV)td(CLKL-NEH)tw(CLK)\nD3\n \nAT32F435/437 Series Datasheet  \n2022.6.13  79 Ver 2.02  \nTable 48. Synchronous multiplexed PSRAM write timings \nSymbol  Parameter  Min  Max  Unit  \ntw(CLK)  XMC_CLK period  20 - ns \ntd(CLKL -NEL) XMC_CLK low to XMC_NE low  - 2 ns \ntd(CLKL -NEH) XMC_CLK low to XMC_NE high  tHCLK + 2 - ns \ntd(CLKL -NADVL)  XMC_CLK low to XMC_NADV low  - 4 ns \ntd(CLKL -NADVH)  XMC_CLK low to XMC_NADV high 5 - ns \ntd(CLKL -AV) XMC_CLK low to XMC_A valid  - 0 ns \ntd(CLKL -AIV) XMC_CLK low to XMC_A invalid  tHCLK + 2 - ns \ntd(CLKL -NWEL)  XMC_CLK low to XMC_NWE low  - 1 ns \ntd(CLKL -NWEH)  XMC_CLK low to XMC_NWE high  tHCLK + 1 - ns \ntd(CLKL -ADV) XMC_CLK low to XMC_AD valid  - 12 ns \ntd(CLKL -ADIV) XMC_CLK low to XMC_AD invalid  3 - ns \ntd(CLKL -Data) XMC_AD after XMC_CLK low  - 6 ns \ntd(CLKL -UBLBH)  XMC_CLK low to XMC_UB/LB high  tHCLK + 1 - ns \ntsu(NWAITV -CLKH) XMC_NWAIT valid before XMC_CLK high  7 - ns \nth(CLKH -NWAITV)  XMC_NWAIT valid after XMC_CLK high  2 - ns \nFigure 27. Synchronous multiplexed PSRAM write timings  \nXMC_CLK\nXMC_NE\nXMC_NADV\nXMC_A[25:16]\nXMC_NWE\nXMC_AD[15:0]\nXMC_NWAIT\n(WAITCFG = 0, WAITPOL = 0)tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NEL)\ntd(CLKL-NADVL) td(CLKL-NADVH)\ntd(CLKL-AIV) td(CLKL-AV)\ntd(CLKL-NWEL) td(CLKL-NWEH)\ntd(CLKL-ADV)\nAddress[15:0]td(CLKL-ADIV)\ntd(CLKL-Data)\nD1 D2\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)td(CLKL-NEH)\nXMC_UB/LBtd(CLKL-UBLBH)tw(CLK)\ntd(CLKL-Data)\n \nAT32F435/437 Series Datasheet  \n2022.6.13  80 Ver 2.02  \nNAND controller waveforms and timings  \nThe results given in the table below are obtained with the following XMC configuration:  \n\uf06c COM.XMC_SetupTime = 0x01 ; (Note: STP in XMC_BKxTMGMEM ) \n\uf06c COM.XMC_WaitSetupTime = 0x03 ; (Note: OP in XMC_BKxTMGMEM ) \n\uf06c COM.XMC_HoldSetupTime = 0x02 ; (Note: HLD in XMC_BKxTMGMEM ) \n\uf06c COM.XMC_HiZSetupTime = 0x01 ; (Note: WRSTP in XMC_BKxTMGMEM ) \n\uf06c ATT.XMC_SetupTime = 0x01 ; (Note: STP in XMC_BKxTMGATT ) \n\uf06c ATT.XMC_WaitSetupTime = 0x03 ; (Note: OP in XMC_BKxTMGATT ) \n\uf06c ATT.XMC_HoldSetupTime = 0x02 ; (Note: HLD in XMC_BKxTMGATT ) \n\uf06c ATT.XMC_HiZSetupTime = 0x01 ; (Note: WRSTP in XMC_BKxTMGATT ) \n\uf06c Bank = XMC_Bank_NAND ; \n\uf06c MemoryDataWidth = XMC_MemoryDataWidth_16b ; (Note: Memory data width = 16 bits) \n\uf06c ECC = XMC_ECC_Enable ; (Note: enable ECC calculation)  \n\uf06c ECCPageSize = XMC_ECCPageSize_512Bytes ; (Note: ECC page size = 512 Bytes)  \n\uf06c DLYCRSetupTime = 0 ; (Note: DLYCR in  XMC_BKxCTRL)  \n\uf06c DLYARSetupTime = 0 ; (Note: DLYAR in XMC_BKxCTRL)  \nTable 49. NAND  Flash read and write timings \nSymbol  Parameter  Min Max Unit \ntw(NOE)  XMC_NOE  low time  4THCLK - 1.5 4THCLK + 1.5 ns \ntsu(D -NOE) XMC_D valid data before XMC_NOE high  25 - ns \nth(NOE -D) XMC_D valid data after XMC_NOE high  14 - ns \ntd(ALE -NOE) XMC_ALE valid before XMC_NOE low  - 3THCLK + 2 ns \nth(NOE -ALE) XMC_NOE high to XMC_ALE invalid  3THCLK + 4.5 - ns \ntw(NWE)  XMC_NWE  low time  4THCLK - 1 4THCLK + 2.5 ns \ntv(NWE -D) XMC_NWE low to XMC_D valid  - 0 ns \nth(NWE -D) XMC_NWE high to XMC_D invalid  10T HCLK + 4 - ns \ntd(D-NWE) XMC_D valid before XMC_NWE high  6THCLK + 12 - ns \ntd(ALE -NWE) XMC_ALE valid before XMC_NWE low  - 3THCLK + 1.5 ns \nth(NWE -ALE) XMC_NWE high to XMC_ALE invalid  3THCLK + 4.5 - ns \n \nAT32F435/437 Series Datasheet  \n2022.6.13  81 Ver 2.02  \nFigure 28. NAND  controller read waveforms  \nth(NOE -ALE)Low \nXMC _D[15:0]XMC _NOE (NRE )XMC _NWEXMC _NCEx\nALE(XMC _A17)\nCLE(XMC _A16)\ntsu(D-NOE ) th(NOE -D)d(ALE-NOE )t\n \nFigure 29. NAND  controller write waveforms  \ntv(NWE -D)th(NWE -D)th(NWE -ALE)td(ALE-NWE )\nXMC _D[15:0]XMC _NOEXMC _NWEALE(XMC _A17\nCLE(XMC _A16Low XMC _NCEx\n \n \nFigure 30. NAND  controller common memory read waveforms  \nth(NOE -ALE)Low \nXMC _D[15:0]XMC _NOEXMC _NWEXMC _NCEx\nALE(XMC _A17\nCLE(XMC _A16\ntsu(D-NOE ) th(NOE -D)tw(NOE )d(ALE-NOE )t\n \nAT32F435/437 Series Datasheet  \n2022.6.13  82 Ver 2.02  \nFigure 31. NAND  controller for common memory write waveforms  \ntv(NWE -D)th(NWE -D)td(D-NWE )tw(NWE ) th(NOE -ALE)td(ALE-NOE )Low \nXMC _D[15:0]XMC _NOEXMC _NWEXMC _NCEx\nALE(XMC _A17\nCLE(XMC _A16\n \n \nPC Card/Compact Flash controller timings and waveforms  \nThe results given in the table below are obtained with the following XMC configuration:  \n\uf06c COM.XMC_SetupTime = 0x0 4; (Note: STP in XMC_BKxTMGMEM , x = 2…4)  \n\uf06c COM.XMC_WaitSetup Time = 0x0 7; (Note: OP in XMC_BKxTMGMEM , x = 2…4)  \n\uf06c COM.XMC_HoldSet upTime = 0x0 4; (Note: HLD in XMC_BKxTMGMEM , x = 2…4)  \n\uf06c COM.XMC_HiZSetupT ime = 0x00 ; (Note: WRSTP in XMC_BKxTMGMEM , x = 2…4)  \n\uf06c ATT.XMC _SetupTime = 0x04 ; (Note: STP in XMC_BKxTMGATT , x = 2…4)  \n\uf06c ATT.XMC _WaitSetupTime = 0x07 ; (Note: OP in XMC_BKxTMGATT , x = 2…4)  \n\uf06c ATT.XMC _HoldSetupT ime = 0x0 4; (Note: HLD in XMC_BKxTMGATT , x = 2…4)  \n\uf06c ATT.XMC _HiZSetupTime = 0x00 ; (Note: WRSTP in XMC_BKxTMGATT , x = 2…4)  \n\uf06c IO.XMC_SetupTim e = 0x04 ; (Note: STP in XMC_BKxTMGIO , x = 4)  \n\uf06c IO.XMC_WaitSetupTime = 0x0 7; (Note: OP in XMC_BKxTMGIO , x = 4)  \n\uf06c IO.XMC_HoldSetupTime = 0x0 4; (Note: HLD in XMC_BKxTMGIO , x = 4)  \n\uf06c IO.XMC_HiZSetupTime = 0x00 ; (Note: WRSTP in XMC_BKxTMGIO , x = 4)  \n\uf06c DLYCRSetup Time = 0 ; (Note: DLYCR in XMC_BKxCTRL)  \n\uf06c DLYARSetupTime = 0 ; (Note: DLYAR in XMC_BKxCTRL)  \nNote:  Refer to the AT32F435/437 reference manual about the description of registers above \n(XMC_BKXTMGMEMx , XMC_BKxTMGATT , XMC_BKxTMGIO , and XMC_BKxCTRL).  \nAT32F435/437 Series Datasheet  \n2022.6.13  83 Ver 2.02  \nTable 50. PC Card/CF read and write timings \nSymbol  Parameter  Min Max Unit \ntv(NCEx -A) XMC_NCEx low to XMC_Ax valid  - 0 ns \nth(NCEx -AI) XMC_NCEx high to XMC_Ax invalid  0 - ns \ntd(NREG -NCEx) XMC_NCEx low to XMC_NREG valid  - 2 ns \nth(NCEx -NREG)  XMC_NCEx high to XMC_NREG invalid  tHCLK + 4 - ns \ntd(NCEx -NWE) XMC_NCEx low to XMC_NWE low  - 5tHCLK + 1 ns \ntd(NCEx -NOE) XMC_NCEx low to XMC_NOE low  - 5tHCLK + 1 ns \ntw(NOE)  XMC_NOE low width  8tHCLK - 0.5 8tHCLK + 1 ns \ntd(NOE -NCEx) XMC_NOE high to XMC_NCEx high  5tHCLK – 0.5 - ns \ntsu(D -NOE) XMC_Dx valid data before XMC_NOE high  32 - ns \nth(NOE -D) XMC_Dx valid data after XMC_NOE high  tHCLK - ns \ntw(NWE)  XMC_NWE low width  8tHCLK - 1 8tHCLK + 4 ns \ntd(NWE -NCEx) XMC_NWE high to XMC_NCEx high  5tHCLK + 1.5  - ns \ntd(NCEx -NWE)  XMC_NCEx low to XMC_NWE low  - 5tHCLK + 1 ns \ntv(NWE -D) XMC_NWE low to XMC_Dx valid  - 0 ns \nth(NWE -D) XMC_NWE high to XMC_Dx invalid  11tHCLK - ns \ntd(D-NWE) XMC_Dx valid before XMC_NWE high  13t HCLK + 2.5  - ns \ntw(NIOWR)  XMC_NIOWR low width  8tHCLK - ns \ntv(NIOWR -D) XMC_NIOWR low to XMC_Dx valid  - 5tHCLK - 4 ns \nth(NIOWR -D) XMC_NIOWR high to XMC_Dx invalid  11tHCLK - ns \ntd(NCEx -NIOWR)  XMC_NCEx low to XMC_NIOWR valid    ns \nth(NCEx -NIOWR)  XMC_NCEx high to XMC_NIOWR invalid  5tHCLK - 7 - ns \ntd(NIORD -NCEx) XMC_NCEx low to XMC_NIORD valid  - 5tHCLK + 1 ns \nth(NCEx -NIORD)  XMC_NCEx high to XMC_NIORD invalid  5tHCLK – 0.5 - ns \ntw(NIORD)  XMC_NIORD low width  8tHCLK - ns \ntsu(D -NIORD)  XMC_Dx valid before XMC_NIORD high  28 - ns \ntd(NIORD -D) XMC_Dx  valid after XMC_NIORD high  3 - ns \n \nAT32F435/437 Series Datasheet  \n2022.6.13  84 Ver 2.02  \nFigure  32. PC Card/CompactFlash controller waveforms for common memory read access  \nXMC _A[10:0]XMC _NCE4_2\nXMC _NCE4_1\nXMC _NREG\nXMC _NIOWR\nXMC _NIORD\nXMC _NWE\nXMC _NOE\nXMC _D[15:0]tv(NCEx -A) th(NCEx -AI)\nth(NCEx -NREG )th(NCEx -NIORD )th(NCEx -NIOWR )td(NREG -NCE4_1)td(NIORD -NCE4_1)\ntw(NOE ) td(NCE4_1-NOE )\ntsu(D-NOE ) th(NOW -D)(1)\n \n(1)  XMC_NCE4_2 remains high (inactive during 8 -bit access).  \nFigure 33. PC Card/CompactFlash controller waveforms for common memory write access  \nMEMxHIZ = 1td(NEW -NCE4_1)XMC _A[10:0]XMC _NCE4_2XMC _NCE4_1\nXMC _NREG\nXMC _NIOWR\nXMC _NIORD\nXMC _NWE\nXMC _NOE\nXMC _D[15:0]tv(NCE4_1-A) th(NCE4_1-AI)\nth(NCE4_1-NREG )\nth(NCE4_1-NIORD )\nth(NCE4_1-NIOWR )td(NREG -NCE4_1)\ntd(NIORD -NCE4_1)\ntw(NWE ) td(NCE4_1-NWE )\ntd(D-NWE )High\ntv(NEW -D)\n \nAT32F435/437 Series Datasheet  \n2022.6.13  85 Ver 2.02  \nFigure 34. PC Card/CompactFlash controller waveforms for attribute memory read access  \nXMC _A[10:0]XMC _NCE4_2XMC _NCE4_1\nXMC _NREGXMC _NIOWR\nXMC _NIORD\nXMC _NWE\nXMC _NOE\nXMC _D[15:0](1)tv(NCE4_1-A) th(NCE4_1-AI)\ntw(NOE ) td(NCE4_1-NOE )\ntsu(D-NOE ) th(NOW -D)High\ntd(NREG -NCE4_1)\nth(NCE4_1-NREG )\ntd(NOE -NCE4_1)\n \n(1)  Only data bits 0...7 are read (bits 8...15 are disregarded).  \nFigure 35. PC Card/CompactFlash controller waveforms for attribute memory write access  \ntv(NWE -D)td(NWE -NCE 4_1)tw(NWE )td(NCE 4_1-NEW )th(NCE 4_1-NREG )tv(NREG -NCE 4_1)tv(NCE 4_1-A)th(NCE 4_1-AI)High XMC _NCE 4_1\nXMC _NCE 4_2\nXMC _A[10:0]\nXMC _NIOWR\nXMC _NIORD\nXMC _NREG\nXMC _NWE\nXMC _NOE\nXMC _D[7:0](1)\n \n(1)  Only data bits 0...7 are driven (bits 8...15 remains HiZ).  \nAT32F435/437 Series Datasheet  \n2022.6.13  86 Ver 2.02  \nFigure 36. PC Card/CompactFlash controller waveforms for I/O space read access  \ntttw(NIORD )td(NIORD -NCE 4_1)tv(NCEx -A)th(NCE 4_1-AI)XMC _NCE 4_1\nXMC _NCE 4_2\nXMC _A[10:0]\nXMC _NREG\nXMC _NWE\nXMC _NOE\nXMC _NIOWR\nXMC _NIORD\nXMC _D[15:0]su(D-NIORD )d(NIORD -D)\n \nFigure 37. PC Card/CompactFlash controller waveforms for I/O space write access  \ntv(NIOWR -D)th(NIOWR -D)ATTxHIZ =1tw(NIOWR )td(NCE 4_1-NIOWRtv(NCEx -A)th(NCE 4_1-AI)XMC _NCE 4_1\nXMC _NCE 4_2\nXMC _A[10:0]\nXMC _NREG\nXMC _NWE\nXMC _NOE\nXMC _NIORD\nXMC _NIOWR\nXMC _D[15:0]\n \n \nAT32F435/437 Series Datasheet  \n2022.6.13  87 Ver 2.02  \nSDRAM  controller timing and waveforms  \nTable 51. SDRAM  read timings \nSymbol  Parameter  Min Max Unit \n1/tw(SDCLK)  SDCLK  frequency  - 100 MHz \ntsu(SDCLKH_Data)  Input data setup time  2 - ns \nth(SDCLKH_Data)  Input data hold time  0 - ns \ntd(SDCLKL_Add)  Address valid time  - 1.5 ns \ntd(SDCLKL_SDCS)  SDCS valid time  - 0.5 ns \nth(SDCLKL_SDCS)  SDCS hold time  0 - ns \ntd(SDCLKL_SDNRAS)  \ntd(SDCLKL_SDNCAS)  SDNRAS/SDNCAS  valid time  - 0.5 ns \nth(SDCLKL_SDNRAS)  \nth(SDCLKL_SDNCAS)  SDNRAS/SDNCAS  hold time  0 - ns \nFigure 38. SDRAM  read waveforms  \nXMC_SDCLK\ntd(SDCLKL_AddR)\nXMC_A[12:0]\nXMC_SDCS\ntd(SDCLKL_NRAS)\nXMC_SDNRAS\nXMC_SDNCAS\nXMC_SDNWE\nXMC_D[15:0]td(SDCLKL_AddC)\nth(SDCLKL_AddR)\ntd(SDCLKL_SDCS) th(SDCLKL_AddC)\nth(SDCLKL_NRAS)\ntd(SDCLKL_NCAS) th(SDCLKL_NCAS)th(SDCLKL_SDCS)\ntsu(SDCLKH_Data) th(SDCLKH_Data)Row n Col1 Col2 Coln\nData1 Data2 Datan\n \nAT32F435/437 Series Datasheet  \n2022.6.13  88 Ver 2.02  \nTable 52. SDRAM  write timings \nSymbol  Parameter  Min Max Unit \n1/tw(SDCLK)  SDCLK  frequency  - 100 MHz \ntd(SDCLKL_Data)  Output data valid time  - 2.5 ns \nth(SDCLKL_Data)  Output data hold time  3.5 - ns \ntd(SDCLKL_Add)  Address valid time  - 1.5 ns \ntd(SDCLKL_SDNWE)  SDNWE valid time  - 1 ns \nth(SDCLKL_SDNWE)  SDNWE  hold time  0 - ns \ntd(SDCLKL_SDCS)  SDCS  valid time  - 0.5 ns \nth(SDCLKL_SDCS)  SDCS  hold time  0 - ns \ntd(SDCLKL_SDNRAS)  SDNRAS valid time  - 2 ns \nth(SDCLKL_SDNRAS)  SDNRAS  hold time  0 - ns \ntd(SDCLKL_SDNCAS)  SDNCAS valid time  - 0.5 ns \nth(SDCLKL_SDNCAS)  SDNCAS  hold time  0 - ns \ntd(SDCLKL_DQM)  DQM valid time  - 0.5 ns \nth(SDCLKL_DQM)  DQM  hold time  0 -  \nFigure 39. SDRAM  write waveforms  \nXMC_SDCLK\ntd(SDCLKL_AddR)\nXMC_A[12:0]\nXMC_SDCS\ntd(SDCLKL_NRAS)\nXMC_SDNRAS\nXMC_SDNCAS\nXMC_SDNWE\nXMC_D[15:0]td(SDCLKL_AddC)\nth(SDCLKL_AddR)\ntd(SDCLKL_SDCS) th(SDCLKL_AddC)\nth(SDCLKL_NRAS)\ntd(SDCLKL_NCAS) th(SDCLKL_NCAS)th(SDCLKL_SDCS)\ntd(SDCLKL_Data)\nth(SDCLKL_Data)Row n Col1 Col2 Coln\nData1 Data2 Datan\nXMC_DQMtd(SDCLKL_NWE) th(SDCLKL_NWE)\ntd(SDCLKL_DQM)\n \n \nAT32F435/437 Series Datasheet  \n2022.6.13  89 Ver 2.02  \n5.3.14  TMR  timer characteristics  \nThe parameters given in the table below are guaranteed by design.  \nTable 53. TMR  characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \ntres(TMR)  Timer resolution time  - 1 - tTMRxCLK  \nfTMRxCLK  = 288 MHz  3.47 - ns \nfEXT Timer external clock frequency on \nCH1 to CH4  - 0 fTMRxCLK /2 MHz \n \n5.3.15  SPI / I2S characteristics  \nThe parameters are listed in Table 54 for SPI and in Table 55 for I2S. \nTable 54. SPI characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nfSCK \n(1/t c(SCK) )(1) SPI clock frequency(2)(3) Master mode  - 36 \nMHz Slave receive mode  - 36 \nSlave transmit mode  - 32 \ntsu(CS)(1) CS setup time  Slave mode  4tPCLK - ns \nth(CS)(1) CS hold time  Slave mode  2tPCLK - ns \ntw(SCKH)(1) \ntw(SCKL)(1) SCK high and low time  Master mode, fPCLK = 100 MHz, \nprescaler = 4  15 25 ns \ntsu(MI)(1) \nData input setup time  Master mode  5 - \nns \ntsu(SI)(1) Slave mode  5 - \nth(MI)(1) \nData input setup time  Master mode  5 - \nns \nth(SI)(1) Slave mode  4 - \nta(SO)(1)(4) Data output access time  Slave mode, f PCLK = 20 MHz  0 3tPCLK ns \ntdis(SO)(1)(5) Data output disable time  Slave mode  2 10 ns \ntv(SO)(1) Data output valid time  Slave mode (after enable edge)  - 25 ns \ntv(MO)(1) Data output valid time Master mode (after enable edge)  - 5 ns \nth(SO)(1) \nData output hold time  Slave mode (after enable edge)  15 - \nns \nth(MO)(1) Master mode (after enable edge)  2 - \n(1)  Guaranteed by characterization results, not tested in production.  \n(2)  The maximum SPI clock frequency should not exceed fPCLK/2.  \n(3)  The maximum SPI clock frequency is highly related with devices and the PCB layout. For more details about the \ncomplete solution, please contact your local Artery sales representative.  \n(4)  Min time is for the minimum time to  drive the output and the max time is for the maximum time to validate the \ndata.  \n(5)  Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the \ndata in Hi-Z. \nAT32F435/437 Series Datasheet  \n2022.6.13  90 Ver 2.02  \nFigure 40. SPI timing diagram - slave mode and CPHA = 0  \nMSB in LSB inLSB out MSB out \nth(SI) tsu(SI)ta(SO) tdis(SO)th(SO) tv(SO)tsu(CS)tc(SCK)\ntw(SCKH)\ntw(SCKL)CPHA=0\nCPOL=1CPHA=0\nCPOL=0SCK input\nMISO output\nMOSI inputCS input\nth(CS)\n \nFigure 41. SPI timing diagram - slave mode and CPHA = 1  \nMSB in LSB inMSB out LSB out\ntsu(SI) th(SI)ta(SO)tv(SO)th(SO)tdis(SO)tc(SCK) th(CS) tsu(CS)CS input\nMOSI inputMISO outputCPHA=1\nCPOL=1CPHA=1\nCPOL=0SCK input\ntw(SCKH)tw(SCKL)\n \nFigure 42. SPI  timing diagram - master mode  \nMSB out LSB outMSB in LSB in\ntv(MO) th(MO)tw(SCKH)\ntw(SCKL)tsu(MI)tc(SCK)\nth(MI)\nMOSI outputMISO inputCPHA=1\nCPOL=1CPHA=1\nCPOL=0SCK outputCPHA=0\nCPOL=0\nCPHA=0\nCPOL=1SCK outputHigh \nCS input\n \nAT32F435/437 Series Datasheet  \n2022.6.13  91 Ver 2.02  \nTable 55. I2S characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \ntr(CK)  \ntf(CK) I2S clock rise and fall \ntime Capacitive load: C = 50 pF  - 8 \nns tv(WS)(1) WS valid time  Master mode  3 - \nth(WS)(1) WS hold time  Master mode  2 - \ntsu(WS)(1) WS setup time  Slave mode  4 - \nth(WS)(1) WS hold time  Slave mode  0 - \ntsu(SD_MR)(1) \nData input setup time  Master receiver  6.5 - \ntsu(SD_SR)(1) Slave receiver  1.5 - \nth(SD_MR)(1)(2) \nData input hold time  Master receiver  0 - \nth(SD_SR)(1)(2) Slave receiver  0.5 - \ntv(SD_ST)(1)(2) Data output valid time  Slave transmitter (after enable edge)  - 18 \nth(SD_ST)(1) Data output hold time  Slave transmitter (after enable edge)  11 - \ntv(SD_MT)(1)(2) Data output valid time  Master transmitter (after enable edge)  - 3 \nth(SD_MT)(1) Data output hold time  Master transmitter (after enable edge)  0 - \n(1)  Guaranteed by design and/or characterization results.  \n(2)  Depends on f PCLK. For example, if f PCLK=8 MHz, then T PCLK = 1/f PCLK =125 ns.  \nFigure 43. I2S slave timing diagram (Philips protocol)  \nLSB receive(2)MSB receive Bitn receive LSB receiveLSB transmit(2)MSB transmit Bitn transmit LSBtransmit\ntsu(SD_SR) th(SD_SR)tV(SD_ST)th(SD_ST)th(WS)tw(CKL)tw(CKH )tc(CK)\nSDreceiveSDtransmitWSinputCPOL =0\nCPOL =1CK Iutput\ntsu(WS)\n \n(1)  LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.  \nAT32F435/437 Series Datasheet  \n2022.6.13  92 Ver 2.02  \nFigure 44. I2S master timing diagram (Philips protocol)  \nLSB receive(2)MSB receive Bitn receive LSB receiveLSB transmit(2)MSB transmit Bitn transmit LSBtransmit\ntsu(SD_MR) th(SD_MR)tV(SD_MT)th(SD_MT)th(WS)tw(CKL)tw(CKH )tc(CK)\nSDreceiveSDtransmitWSoutputCPOL =0\nCPOL =1CK output\ntv(WS)\ntf(CK)tr(CK)\n \n(1)  LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  93 Ver 2.02  \n5.3.16  QSPI  characteristics  \nTable 57. QSPI  characteristics \nSymbol  Parameter  Conditions  Min Typ Max Unit \nfSCK \n1/t(CK) QSPI clock frequency  - - - 96 MHz \ntw(CKH)  QSPI clock high and low \ntime - (t(CK) / 2) - 2 - t(CK) / 2 ns \ntw(CKL)  t(CK) / 2 - (t(CK) / 2) + 2  ns \nts(IN) Input data setup time  - 2 - - ns \nth(IN) Input data hold time - 4.5 - - ns \ntv(OUT)  Output data valid time  - - 1.5 3 ns \nth(OUT)  Output data hold time  - 0 - - ns \nFigure 45. QSPI timing diagram  \nts(IN) th(IN)QSPI_SCK\nQSPI_IO\noutput\nQSPI_IO \ninputt(CK) tw(CKH) tw(CKL)\ntv(OUT) th(OUT)\nD0\nD0D1\nD1 D2D2\n \n \n5.3.17  I2C characteristics  \nGPIO pins SDA and SCL have limitation as follows: they are not “true” open -drain. When \nconfigured as open -drain, the PMOS connected between the GPIO pin and V DD is disabled, but is \nstill present.  \nI2C bus interface can support standard mode  (max. 100 kHz), fast mode (max. 400 kHz), and fast \nmode plus (max. 1 MHz).  \nAT32F435/437 Series Datasheet  \n2022.6.13  94 Ver 2.02  \n5.3.18  SDIO  characteristics  \nFigure 46. SDIO  high -speed mode  \ntISUtIHtOHtOVtCtW(CKL) tW(CKH )tftr\nCK\nD,CWD\n(output )\nD,CWD\n(input )\n \nFigure 47. SD default mode  \nCK\nD,CMD\n(output )tOVD tOVD\n \nTable 56. SD/MM C characteristics  \nSymbol  Parameter  Conditions  Min Max Unit \nfPP Clock frequency in data transfer mode  - 0 48 MHz \ntW(CKL)  Clock low time  - 32 - \nns tW(CKH)  Clock high time  - 30 - \ntr Clock rise time  - - 4 \ntf Clock fall time  - - 5 \nCMD , D inputs (referenced to CK)  \ntISU Input setup time  - 2 - \nns \ntIH Input hold time  - 0 - \nCMD, D outputs (referenced to CK) in MMC and SD HS mode  \ntOV Output valid time  - - 6 \nns \ntOH Output hold time  - 0 - \nCMD, D outputs (referenced to CK) in SD default mode  \ntOVD Output valid default time  - - 7 \nns \ntOHD  Output hold default time  - 0.5 - \n \nAT32F435/437 Series Datasheet  \n2022.6.13  95 Ver 2.02  \n5.3.19  OTGFS  characteristics  \nTable 57. OTGFS  startup time  \nSymbol  Parameter  Max Unit \ntSTARTUP(1) OTGFS  transceiver startup time  1 μs \n(1)  Guaranteed by  design, not tested in production.  \nTable 58. OTGFS  DC electrical characteristics  \nSymbol  Parameter  Conditions  Min(1) Typ  Max(1) Unit \nInput \nlevels  VDD OTGFS  operating voltage  - 3.0(2)  3.6 V \nVDI(3) Differential input sensitivity  I (OTGFS_D+/D -) 0.2  - \nV VCM(3) Differential common mode range  Includes V DI range  0.8  2.5 \nVSE(3) Single ended receiver threshold  - 1.3  2.0 \nOutput \nlevels  VOL Static output level low  RL of 1.24 k Ω to 3.6 \nV(4) -  0.3 \nV \nVOH Static output level high  RL of 15 kΩ to VSS(4) 2.8  3.6 \nRPU OTGFS_D+  internal pull -up VIN = VSS 0.97 1.24 1.58 kΩ \nRPD OTGFS_D+/D - internal pull -down  VIN = VDD 15 19 25 kΩ \n(1)  All the voltages are measured from the local ground potential.  \n(2)  The AT32F435/437 USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics \nwhich are degraded in the 2.7 to 3.0 V VDD voltage range.  \n(3)  Guaranteed by characterization results, not tested in production.  \n(4)  RL is the load connected on the USB drivers.  \nFigure 48. OTGFS timings: definition of data signal rise and fall time  \nCrossover\npoints\nVCRS\nVSSDiffierential\ndata lines\ntftr\n \nTable 59. OTGFS  electrical characteristics  \nSymbol  Parameter  Conditions  Min(1) Max(1) Unit \ntr Rise time (2) CL ≤ 50 pF  4 20 ns \ntf Fall Time (2) CL ≤ 50 pF  4 20 ns \ntrfm Rise/fall time matching  tr/tf 90 110 % \nVCRS Output signal crossover voltage  - 1.3 2.0 V \n(1)  Guaranteed by design, not tested in production.  \n(2)  Measured from 10% to 90% of the data signal. For more detailed information, please refer to USB Specification \nChapter 7 (version 2.0).  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  96 Ver 2.02  \n5.3.20  EMAC  characteristics  \nOperating voltage  \nTable 60. EMAC  DC electrical characteristics  \nSymbol  Parameter  Min(1) Max(1) Unit  \nVDD EMAC operating voltage  3.0 3.6 V \n(1)  All the voltages are measured from the local ground potential.  \n \nSMI (station management interface)  \nTable 61. Dynamic characteristics: EMAC signals for SMI  \nSymbol  Parameter  Min Typ Max Unit \ntMDC MDC cycle time (1.96 MHz, f AHB = 200 MHz)  509 510 511 \nns td(MDIO)  MDIO write data valid time  13.5 14.5 15.5 \ntsu(MDIO)  Read data setup time  35 - - \nth(MDIO)  Read data hold time  0 - - \nFigure 49. EMAC SMI timing diagram  \ntMDC\ntd(MDIO)\ntsu(MDIO) th(MDIO)EMAC_MDC\nEMAC_MDIO(O)\nEMAC_MDIO(I)\n \n \nRMII  \nTable 62. Dynamic characteristics: EMAC signals for RMII  \nSymbol  Parameter  Min Typ Max Unit \ntsu(RXD)  Receive data setup time  4 - - \nns tih(RXD)  Receive data hold time  2 - - \ntsu(DV) Carrier sense set -up time  4 - - \ntih(DV) Carrier sense hold time  2 - - \ntd(TXEN)  Transmit enable valid delay time  8 10 16 \ntd(TXD)  Transmit data valid delay time  7 10 16 \nAT32F435/437 Series Datasheet  \n2022.6.13  97 Ver 2.02  \nFigure 50. EMAC  RMII  timing diagram  \ntd(TXEN )\ntd(TXD)\ntsu(RXD)\ntsu(CRS)tih(RXD)\ntih(CRS)RMII _REF_CLK\nRMII _TX_EN\nRMII _TXD[1:0]\nRMII _RXD [1:0]\nRMII _CRS _DV\n \n \nMII \nTable 63. Dynamic characteristics: EMAC signals for MII  \nSymbol  Parameter  Min Typ Max Unit \ntsu(RXD)  Receive data setup time  10 - - \nns tih(RXD)  Receive data hold time  10 - - \ntsu(DV) Data valid setup time  10 - - \ntih(DV) Data valid hold time  10 - - \ntsu(ER) Error setup time  10 - - \ntih(ER) Error hold time  10 - - \ntd(TXEN)  Transmit enable valid delay time  14 16 18 \ntd(TXD)  Transmit data valid delay time  13 16 20 \nFigure 51. EMAC  MII timing diagram  \n \n \ntd(TXEN )\ntd(TXD)tsu(RXD)\ntsu(ER)\ntsu(DV)tih(RXD)\ntih(ER)\ntih(DV)MII_RX_CLK\nMII_TX_EN\nMII_TXD[3:0]MII_RXD [3:0]\nMII_RX_DV\nMII_RX_ER\nMII_TX_CLK \nAT32F435/437 Series Datasheet  \n2022.6.13  98 Ver 2.02  \n5.3.21  DVP characteristics  \nDVP_PCLK polarity: falling edge; DVP_HSYNC and DVP_VSYNC polarity: high level.  \nTable 57. DVP  characteristics \nSymbol  Parameter  Min Max Unit \nfDVP_PCLK  Frequency of the input pixel clock  - 54 MHz \nDuty DVP_PCLK  Duty cycle of the input pixel clock  30 70 % \ntsu(DVP_DATA)  Input data setup time  1 - ns \nth(DVP_DATA)  Input data hold time  3.5 - ns \ntsu(DVP_HSYNC)  \ntsu(DVP_VSYNC)  Input HSYNC/VSYNC  setup time  2 - ns \nth(DVP_HSYNC)  \nth(DVP_VSYNC)  Input HSYNC/VSYNC  hold time  0 - ns \nFigure 52. DVP timing diagram  \nDVP_PCLK\nDVP_HSYNC\nDVP_VSYNC\nDVP_D[13:0]1/fDVP_PCLK\ntsu(DVP_HSYNC)\ntsu(DVP_VSYNC)th(DVP_HSYNC)\nth(DVP_VSYNC)\ntsu(DVP_DATA) th(DVP_DATA)\n \nAT32F435/437 Series Datasheet  \n2022.6.13  99 Ver 2.02  \n5.3.22  12-bit ADC characteristics  \nUnless otherwise specified, the parameters given in the table below are preliminary values derived \nfrom tests performed under ambient temperature, f PCLK2 frequency and V DDA supply voltage \nconditions summarized in Table 15. \nNote:  It is recommended to perform a calibration after each power -up. \nTable 64. ADC  characteristics  \nSymbol  Parameter  Conditions  Min Typ  Max  Unit  \nVDDA Power supply  - 2.6 - 3.6 V \nVREF+ Positive reference voltage(3) - 2.0 - VDDA V \nIDDA Current on the V DDA input pin  - - 1000(1) 1250  μA \nIVREF + Current on the V REF+ input pin(3) - - 140(1) 180 μA \nfADC ADC clock frequency  VREF+ ≥ 2.6 V  0.6 - 80 \nMHz \nVREF+ < 2.6 V  0.6 - 30 \nfS(2) Sampling rate  12-bit \nresolution  Fast channels  \n0.04 - 5.33 \nMSPS  Slow channels  4.21 \n10-bit \nresolution  Fast channels  \n0.047  - 6.15 \nSlow channels  4.71 \n8-bit \nresolution  Fast channels  \n0.055  - 7.27 \nSlow channels  5.33 \n6-bit \nresolution  Fast channels  \n0.067  - 8.88 \nSlow channels  6.15 \nfTRIG(2) External trigger frequency  fADC = 80 MHz  - - 1.65 MHz \n- - - 17 1/fADC \nVAIN Conversion voltage range(3) - 0 (V SSA or \nVREF-tied \nto ground)  - VREF+ V \nRAIN(2) External input impedance  - See Table 65 Ω \nCADC(2) Internal sample and hold \ncapacitor  - - 10 - pF \ntCAL(2) Calibration time  fADC = 80 MHz  2.56 μs \n- 205 1/fADC \ntlat(2) Injection trigger conversion \nlatency  fADC = 80 MHz  - - 107 ns \n- - - 3(4) 1/fADC \ntlatr(2) Regular trigger conversion \nlatency  fADC = 80 MHz  - - 71.4 μs \n- - - 2(4) 1/fADC \ntS(2) Sampling time  fADC = 80 MHz  0.031  - 8.006  μs \n- 2.5 - 640.5  1/fADC \ntSTAB(2) Power -up time  - 150 1/fADC \ntCONV(2) Total conversion time (including \nsampling time)  fADC = 80 MHz, 12 -bit \nresolution  0.188  - 8.163  μs \n12-bit resolution  15 ~ 653 (tS for sampling + \n12.5 for successive \napproximation)  1/fADC \n(1)  Guaranteed by characterization results, not tested in production.  \nAT32F435/437 Series Datasheet  \n2022.6.13  100 Ver 2.02  \n(2)  Guaranteed by design, not tested in production.  \n(3)  VREF+ can be internally connected to VDDA depending on the package.  \n(4)  For external triggers, a delay of 1/fPCLK2 must be added to the latency specified in Table 64. \nTable 65 are used to define the maximum external impedance allowed for an error below 1 of LSB \nin 12 -bit resolution.  \nTable 65. RAIN max for f ADC = 80 MHz  \nTS (Cycle)  tS (μs) RAIN max (Ω)(1) \nFast channels  Slow channels  \n2.5 0.031  30 - \n6.5 0.081  200 50 \n12.5 0.156  400 350 \n24.5 0.306  800 700 \n47.5 0.594  1700  1500  \n92.5 1.156  3000  2600  \n247.5  3.094  9000  8500  \n640.5  8.006  20000  19000  \n(1)  Guaranteed by design.  \nTable 66. ADC  accuracy (1) \nSymbol  Parameter  Test Conditions  Typ(2) Max(2) Unit \nET Total unadjusted error  \nfADC = 80 MHz , RAIN < 20 k Ω,  \nVDDA = 3.0~3.6 V , TA = 25 ° C ,  \nVREF+ = V DDA,  \nMeasurements made after ADC calibration  ± 1.5 ±3 \nLSB EO Offset error  ± 0.5 ± 1.5 \nEG Gain error  ± 0.5 ± 1.5 \nED Differential linearity error  ±1 +1.5/ -1 \nEL Integral linearity error  ± 1.5 ±3 \nET Total unadjusted error  \nfADC = 15 ~ 80 MHz , RAIN < 20 k Ω, \nVDDA = 2.6~3.6 V ,  \nVREF+ = 2.0~3.6 V ,  \nMeasurements made after ADC calibration  ±2 ± 4.5 \nLSB EO Offset error  ± 0.5 ±3 \nEG Gain error  +1.5 +4/-2 \nED Differential linearity error  ±1 +2/-1 \nEL Integral linearity error  ± 1.5 ± 3.5 \n(1)  ADC DC accuracy values are measured after internal calibration.  \n(2)  Guaranteed by characterization results, not tested in production.  \nAT32F435/437 Series Datasheet  \n2022.6.13  101 Ver 2.02  \nFigure 53. ADC  accuracy characteristics  \n \n1234567409340944095\n1 2 3   4      5      6 7 4093 4094 4095 4096（2）\n（3）\n（1）\n0\nVSSA VDDA[1LSB IDEAL =——VREF+\n4096(or—— depending on package )VDDA\n4096\nEO]\nETEG\nEL\n1LSB IDEALED  \n(1)  Example of an actual transfer curve.  \n(2)  Ideal transfer curve.  \n(3)  End point correlation line.  \n(4)  ET = Maximum deviation between the actual and the ideal transfer curves.  \nEO = Deviation between the first actual transition and the first ideal one.  \nEG = Deviation between the last ideal transition and the last actual one.  \nED = Maximum deviation between actual steps and the ideal one.  \nEL = Maximum deviation between any actual transition and the end point corre lation line.  \nFigure 54. Typical connection diagram using the ADC  \n12-bit\ncoverterSample and hold ADC\ncoverter\nRADC\nCADC(1)VDD\nVT\n0.6V\nVT\n0.6VIL\nVAIN\nRAIN(1)ADCx _INx\nCparasitic\n \n(1)  Refer to  Table 64 for the values of RAIN and CADC. \n(2)  Cparasiti c represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad \ncapacitance (roughly 7 pF). A high C parasitic  value will downgrade conversion accuracy. To remedy this, f ADC \nshould be reduced.  \n \nGeneral PCB design guidelines  \nPower supply decoupling should be performed as shown in Figure 55 or Figure 56, depending \non whether VREF+ is connected to VDDA or not. The 100 nF capacitors should be ceramic (good \nquality). They should be placed them as close as possible to the chip.  \nIf HEXT is enabled while ADC uses any input channel of ADC3_IN4~8 and  ADC123_IN10~13 , \nfollowing PCB layout guide line below benefi ts to isolate the high frequency interference from \nHEXT emitting to ADC input signals nearby.  \n\uf06c Use different PCB layers to route ADC_IN signal apart from HEXT  path \n\uf06c Do not route ADC_IN signals and HEXT path parallel  \nAT32F435/437 Series Datasheet  \n2022.6.13  102 Ver 2.02  \nFigure 55. Power supply and reference decoupling (V REF+ not connected to V DDA) \nVREF+\nVDDA\nVSSA/VREF-1 µF // 100nF\n1 µF // 100nF(1)\n(1)\n \n(1)  VREF+ input is available only on 100 -pin package.  \nFigure 56. Power supply and reference decoupling (V REF+ connected to V DDA) \nVREF+/VDDA(1)\nVREF-/VSSA\n1 µF // 100nF\n(1)\n \n(1)  VREF+ input is available only on 100 -pin package.  \n5.3.23  Internal reference voltage (V INTRV) characteristics  \nTable 67. Internal reference voltage characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nVINTRV Internal reference voltage  - 1.16 1.20 1.24 V \nTCoeff(1) Temperature coefficient  - - 50 100 ppm/° C  \nTS_VINTRV ADC sampling time when reading the \ninternal reference voltage  - 5 - - μs \n(1)  Guaranteed by design, not tested in production.  \n \n5.3.24  Temperature sensor (V TS) characteristics  \nTable 68. Temperature sensor characteristics  \nSymbol  Parameter  Conditions  Min Typ Max Unit \nTL(1) VTS linearity with \ntemperature  TA = -40 ~ +85 ° C  - ±1 ±2 \nºC \nTA = -40 ~ +105 ° C  - - ±3 \nAvg_Slope(1(2)) Average slope  - -4.00 -4.13 -4.25 mV/º C  \nV25(1)(2) Voltage at 25 º C  - 1.21 1.27 1.34 V \ntSTART(3) Startup time  - - - 100 μs \nTS_temp(3) ADC sampling time when \nreading the temperature  - 5 - - μs \n(1)  Guaranteed by characterization results, not tested in production.  \nAT32F435/437 Series Datasheet  \n2022.6.13  103 Ver 2.02  \n(2)  The temperature sensor output voltage changes linearly with temperature. The offset of this line varies from chip \nto chip due to process variation (up to 50 ° C from one chip to another). The internal temperature sensor is more \nsuited to applications that detec t temperature variations instead of absolute temperatures. If accurate \ntemperature readings are needed, an external temperature sensor part should be used.  \n(3)  Guaranteed by design, not tested in production.  \n \nObtain the temperature using the following formula:  \nTemperature (in ° C) = {(V 25 - VTS) / Avg_Slope} + 25.  \nWhere,  \nV25 = V TS value for 25°  C and  \nAvg_Slope = Average Slope for curve between Temperature vs. V TS (given in mV/°  C).  \nFigure 57. VTS vs. temperature  \n \n \n5.3.25  VBAT voltage monitor characteristics  \nTable 69. VBAT monitor characteristics  \nSymbol  Parameter  Min Typ Max Unit \nRVBATM(1) String resistor value of the VBAT monitor  - 45 - kΩ \nQ Dividing factor of the VBAT monitor  - 4 - - \nQET(1) Total error of Q  -1 - +1 % \nTS_VBATM(2) ADC sampling time when reading the voltage of \nthe V BAT monitor  5 - - μs \n(1)  Guaranteed by characterization results, not tested in production.  \n(2)  Guaranteed by design, not tested in production.  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  104 Ver 2.02  \n5.3.26  12-bit DAC specifications  \nTable 70. DAC  characteristics  \nSymbol  Parameter  Comments  Min Typ Max Unit \nVDDA Analog supply voltage  - 2.6 - 3.6 V \nVREF+(3) Reference supply voltage  - 2.0 - 3.6 V \nVSSA Ground  - 0 - 0 V \nRO(2) Impedance output with buffer OFF  - - 13.2 16 kΩ \nCLOAD(1) Capacitive load - - - 50 pF \nDAC_OUT(1) Lower DAC_OUT voltage with buffer ON  - 0.15 - - V \nHigher DAC_OUT voltage with buffer ON  - - - VREF+ - \n0.15 V \nLower DAC_OUT voltage with buffer OFF  - - 0.5 5 mV \nHigher DAC_OUT voltage with buffer OFF  - - - VREF+ - \n2 mV  V \nIDDA DC current consumption in quiescent mode  With no load, \nVREF+ = 3.6 V  - 460 625 μA \nIVREF+(3) DC current consumption in quiescent mode  With no load, \nVREF+ = 3.6 V  - 270 310 μA \nDNL(2) Differential non linearity  - - ± 0.4 ± 0.8 LSB \nINL(2) Integral non linearity (difference between \nmeasured value and a line drawn between \nDAC_OUT  min and DAC_OUT  max) - - ±1 ±3 LSB \nOffset(2) Offset error (difference between measured \nvalue at Code (0x800) and the ideal value = \nVREF+/2) - - 10 15 mV \n- 10 25 LSB \nGain error(2) Gain error  - - 0.1 0.25 % \ntSETTLING   Settling time  CLOAD ≤ 50 pF  - 1 4 μs \nUpdate rate  Max frequency for a correct DAC_OUT \nchange when small variation in the input code \n(from code i to i+1 LSB)  CLOAD ≤ 50 pF  - - 1 MSPS  \ntWAKEUP  Wakeup time from off state (setting the EN bit \nin the DAC Control register)  CLOAD ≤ 50 pF  - 1.2 4 μs \n(1)  Guaranteed by design, not tested in production.  \n(2)  Guaranteed by characterization results, not tested in production.  \n(3)  VREF+ can be internally connected to V DDA depending on the package.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  105 Ver 2.02  \n6 Package information  \n6.1 LQFP144  package information  \nFigure 58. LQFP144 – 20 x 20 mm 144  pin low -profile quad flat package outline  \n  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  106 Ver 2.02  \nTable 71. LQFP144 – 20 x 20 mm 144  pin low -profile quad flat package mechanical data  \nSymbol  Millimeters  \nMin Typ Max \nA - - 1.60 \nA1 0.05 - 0.15 \nA2 1.35 1.40 1.45 \nA3 0.59 0.64 0.69 \nb 0.18 - 0.26 \nb1 0.17 0.20 0.23 \nc 0.13 - 0.17 \nc1 0.12 0.13 0.14 \nD 21.80  22.00  22.20  \nD1 19.90  20.00  20.10  \nE 21.80  22.00  22.20  \nE1 19.90  20.00  20.10  \ne 0.50 BSC.  \nL 0.45 0.60 0.75 \nL1 1.00 REF.  \nθ 0° 3.5° 7° \n \nAT32F435/437 Series Datasheet  \n2022.6.13  107 Ver 2.02  \n6.2 LQFP100  package information  \nFigure 59. LQFP100 – 14 x 14 mm 100  pin low -profile quad flat package outline  \n  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  108 Ver 2.02  \nTable 72. LQFP100 – 14 x 14 mm 100  pin low -profile quad flat package mechanical data  \nSymbol  Millimeters  \nMin  Typ  Max  \nA - - 1.60 \nA1 0.05 - 0.15 \nA2 1.35 1.40 1.45 \nb 0.17 0.20 0.26 \nc 0.10 0.127  0.20 \nD 15.75  16.00  16.25  \nD1 13.90  14.00  14.10  \nE 15.75  16.00  16.25  \nE1 13.90  14.00  14.10  \ne 0.50 BSC.  \nL 0.45 0.60 0.75 \nL1 1.00 REF.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  109 Ver 2.02  \n6.3 LQFP64  package information  \nFigure 60. LQFP64 – 10 x 10 mm 64  pin low -profile quad flat package outline  \n  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  110 Ver 2.02  \nTable 73. LQFP64 – 10 x 10 mm 64  pin low -profile quad flat package mechanical data  \nSymbol  Millimeters  \nMin  Typ  Max  \nA - - 1.60 \nA1 0.05 - 0.15 \nA2 1.35 1.40 1.45 \nb 0.17 0.20 0.27 \nc 0.09 - 0.20 \nD 11.75  12.00  12.25  \nD1 9.90 10.00  10.10  \nE 11.75  12.00  12.25  \nE1 9.90 10.00  10.10  \ne 0.50 BSC.  \nΘ 3.5°  REF.  \nL 0.45 0.60 0.75 \nL1 1.00 REF.  \nccc 0.08 \n \nAT32F435/437 Series Datasheet  \n2022.6.13  111 Ver 2.02  \n6.4 LQFP48  package information  \nFigure 61. LQFP48 – 7 x 7 mm 48  pin low -profile quad flat package outline  \n  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  112 Ver 2.02  \nTable 74. LQFP48 – 7 x 7 mm 48  pin low -profile quad flat package mechanical data  \nSymbol  Millimeters  \nMin  Typ  Max  \nA - - 1.60 \nA1 0.05 - 0.15 \nA2 1.35 1.40 1.45 \nb 0.17 0.22 0.27 \nc 0.09 - 0.20 \nD 8.80 9.00 9.20 \nD1 6.90 7.00 7.10 \nE 8.80 9.00 9.20 \nE1 6.90 7.00 7.10 \ne 0.50 BSC.  \nΘ 0° 3.5° 7° \nL 0.45 0.60 0.75 \nL1 1.00 REF.  \n \nAT32F435/437 Series Datasheet  \n2022.6.13  113 Ver 2.02  \n6.5 QFN48  package information  \nFigure 62. QFN48 – 6 x 6 mm 48  pin quad flat no -leads package outline  \n  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  114 Ver 2.02  \nTable 75. QFN48 – 6 x 6 mm 48  pin quad flat no -leads package mechanical data  \nSymbol  Millimeters  \nMin  Typ  Max  \nA 0.80 0.85 0.90 \nA1 0.00 0.02 0.05 \nA3 0.203 REF.  \nb 0.15 0.20 0.25 \nD 5.90 6.00 6.10 \nD2 3.07 3.17 3.27 \nE 5.90 6.00 6.10 \nE2 3.07 3.17 3.27 \ne 0.40 BSC.  \nK 0.20 - - \nL 0.35 0.40 0.45 \n \n6.6 Device marking  \nFigure 63. Marking example  \n \n(1)  Not to scale.  \n \n\nAT32F435/437 Series Datasheet  \n2022.6.13  115 Ver 2.02  \n6.7 Thermal characteristics  \nTable 76. Package thermal characteristics  \nSymbol  Parameter  Value  Unit  \nΘJA Thermal resistance junction -ambient  \nLQFP144 – 20 x 20 mm/0.5 mm pitch  49.7 \n° C/W  Thermal resistance junction -ambient  \nLQFP100 – 14 x 14 mm/0.5 mm pitch  63.2 \nThermal resistance junction -ambient  \nLQFP64 – 10 x 10 mm/0.5 mm pitch  64.4 \nThermal resistance junction -ambient  \nLQFP48 – 7 x 7 mm/0.5 mm pitch  62.5 \nThermal resistance junction -ambient  \nQFN48 – 6 x 6 mm/0.4 mm pitch  32.0 \n \nAT32F435/437 Series Datasheet  \n2022.6.13  116 Ver 2.02  \n7 Part numbering  \nTable 77. AT32F435/437  series part numbering  \nExample:  AT32  F 4 3 7 Z M T 7 \nProduct family  \nAT32  = ARM®-based 32-bit microcontroller  \n \nProduct type  \nF = General -purpose  \n \nCore  \n4 = Cortex®-M4 \n \nProduct series  \n3 = High performance  \n \nProduct application  \n7 = Ethernet EMAC  series  \n5 = OTGFS  series  \n \nPin count  \nZ = 144  pins \nV = 100  pins \nR = 64 pins \nC = 48  pins \n \nInternal Flash memory size  \nM = 4 Mbytes of the internal Flash memory  \nG = 1 M bytes of the internal Flash memory  \nC = 256 K bytes of the internal Flash memory  \n \nPackage  \nT = LQFP  \nU = QFN  \n \nTemperature range  \n7 = -40 ° C  to +105 ° C  \n \n \n \n \nFor a list of available options (speed, package, etc.) or for more information concerning this device, \nplease contact your local ARTERY sales office.  \nAT32F435/437 Series Datasheet  \n2022.6.13  117 Ver 2.02  \n8 Document revision history  \nTable 78. Document revision history  \nDate  Version  Change  \n2021.10.27  2.00 Initial release  \n2022.1.13  2.01 1. Updated Figure 62 \n2. Updated the contents of Table 16 \n2022.6.13  2.02 1. Added the maximum values at in TA = 25 ° C Table 25 and Table 26 and added \nthe note.  \n2. Added the minimum and maximum values of D, D1, E  and E1 for each \npackage.  \n \n  \nAT32F435/437 Series Datasheet  \n2022.6.13  118 Ver 2.02  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nIMPORTANT NOTICE – PLEASE READ CAREFULLY  \nPurchasers understand and agree that purchasers are solely responsible for the selection and use of Artery’s products and ser vices.  \nArtery’s products and services are provided “AS IS” and Artery provides no warranties express, implied or statutory, including, without \nlimitation, any implied warranties of merchantability, satisfactory quality, non -infringement, or fitness for a particular purpose with respect to \nthe Artery’s prod ucts and services.  \nNotwithstanding anything to the contrary, purchasers acquires no right, title or interest in any Artery’s products and servic es or any intellectual \nproperty rights embodied therein. In no event shall Artery’s products and services provid ed be construed as (a) granting purchasers, expressly \nor by implication, estoppel or otherwise, a license to use third party’s products and services; or (b) licensing the third pa rties’ intellectual \nproperty rights; or (c) warranting the third party’s prod ucts and services and its intellectual property rights.  \nPurchasers hereby agrees that Artery’s products are not authorized for use as, and purchasers shall not integrate, promote, s ell or otherwise \ntransfer any Artery’s product to any customer or end user for use as critical components in (a) any medical, life saving or life support device \nor system, or (b) any safety device or system in any automotive application and mechanism (including but not limited to autom otive brake or \nairbag systems), or (c) any nu clear facilities, or (d) any air traffic control device, application or system, or (e) any weapons device, application \nor system, or (f) any other device, application or system where it is reasonably foreseeable that failure of the Artery’s pro ducts as use d in \nsuch device, application or system would lead to death, bodily injury or catastrophic property damage.  \n© 2022 ARTERY Technology – All rights reserved  \n"}]
!==============================================================================!
### Component Summary: AT32F437VMT7

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 2.6V to 3.6V
  - VBAT: 1.62V to 3.6V
- **Current Ratings**: 
  - Supply current in Run mode: Up to 260.2 mA (at 288 MHz)
  - Supply current in Sleep mode: Up to 210.2 mA (at 288 MHz)
  - Supply current in Deepsleep mode: 1.26 mA (LDO in normal mode)
  - Supply current in Standby mode: 10.63 μA (with ERTC ON)
- **Power Consumption**: 
  - Varies based on operating conditions; maximum current consumption in Run mode can reach 260.2 mA.
- **Operating Temperature Range**: -40°C to +105°C
- **Package Type**: LQFP100 (14 x 14 mm)
- **Special Features**: 
  - ARM Cortex-M4 core with FPU, DSP instructions, and memory protection unit (MPU).
  - Up to 4032 KB of internal Flash memory and configurable SRAM (up to 512 KB).
  - Multiple communication interfaces including Ethernet MAC, USB OTG, and various serial interfaces.
  - Low power modes: Sleep, Deepsleep, and Standby.
- **Moisture Sensitive Level**: Not specified in the provided data.

#### Description:
The **AT32F437VMT7** is a high-performance 32-bit microcontroller based on the ARM Cortex-M4 architecture, featuring a floating-point unit (FPU) and digital signal processing (DSP) capabilities. It operates at a maximum frequency of 288 MHz and includes a variety of integrated peripherals, making it suitable for complex applications requiring efficient processing and control.

#### Typical Applications:
The AT32F437VMT7 is designed for a wide range of applications, including:
- **Industrial Automation**: Control systems, data acquisition, and monitoring.
- **Consumer Electronics**: Smart home devices, audio processing, and multimedia applications.
- **Automotive**: Advanced driver-assistance systems (ADAS) and in-vehicle networking.
- **Networking**: Ethernet-based communication systems and IoT devices.
- **Medical Devices**: Non-critical monitoring and data processing applications.

This microcontroller's extensive features and capabilities make it ideal for applications that require high processing power, low power consumption, and a rich set of communication interfaces.