# sharedResourceAribiter
Verilog Design and Testbench Code for Shared Resource Arbiter.
A PDF with a problem statement of ProV Logic's VLSI Core Hackathon 2026, and a proposed sollution for the same is attached.
Various candidates for the solution are discussed and "The Hierarchical Binary Tree" was chosen among them.

Verilog code for the same is presented in this repository.

Team Members:
Bharadwaj Adigoppula
Vishwas Rao Vaida
M M Sai Prakash
