

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_57_312'
================================================================
* Date:           Fri Mar 10 17:22:18 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  31.144 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_3  |        ?|        ?|         4|          4|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.86>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln57_3_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %sext_ln57_3"   --->   Operation 8 'read' 'sext_ln57_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln50_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln50_7"   --->   Operation 9 'read' 'zext_ln50_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln58_8_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln58_8"   --->   Operation 10 'read' 'zext_ln58_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln57_8_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln57_8"   --->   Operation 11 'read' 'add_ln57_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln57_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln57_3"   --->   Operation 12 'read' 'zext_ln57_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln57_3_cast = sext i23 %sext_ln57_3_read"   --->   Operation 13 'sext' 'sext_ln57_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln50_7_cast = zext i8 %zext_ln50_7_read"   --->   Operation 14 'zext' 'zext_ln50_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln57_3_cast = zext i8 %zext_ln57_3_read"   --->   Operation 15 'zext' 'zext_ln57_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 %zext_ln57_3_cast, i11 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i.i206"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_4 = load i11 %j" [dilithium2/ntt.c:59]   --->   Operation 18 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.52ns)   --->   "%icmp_ln57 = icmp_eq  i11 %j_4, i11 %add_ln57_8_read" [dilithium2/ntt.c:57]   --->   Operation 20 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc.i.i.i206.split, void %for.inc22.i.i.i210.loopexit.exitStub" [dilithium2/ntt.c:57]   --->   Operation 21 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i11 %j_4" [dilithium2/ntt.c:59]   --->   Operation 22 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.74ns)   --->   "%add_ln59 = add i10 %zext_ln58_8_read, i10 %trunc_ln59" [dilithium2/ntt.c:59]   --->   Operation 23 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i10 %add_ln59" [dilithium2/ntt.c:59]   --->   Operation 24 'zext' 'zext_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln59" [dilithium2/ntt.c:59]   --->   Operation 25 'getelementptr' 'z_vec_coeffs_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i10 %zext_ln58_8_read, i10 %zext_ln50_7_cast" [dilithium2/ntt.c:58]   --->   Operation 26 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (3.09ns) (root node of TernaryAdder)   --->   "%add_ln58_1 = add i10 %add_ln58, i10 %trunc_ln59" [dilithium2/ntt.c:58]   --->   Operation 27 'add' 'add_ln58_1' <Predicate = (!icmp_ln57)> <Delay = 3.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %add_ln58_1" [dilithium2/ntt.c:58]   --->   Operation 28 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr_2 = getelementptr i32 %z_vec_coeffs, i64 0, i64 %zext_ln58" [dilithium2/ntt.c:58]   --->   Operation 29 'getelementptr' 'z_vec_coeffs_addr_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr_2" [dilithium2/ntt.c:58]   --->   Operation 30 'load' 'z_vec_coeffs_load' <Predicate = (!icmp_ln57)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 31 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load_2 = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:59]   --->   Operation 31 'load' 'z_vec_coeffs_load_2' <Predicate = (!icmp_ln57)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "%add_ln57 = add i11 %j_4, i11 1" [dilithium2/ntt.c:57]   --->   Operation 32 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.32ns)   --->   "%store_ln57 = store i11 %add_ln57, i11 %j" [dilithium2/ntt.c:57]   --->   Operation 33 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.32>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 31.1>
ST_2 : Operation 34 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i10 %z_vec_coeffs_addr_2" [dilithium2/ntt.c:58]   --->   Operation 34 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %z_vec_coeffs_load" [dilithium2/ntt.c:58]   --->   Operation 35 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (6.88ns)   --->   "%mul_ln58 = mul i54 %sext_ln58, i54 %sext_ln57_3_cast" [dilithium2/ntt.c:58]   --->   Operation 36 'mul' 'mul_ln58' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i54 %mul_ln58" [dilithium2/reduce.c:15]   --->   Operation 37 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i54 %mul_ln58" [dilithium2/reduce.c:18]   --->   Operation 38 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (6.88ns)   --->   "%t = mul i32 %trunc_ln18, i32 58728449" [dilithium2/reduce.c:18]   --->   Operation 39 'mul' 't' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i32 %t" [dilithium2/reduce.c:19]   --->   Operation 40 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (6.88ns)   --->   "%mul_ln19 = mul i55 %sext_ln19, i55 36028797010583551" [dilithium2/reduce.c:19]   --->   Operation 41 'mul' 'mul_ln19' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i55 %mul_ln19" [dilithium2/reduce.c:19]   --->   Operation 42 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.77ns)   --->   "%add_ln19 = add i56 %sext_ln19_7, i56 %sext_ln15" [dilithium2/reduce.c:19]   --->   Operation 43 'add' 'add_ln19' <Predicate = true> <Delay = 2.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%t_5 = partselect i24 @_ssdm_op_PartSelect.i24.i56.i32.i32, i56 %add_ln19, i32 32, i32 55" [dilithium2/reduce.c:19]   --->   Operation 44 'partselect' 't_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i24 %t_5" [dilithium2/reduce.c:19]   --->   Operation 45 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load_2 = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:59]   --->   Operation 46 'load' 'z_vec_coeffs_load_2' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 47 [1/1] (2.18ns)   --->   "%sub_ln59 = sub i32 %z_vec_coeffs_load_2, i32 %sext_ln19_8" [dilithium2/ntt.c:59]   --->   Operation 47 'sub' 'sub_ln59' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (2.77ns)   --->   "%store_ln59 = store i32 %sub_ln59, i10 %z_vec_coeffs_addr_2" [dilithium2/ntt.c:59]   --->   Operation 48 'store' 'store_ln59' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 49 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load_3 = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:60]   --->   Operation 49 'load' 'z_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.72>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [dilithium2/ntt.c:50]   --->   Operation 50 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load_3 = load i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:60]   --->   Operation 51 'load' 'z_vec_coeffs_load_3' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 52 [1/1] (2.18ns)   --->   "%add_ln60 = add i32 %z_vec_coeffs_load_3, i32 %sext_ln19_8" [dilithium2/ntt.c:60]   --->   Operation 52 'add' 'add_ln60' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.77ns)   --->   "%store_ln60 = store i32 %add_ln60, i10 %z_vec_coeffs_addr" [dilithium2/ntt.c:60]   --->   Operation 53 'store' 'store_ln60' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc.i.i.i206" [dilithium2/ntt.c:57]   --->   Operation 54 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln57_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln57_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln58_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ zext_ln50_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln57_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca       ) [ 01000]
sext_ln57_3_read    (read         ) [ 00000]
zext_ln50_7_read    (read         ) [ 00000]
zext_ln58_8_read    (read         ) [ 00000]
add_ln57_8_read     (read         ) [ 00000]
zext_ln57_3_read    (read         ) [ 00000]
sext_ln57_3_cast    (sext         ) [ 00100]
zext_ln50_7_cast    (zext         ) [ 00000]
zext_ln57_3_cast    (zext         ) [ 00000]
store_ln0           (store        ) [ 00000]
br_ln0              (br           ) [ 00000]
j_4                 (load         ) [ 00000]
specpipeline_ln0    (specpipeline ) [ 00000]
icmp_ln57           (icmp         ) [ 01000]
br_ln57             (br           ) [ 00000]
trunc_ln59          (trunc        ) [ 00000]
add_ln59            (add          ) [ 00000]
zext_ln59           (zext         ) [ 00000]
z_vec_coeffs_addr   (getelementptr) [ 00111]
add_ln58            (add          ) [ 00000]
add_ln58_1          (add          ) [ 00000]
zext_ln58           (zext         ) [ 00000]
z_vec_coeffs_addr_2 (getelementptr) [ 00100]
add_ln57            (add          ) [ 00000]
store_ln57          (store        ) [ 00000]
z_vec_coeffs_load   (load         ) [ 00000]
sext_ln58           (sext         ) [ 00000]
mul_ln58            (mul          ) [ 00000]
sext_ln15           (sext         ) [ 00000]
trunc_ln18          (trunc        ) [ 00000]
t                   (mul          ) [ 00000]
sext_ln19           (sext         ) [ 00000]
mul_ln19            (mul          ) [ 00000]
sext_ln19_7         (sext         ) [ 00000]
add_ln19            (add          ) [ 00000]
t_5                 (partselect   ) [ 00000]
sext_ln19_8         (sext         ) [ 00011]
z_vec_coeffs_load_2 (load         ) [ 00000]
sub_ln59            (sub          ) [ 00000]
store_ln59          (store        ) [ 00000]
specloopname_ln50   (specloopname ) [ 00000]
z_vec_coeffs_load_3 (load         ) [ 00000]
add_ln60            (add          ) [ 00000]
store_ln60          (store        ) [ 00000]
br_ln57             (br           ) [ 00000]
ret_ln0             (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln57_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln57_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln57_8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln58_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln58_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="z_vec_coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_vec_coeffs"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln50_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln50_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln57_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln57_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln57_3_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="23" slack="0"/>
<pin id="54" dir="0" index="1" bw="23" slack="0"/>
<pin id="55" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln57_3_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="zext_ln50_7_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln50_7_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln58_8_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln58_8_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="add_ln57_8_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="11" slack="0"/>
<pin id="72" dir="0" index="1" bw="11" slack="0"/>
<pin id="73" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln57_8_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln57_3_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln57_3_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="z_vec_coeffs_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_vec_coeffs_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="z_vec_coeffs_addr_2_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="10" slack="0"/>
<pin id="93" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="z_vec_coeffs_addr_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="0"/>
<pin id="101" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
<pin id="104" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="z_vec_coeffs_load/1 z_vec_coeffs_load_2/1 store_ln59/2 z_vec_coeffs_load_3/3 store_ln60/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sext_ln57_3_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="23" slack="0"/>
<pin id="109" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_3_cast/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln50_7_cast_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_7_cast/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln57_3_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3_cast/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_4_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln57_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln59_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln59_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="10" slack="0"/>
<pin id="140" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln59_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln58_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln58_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln58_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln57_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln57_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="11" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln58_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln58_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="23" slack="1"/>
<pin id="183" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln58/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln15_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="54" slack="0"/>
<pin id="187" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln18_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="54" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="t_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="27" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln19_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mul_ln19_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="24" slack="0"/>
<pin id="206" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sext_ln19_7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="55" slack="0"/>
<pin id="211" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_7/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln19_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="55" slack="0"/>
<pin id="215" dir="0" index="1" bw="54" slack="0"/>
<pin id="216" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="t_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="56" slack="0"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="0" index="3" bw="7" slack="0"/>
<pin id="224" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_5/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln19_8_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_8/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sub_ln59_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="24" slack="0"/>
<pin id="236" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln60_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="2"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="j_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="253" class="1005" name="sext_ln57_3_cast_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="54" slack="1"/>
<pin id="255" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57_3_cast "/>
</bind>
</comp>

<comp id="261" class="1005" name="z_vec_coeffs_addr_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="1"/>
<pin id="263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="z_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="z_vec_coeffs_addr_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="z_vec_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="sext_ln19_8_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2"/>
<pin id="275" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="105"><net_src comp="89" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="106"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="110"><net_src comp="52" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="58" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="76" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="131"><net_src comp="124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="70" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="124" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="64" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="137" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="152"><net_src comp="64" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="111" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="133" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="169"><net_src comp="124" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="96" pin="7"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="180" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="185" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="232"><net_src comp="219" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="96" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="233" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="244"><net_src comp="96" pin="7"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="240" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="249"><net_src comp="48" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="256"><net_src comp="107" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="264"><net_src comp="82" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="270"><net_src comp="89" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="276"><net_src comp="229" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="240" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z_vec_coeffs | {2 4 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 : zext_ln57_3 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 : add_ln57_8 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 : zext_ln58_8 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 : z_vec_coeffs | {1 2 3 4 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 : zext_ln50_7 | {1 }
	Port: pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_57_312 : sext_ln57_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_4 : 1
		icmp_ln57 : 2
		br_ln57 : 3
		trunc_ln59 : 2
		add_ln59 : 3
		zext_ln59 : 4
		z_vec_coeffs_addr : 5
		add_ln58 : 1
		add_ln58_1 : 2
		zext_ln58 : 3
		z_vec_coeffs_addr_2 : 4
		z_vec_coeffs_load : 5
		z_vec_coeffs_load_2 : 6
		add_ln57 : 2
		store_ln57 : 3
	State 2
		sext_ln58 : 1
		mul_ln58 : 2
		sext_ln15 : 3
		trunc_ln18 : 3
		t : 4
		sext_ln19 : 5
		mul_ln19 : 6
		sext_ln19_7 : 7
		add_ln19 : 8
		t_5 : 9
		sext_ln19_8 : 10
		sub_ln59 : 11
		store_ln59 : 12
	State 3
	State 4
		add_ln60 : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln59_fu_137       |    0    |    0    |    17   |
|          |       add_ln58_fu_148       |    0    |    0    |    10   |
|    add   |      add_ln58_1_fu_154      |    0    |    0    |    10   |
|          |       add_ln57_fu_165       |    0    |    0    |    18   |
|          |       add_ln19_fu_213       |    0    |    0    |    62   |
|          |       add_ln60_fu_240       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln58_fu_180       |    2    |    0    |    21   |
|    mul   |           t_fu_193          |    3    |    0    |    21   |
|          |       mul_ln19_fu_203       |    2    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln59_fu_233       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln57_fu_127      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln57_3_read_read_fu_52 |    0    |    0    |    0    |
|          | zext_ln50_7_read_read_fu_58 |    0    |    0    |    0    |
|   read   | zext_ln58_8_read_read_fu_64 |    0    |    0    |    0    |
|          |  add_ln57_8_read_read_fu_70 |    0    |    0    |    0    |
|          | zext_ln57_3_read_read_fu_76 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   sext_ln57_3_cast_fu_107   |    0    |    0    |    0    |
|          |       sext_ln58_fu_176      |    0    |    0    |    0    |
|   sext   |       sext_ln15_fu_185      |    0    |    0    |    0    |
|          |       sext_ln19_fu_199      |    0    |    0    |    0    |
|          |      sext_ln19_7_fu_209     |    0    |    0    |    0    |
|          |      sext_ln19_8_fu_229     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   zext_ln50_7_cast_fu_111   |    0    |    0    |    0    |
|   zext   |   zext_ln57_3_cast_fu_115   |    0    |    0    |    0    |
|          |       zext_ln59_fu_143      |    0    |    0    |    0    |
|          |       zext_ln58_fu_160      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln59_fu_133      |    0    |    0    |    0    |
|          |      trunc_ln18_fu_189      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          t_5_fu_219         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    7    |    0    |   269   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|         j_reg_246         |   11   |
|    sext_ln19_8_reg_273    |   32   |
|  sext_ln57_3_cast_reg_253 |   54   |
|z_vec_coeffs_addr_2_reg_267|   10   |
| z_vec_coeffs_addr_reg_261 |   10   |
+---------------------------+--------+
|           Total           |   117  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_96 |  p0  |   3  |  10  |   30   ||    13   |
| grp_access_fu_96 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_96 |  p2  |   3  |   0  |    0   ||    13   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   94   || 4.02243 ||    35   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    -   |    0   |   269  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   35   |
|  Register |    -   |    -   |   117  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    4   |   117  |   304  |
+-----------+--------+--------+--------+--------+
