if(ENABLED) 
{

require_supervisor_hwacha;
reg_t addr = XS1;

#define LOAD_B(addr) \
  (addr += 1, p->get_mmu()->load_uint8(addr-1))

#define LOAD_W(addr) \
  (addr += 4, p->get_mmu()->load_uint32(addr-4))

#define LOAD_D(addr) \
  (addr += 8, p->get_mmu()->load_uint64(addr-8))

// to be compliant with the evac structure
addr += 8;

//Control Thread State
WRITE_NXPR(LOAD_W(addr));
WRITE_NPPR(LOAD_W(addr));
WRITE_MAXVL(LOAD_W(addr));
WRITE_VL(LOAD_W(addr));
WRITE_UTIDX(LOAD_W(addr));
WRITE_PREC(LOAD_W(addr));
WRITE_VF_PC(LOAD_D(addr));

for (uint32_t s=0; s<MAX_SPR; s++){
  WRITE_SPR(s, LOAD_D(addr));
}

for (uint32_t a=0; a<MAX_APR; a++){
  WRITE_APR(a, LOAD_D(addr));
}

//Worker Thread State
for (uint32_t x=0; x<NXPR; x++) {
  for (uint32_t i=0; i<VL; i++) {
    UT_WRITE_XPR_NO_PRED(i, x, LOAD_D(addr));
  }
}

for (uint32_t f=0; f<NPPR; f++) {
  for (uint32_t i=0; i<VL; i++) {
    WRITE_PPR_NO_PRED(i, f, LOAD_B(addr));
  }
}

for (uint32_t i=0; i<VL; i++) {
  h->get_ut_state(i)->run = LOAD_B(addr);
}

#undef LOAD_B
#undef LOAD_W
#undef LOAD_D
}
