Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/chees_000/Documents/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4ac9109c764953888facdab4429d15 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot csm51a_proj3_tb_behav xil_defaultlib.csm51a_proj3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/csm51a_proj3.v" Line 15. Module csm51a_proj3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/jkff.v" Line 1. Module jkff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/jkff.v" Line 1. Module jkff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/csm51a_proj3.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/csm51a_proj3.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/csm51a_proj3.v" Line 15. Module csm51a_proj3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/jkff.v" Line 1. Module jkff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/jkff.v" Line 1. Module jkff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/csm51a_proj3.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/chees_000/Documents/Programs/CSM51A/Project3/Project3.srcs/sources_1/new/csm51a_proj3.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jkff
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.csm51a_proj3
Compiling module xil_defaultlib.csm51a_proj3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot csm51a_proj3_tb_behav
