// Seed: 433661432
module module_0 (
    id_1,
    id_2,
    id_3[-1 :-1],
    id_4
);
  output wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
endmodule
program module_1 #(
    parameter id_24 = 32'd65,
    parameter id_6  = 32'd68,
    parameter id_8  = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire _id_24;
  inout logic [7:0] id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output tri0 id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire _id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  final @(posedge id_23[id_6&&1'd0][-1] + id_22 & id_14) $signed(46);
  ;
  logic id_29;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_23,
      id_17
  );
  assign id_12 = -1;
  wire [id_8 : id_24] id_30, id_31;
  logic id_32[1 : -1] = 1, id_33;
endprogram
