{"vcs1":{"timestamp_begin":1684351210.767517244, "rt":1.30, "ut":0.42, "st":0.20}}
{"vcselab":{"timestamp_begin":1684351212.157668746, "rt":1.21, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1684351213.442296970, "rt":0.53, "ut":0.24, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684351210.122396528}
{"VCS_COMP_START_TIME": 1684351210.122396528}
{"VCS_COMP_END_TIME": 1684351216.266837477}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330248}}
{"stitch_vcselab": {"peak_mem": 228276}}
