// Seed: 2784722394
module module_0 (
    output tri1  id_0,
    output wor   id_1,
    input  uwire id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14
    , id_19,
    output tri1 id_15,
    input supply0 id_16
    , id_20,
    input wor id_17
);
  assign id_19 = id_13 == 1 - id_1;
  module_0(
      id_15, id_5, id_6
  );
endmodule
