QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 12:52:56 on Jun 23,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading interface I1
-- Loading interface I2
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 2, found 0.
Incremental compilation check found no design-units (out of 7) may be reused.
Optimizing 8 design-units (inlining 10/27 module instances):
-- Inlining interface I(fast__1)
-- Inlining module top(fast)
** Warning: testcases/interface_inst_nested_arrayofSVI_1.sv(40): (vopt-2685) [TFMPC] - Too few port connections for 'u_I1'.  Expected 2, found 1.
** Warning: testcases/interface_inst_nested_arrayofSVI_1.sv(40): (vopt-2718) [TFMPC] - Missing connection for port 'i_clk'.
-- Optimizing module tb(fast)
-- Inlining interface I(fast__2)
-- Optimizing interface I1(fast__1)
-- Optimizing interface I2(fast__1)
-- Optimizing interface I1(fast)
-- Optimizing interface I2(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 12:52:58 on Jun 23,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 3
