Timing Analyzer report for calibration
Wed Aug 23 19:00:06 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; calibration                                             ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 209.34 MHz ; 209.34 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.777 ; -257.442           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.432 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -133.856                         ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                       ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.777 ; rst_cnt[4]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.696      ;
; -3.777 ; rst_cnt[4]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.696      ;
; -3.777 ; rst_cnt[4]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.696      ;
; -3.777 ; rst_cnt[4]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.696      ;
; -3.777 ; rst_cnt[4]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.696      ;
; -3.777 ; rst_cnt[4]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.696      ;
; -3.763 ; rst_cnt[8]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.682      ;
; -3.763 ; rst_cnt[8]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.682      ;
; -3.763 ; rst_cnt[8]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.682      ;
; -3.763 ; rst_cnt[8]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.682      ;
; -3.763 ; rst_cnt[8]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.682      ;
; -3.763 ; rst_cnt[8]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.682      ;
; -3.726 ; rst_cnt[0]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.185      ;
; -3.726 ; rst_cnt[0]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.185      ;
; -3.726 ; rst_cnt[0]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.185      ;
; -3.726 ; rst_cnt[0]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.185      ;
; -3.726 ; rst_cnt[0]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.185      ;
; -3.726 ; rst_cnt[0]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.185      ;
; -3.597 ; rst_cnt[2]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.516      ;
; -3.597 ; rst_cnt[2]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.516      ;
; -3.597 ; rst_cnt[2]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.516      ;
; -3.597 ; rst_cnt[2]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.516      ;
; -3.597 ; rst_cnt[2]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.516      ;
; -3.597 ; rst_cnt[2]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.516      ;
; -3.580 ; rst_cnt[3]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.039      ;
; -3.580 ; rst_cnt[3]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.039      ;
; -3.580 ; rst_cnt[3]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.039      ;
; -3.580 ; rst_cnt[3]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.039      ;
; -3.580 ; rst_cnt[3]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.039      ;
; -3.580 ; rst_cnt[3]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 4.039      ;
; -3.571 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.491      ;
; -3.571 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.491      ;
; -3.571 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.491      ;
; -3.571 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.491      ;
; -3.561 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.393      ; 4.955      ;
; -3.561 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.481      ;
; -3.561 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.481      ;
; -3.561 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.481      ;
; -3.561 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.481      ;
; -3.551 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.393      ; 4.945      ;
; -3.549 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.393      ; 4.943      ;
; -3.543 ; rst_cnt[6]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.462      ;
; -3.543 ; rst_cnt[6]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.462      ;
; -3.543 ; rst_cnt[6]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.462      ;
; -3.543 ; rst_cnt[6]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.462      ;
; -3.543 ; rst_cnt[6]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.462      ;
; -3.543 ; rst_cnt[6]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.462      ;
; -3.542 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.396      ; 4.939      ;
; -3.539 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.393      ; 4.933      ;
; -3.534 ; rst_cnt[7]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 3.993      ;
; -3.534 ; rst_cnt[7]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 3.993      ;
; -3.534 ; rst_cnt[7]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 3.993      ;
; -3.534 ; rst_cnt[7]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 3.993      ;
; -3.534 ; rst_cnt[7]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 3.993      ;
; -3.534 ; rst_cnt[7]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.542     ; 3.993      ;
; -3.532 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.396      ; 4.929      ;
; -3.476 ; rst_cnt[9]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.077     ; 4.400      ;
; -3.476 ; rst_cnt[9]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.077     ; 4.400      ;
; -3.476 ; rst_cnt[9]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.077     ; 4.400      ;
; -3.476 ; rst_cnt[9]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.077     ; 4.400      ;
; -3.476 ; rst_cnt[9]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.077     ; 4.400      ;
; -3.476 ; rst_cnt[9]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.077     ; 4.400      ;
; -3.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.352      ;
; -3.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.352      ;
; -3.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.352      ;
; -3.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.352      ;
; -3.428 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.396      ; 4.825      ;
; -3.422 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.393      ; 4.816      ;
; -3.422 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.342      ;
; -3.422 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.342      ;
; -3.422 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.342      ;
; -3.422 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.342      ;
; -3.418 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.396      ; 4.815      ;
; -3.412 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.393      ; 4.806      ;
; -3.410 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.393      ; 4.804      ;
; -3.409 ; rst_cnt[5]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.328      ;
; -3.409 ; rst_cnt[5]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.328      ;
; -3.409 ; rst_cnt[5]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.328      ;
; -3.409 ; rst_cnt[5]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.328      ;
; -3.409 ; rst_cnt[5]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.328      ;
; -3.409 ; rst_cnt[5]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.328      ;
; -3.403 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.396      ; 4.800      ;
; -3.400 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.393      ; 4.794      ;
; -3.393 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.396      ; 4.790      ;
; -3.372 ; rst_cnt[1]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.291      ;
; -3.372 ; rst_cnt[1]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.291      ;
; -3.372 ; rst_cnt[1]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.291      ;
; -3.372 ; rst_cnt[1]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.291      ;
; -3.372 ; rst_cnt[1]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.291      ;
; -3.372 ; rst_cnt[1]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 4.291      ;
; -3.361 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.281      ;
; -3.361 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.281      ;
; -3.361 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.281      ;
; -3.361 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.081     ; 4.281      ;
; -3.356 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.275      ;
; -3.356 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.275      ;
; -3.356 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.275      ;
; -3.356 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.275      ;
; -3.356 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.275      ;
; -3.356 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; clk          ; clk         ; 1.000        ; -0.082     ; 4.275      ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                           ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.IDLE      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|tx_data[5]                                  ; iic_ctrl:iic_ctrl|tx_data[5]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[4]                                      ; iic_ctrl:iic_ctrl|cmd[4]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|tx_data[0]                                  ; iic_ctrl:iic_ctrl|tx_data[0]                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|go                                          ; iic_ctrl:iic_ctrl|go                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[3]                                      ; iic_ctrl:iic_ctrl|cmd[3]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|cmd[2]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[0]                                      ; iic_ctrl:iic_ctrl|cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cnt[1]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|cmd[1]                                      ; iic_ctrl:iic_ctrl|cmd[1]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ee_r_req                                                      ; ee_r_req                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ee_r_num[1]                                                   ; ee_r_num[1]                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; state.INIT                                                    ; state.INIT                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.492 ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.785      ;
; 0.504 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.798      ;
; 0.508 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[19]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[19]     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.644 ; rst_cnt[6]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.542      ; 1.398      ;
; 0.665 ; rst_cnt[2]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.542      ; 1.419      ;
; 0.727 ; rst_cnt[3]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.039      ;
; 0.742 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; rst_cnt[6]                                                    ; rst_cnt[6]                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; rst_cnt[7]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.055      ;
; 0.744 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; rst_cnt[9]                                                    ; rst_cnt[9]                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; rst_cnt[5]                                                    ; rst_cnt[5]                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; rst_cnt[4]                                                    ; rst_cnt[4]                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[3]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; rst_cnt[15]                                                   ; rst_cnt[15]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; rst_cnt[11]                                                   ; rst_cnt[11]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; rst_cnt[1]                                                    ; rst_cnt[1]                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; rst_cnt[10]                                                   ; rst_cnt[10]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; rst_cnt[17]                                                   ; rst_cnt[17]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; rst_cnt[16]                                                   ; rst_cnt[16]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.752 ; rst_cnt[0]                                                    ; rst_cnt[0]                                                    ; clk          ; clk         ; 0.000        ; 0.100      ; 1.064      ;
; 0.754 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[6]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; rst_cnt[13]                                                   ; rst_cnt[13]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.047      ;
; 0.757 ; ee_wr_done_dly                                                ; state.INIT                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.051      ;
; 0.760 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; rst_cnt[8]                                                    ; rst_cnt[8]                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; rst_cnt[2]                                                    ; rst_cnt[2]                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; rst_cnt[5]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.542      ; 1.523      ;
; 0.770 ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; rst_cnt[1]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.542      ; 1.524      ;
; 0.771 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[0]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.064      ;
; 0.775 ; state.INIT                                                    ; ee_r_req                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.069      ;
; 0.779 ; state.INIT                                                    ; ee_r_num[1]                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 1.073      ;
; 0.785 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[0]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[0]          ; clk          ; clk         ; 0.000        ; 0.102      ; 1.099      ;
; 0.785 ; rst_cnt[4]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.542      ; 1.539      ;
; 0.802 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.096      ;
; 0.803 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.RD_REG                                ; clk          ; clk         ; 0.000        ; 0.081      ; 1.096      ;
; 0.808 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|go                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.101      ;
; 0.883 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 0.000        ; 0.101      ; 1.196      ;
; 0.917 ; iic_ctrl:iic_ctrl|wr_done                                     ; ee_wr_done_dly                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 1.209      ;
; 0.945 ; rst_cnt[2]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.542      ; 1.699      ;
; 0.962 ; rst_cnt[12]                                                   ; rst_cnt[12]                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.963 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.257      ;
; 0.965 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.259      ;
; 0.965 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 0.000        ; 0.101      ; 1.278      ;
; 0.968 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.262      ;
; 0.969 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.082      ; 1.263      ;
; 0.977 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WR_REG                                ; clk          ; clk         ; 0.000        ; 0.083      ; 1.272      ;
; 1.026 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; clk          ; clk         ; 0.000        ; 0.584      ; 1.822      ;
; 1.050 ; rst_cnt[1]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.542      ; 1.804      ;
; 1.075 ; iic_ctrl:iic_ctrl|cnt[7]                                      ; iic_ctrl:iic_ctrl|cnt[7]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.368      ;
; 1.075 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.368      ;
; 1.077 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.371      ;
; 1.077 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.371      ;
; 1.077 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.371      ;
; 1.077 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.371      ;
; 1.077 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.371      ;
; 1.077 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 1.371      ;
; 1.084 ; iic_ctrl:iic_ctrl|cnt[0]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.378      ;
; 1.087 ; iic_ctrl:iic_ctrl|cmd[3]                                      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 0.000        ; 0.584      ; 1.883      ;
; 1.094 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|cmd[2]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.387      ;
; 1.095 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.388      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 224.72 MHz ; 224.72 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.450 ; -234.410          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.382 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -133.856                        ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.450 ; rst_cnt[0]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.950      ;
; -3.450 ; rst_cnt[0]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.950      ;
; -3.450 ; rst_cnt[0]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.950      ;
; -3.450 ; rst_cnt[0]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.950      ;
; -3.450 ; rst_cnt[0]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.950      ;
; -3.450 ; rst_cnt[0]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.950      ;
; -3.444 ; rst_cnt[8]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; rst_cnt[8]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; rst_cnt[8]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; rst_cnt[8]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; rst_cnt[8]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.373      ;
; -3.444 ; rst_cnt[8]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.373      ;
; -3.413 ; rst_cnt[4]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.342      ;
; -3.413 ; rst_cnt[4]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.342      ;
; -3.413 ; rst_cnt[4]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.342      ;
; -3.413 ; rst_cnt[4]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.342      ;
; -3.413 ; rst_cnt[4]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.342      ;
; -3.413 ; rst_cnt[4]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.342      ;
; -3.339 ; rst_cnt[2]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.268      ;
; -3.339 ; rst_cnt[2]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.268      ;
; -3.339 ; rst_cnt[2]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.268      ;
; -3.339 ; rst_cnt[2]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.268      ;
; -3.339 ; rst_cnt[2]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.268      ;
; -3.339 ; rst_cnt[2]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.268      ;
; -3.318 ; rst_cnt[3]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.818      ;
; -3.318 ; rst_cnt[3]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.818      ;
; -3.318 ; rst_cnt[3]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.818      ;
; -3.318 ; rst_cnt[3]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.818      ;
; -3.318 ; rst_cnt[3]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.818      ;
; -3.318 ; rst_cnt[3]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.818      ;
; -3.292 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.292 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.222      ;
; -3.285 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.215      ;
; -3.285 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.215      ;
; -3.285 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.215      ;
; -3.285 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.215      ;
; -3.264 ; rst_cnt[7]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.764      ;
; -3.264 ; rst_cnt[7]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.764      ;
; -3.264 ; rst_cnt[7]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.764      ;
; -3.264 ; rst_cnt[7]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.764      ;
; -3.264 ; rst_cnt[7]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.764      ;
; -3.264 ; rst_cnt[7]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.502     ; 3.764      ;
; -3.255 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.375      ; 4.632      ;
; -3.248 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.375      ; 4.625      ;
; -3.240 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.375      ; 4.617      ;
; -3.233 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.375      ; 4.610      ;
; -3.216 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.593      ;
; -3.214 ; rst_cnt[6]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.143      ;
; -3.214 ; rst_cnt[6]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.143      ;
; -3.214 ; rst_cnt[6]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.143      ;
; -3.214 ; rst_cnt[6]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.143      ;
; -3.214 ; rst_cnt[6]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.143      ;
; -3.214 ; rst_cnt[6]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.143      ;
; -3.209 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.586      ;
; -3.175 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.552      ;
; -3.168 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.545      ;
; -3.167 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.097      ;
; -3.167 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.097      ;
; -3.167 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.097      ;
; -3.167 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.097      ;
; -3.160 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.090      ;
; -3.160 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.090      ;
; -3.160 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.090      ;
; -3.160 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.090      ;
; -3.157 ; rst_cnt[9]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.088      ;
; -3.157 ; rst_cnt[9]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.088      ;
; -3.157 ; rst_cnt[9]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.088      ;
; -3.157 ; rst_cnt[9]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.088      ;
; -3.157 ; rst_cnt[9]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.088      ;
; -3.157 ; rst_cnt[9]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.071     ; 4.088      ;
; -3.130 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.375      ; 4.507      ;
; -3.123 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.375      ; 4.500      ;
; -3.120 ; rst_cnt[1]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.049      ;
; -3.120 ; rst_cnt[1]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.049      ;
; -3.120 ; rst_cnt[1]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.049      ;
; -3.120 ; rst_cnt[1]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.049      ;
; -3.120 ; rst_cnt[1]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.049      ;
; -3.120 ; rst_cnt[1]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.049      ;
; -3.116 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.046      ;
; -3.116 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.046      ;
; -3.116 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.046      ;
; -3.116 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.072     ; 4.046      ;
; -3.115 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.375      ; 4.492      ;
; -3.108 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.375      ; 4.485      ;
; -3.091 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.468      ;
; -3.087 ; rst_cnt[5]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.016      ;
; -3.087 ; rst_cnt[5]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.016      ;
; -3.087 ; rst_cnt[5]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.016      ;
; -3.087 ; rst_cnt[5]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.016      ;
; -3.087 ; rst_cnt[5]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.016      ;
; -3.087 ; rst_cnt[5]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.073     ; 4.016      ;
; -3.084 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.461      ;
; -3.079 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.375      ; 4.456      ;
; -3.064 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.375      ; 4.441      ;
; -3.050 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.427      ;
; -3.043 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.420      ;
; -3.040 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.375      ; 4.417      ;
; -3.039 ; rst_cnt[0]                                                ; rst_cnt[7]                                                    ; clk          ; clk         ; 1.000        ; -0.091     ; 3.950      ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.IDLE      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 0.000        ; 0.092      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|cmd[4]                                      ; iic_ctrl:iic_ctrl|cmd[4]                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|go                                          ; iic_ctrl:iic_ctrl|go                                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|cmd[3]                                      ; iic_ctrl:iic_ctrl|cmd[3]                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|cmd[2]                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|cmd[0]                                      ; iic_ctrl:iic_ctrl|cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|cmd[1]                                      ; iic_ctrl:iic_ctrl|cmd[1]                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ee_r_req                                                      ; ee_r_req                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ee_r_num[1]                                                   ; ee_r_num[1]                                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; state.INIT                                                    ; state.INIT                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|tx_data[5]                                  ; iic_ctrl:iic_ctrl|tx_data[5]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|tx_data[0]                                  ; iic_ctrl:iic_ctrl|tx_data[0]                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|cnt[1]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.456 ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.724      ;
; 0.468 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[19]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[19]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.582 ; rst_cnt[6]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.502      ; 1.279      ;
; 0.600 ; rst_cnt[2]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.502      ; 1.297      ;
; 0.675 ; rst_cnt[3]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.961      ;
; 0.683 ; rst_cnt[5]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.502      ; 1.380      ;
; 0.687 ; rst_cnt[1]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.502      ; 1.384      ;
; 0.688 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.957      ;
; 0.689 ; rst_cnt[7]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.975      ;
; 0.690 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.959      ;
; 0.691 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.960      ;
; 0.691 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; rst_cnt[6]                                                    ; rst_cnt[6]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; rst_cnt[5]                                                    ; rst_cnt[5]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; rst_cnt[15]                                                   ; rst_cnt[15]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; rst_cnt[11]                                                   ; rst_cnt[11]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; rst_cnt[9]                                                    ; rst_cnt[9]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; rst_cnt[4]                                                    ; rst_cnt[4]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[3]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.963      ;
; 0.694 ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.964      ;
; 0.695 ; rst_cnt[10]                                                   ; rst_cnt[10]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; rst_cnt[1]                                                    ; rst_cnt[1]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; rst_cnt[17]                                                   ; rst_cnt[17]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; rst_cnt[16]                                                   ; rst_cnt[16]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.967      ;
; 0.702 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[6]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.971      ;
; 0.702 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.971      ;
; 0.702 ; rst_cnt[13]                                                   ; rst_cnt[13]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.970      ;
; 0.704 ; rst_cnt[0]                                                    ; rst_cnt[0]                                                    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.990      ;
; 0.705 ; rst_cnt[4]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.502      ; 1.402      ;
; 0.706 ; rst_cnt[8]                                                    ; rst_cnt[8]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.708 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; ee_wr_done_dly                                                ; state.INIT                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.977      ;
; 0.710 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.979      ;
; 0.711 ; rst_cnt[2]                                                    ; rst_cnt[2]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.719 ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.987      ;
; 0.723 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[0]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.992      ;
; 0.726 ; state.INIT                                                    ; ee_r_req                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.995      ;
; 0.727 ; state.INIT                                                    ; ee_r_num[1]                                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.996      ;
; 0.730 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[0]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[0]          ; clk          ; clk         ; 0.000        ; 0.093      ; 1.018      ;
; 0.731 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|go                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.999      ;
; 0.741 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.RD_REG                                ; clk          ; clk         ; 0.000        ; 0.073      ; 1.009      ;
; 0.747 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.015      ;
; 0.807 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 0.000        ; 0.092      ; 1.094      ;
; 0.816 ; iic_ctrl:iic_ctrl|wr_done                                     ; ee_wr_done_dly                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 1.083      ;
; 0.844 ; rst_cnt[2]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.502      ; 1.541      ;
; 0.860 ; rst_cnt[12]                                                   ; rst_cnt[12]                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.128      ;
; 0.864 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WR_REG                                ; clk          ; clk         ; 0.000        ; 0.074      ; 1.133      ;
; 0.867 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.135      ;
; 0.868 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.136      ;
; 0.869 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.137      ;
; 0.876 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.144      ;
; 0.889 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; clk          ; clk         ; 0.000        ; 0.543      ; 1.627      ;
; 0.903 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 0.000        ; 0.092      ; 1.190      ;
; 0.931 ; rst_cnt[1]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.502      ; 1.628      ;
; 0.945 ; iic_ctrl:iic_ctrl|cmd[3]                                      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 0.000        ; 0.543      ; 1.683      ;
; 0.972 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.240      ;
; 0.979 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.247      ;
; 0.986 ; iic_ctrl:iic_ctrl|cnt[7]                                      ; iic_ctrl:iic_ctrl|cnt[7]                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.255      ;
; 0.995 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|cmd[4]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.263      ;
; 0.998 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|cmd[2]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 1.266      ;
; 1.011 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.281      ;
; 1.012 ; rst_cnt[4]                                                    ; rst_cnt[5]                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.282      ;
; 1.013 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.282      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.025 ; -58.694           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -96.868                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                        ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.025 ; rst_cnt[0]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.787      ;
; -1.025 ; rst_cnt[0]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.787      ;
; -1.025 ; rst_cnt[0]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.787      ;
; -1.025 ; rst_cnt[0]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.787      ;
; -1.025 ; rst_cnt[0]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.787      ;
; -1.025 ; rst_cnt[0]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.787      ;
; -1.019 ; rst_cnt[4]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.969      ;
; -1.019 ; rst_cnt[4]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.969      ;
; -1.019 ; rst_cnt[4]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.969      ;
; -1.019 ; rst_cnt[4]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.969      ;
; -1.019 ; rst_cnt[4]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.969      ;
; -1.019 ; rst_cnt[4]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.969      ;
; -0.985 ; rst_cnt[2]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.935      ;
; -0.985 ; rst_cnt[2]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.935      ;
; -0.985 ; rst_cnt[2]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.935      ;
; -0.985 ; rst_cnt[2]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.935      ;
; -0.985 ; rst_cnt[2]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.935      ;
; -0.985 ; rst_cnt[2]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.935      ;
; -0.974 ; rst_cnt[8]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; rst_cnt[8]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; rst_cnt[8]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; rst_cnt[8]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; rst_cnt[8]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.924      ;
; -0.974 ; rst_cnt[8]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.924      ;
; -0.954 ; rst_cnt[3]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.716      ;
; -0.954 ; rst_cnt[3]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.716      ;
; -0.954 ; rst_cnt[3]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.716      ;
; -0.954 ; rst_cnt[3]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.716      ;
; -0.954 ; rst_cnt[3]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.716      ;
; -0.954 ; rst_cnt[3]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.716      ;
; -0.932 ; rst_cnt[7]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.694      ;
; -0.932 ; rst_cnt[7]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.694      ;
; -0.932 ; rst_cnt[7]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.694      ;
; -0.932 ; rst_cnt[7]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.694      ;
; -0.932 ; rst_cnt[7]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.694      ;
; -0.932 ; rst_cnt[7]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.225     ; 1.694      ;
; -0.913 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.865      ;
; -0.913 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.865      ;
; -0.913 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.865      ;
; -0.913 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.865      ;
; -0.912 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.864      ;
; -0.907 ; rst_cnt[6]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; rst_cnt[6]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; rst_cnt[6]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; rst_cnt[6]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; rst_cnt[6]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; rst_cnt[6]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.857      ;
; -0.903 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.156      ; 2.046      ;
; -0.902 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.156      ; 2.045      ;
; -0.900 ; rst_cnt[1]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; rst_cnt[1]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; rst_cnt[1]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; rst_cnt[1]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; rst_cnt[1]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; rst_cnt[1]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.899 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.158      ; 2.044      ;
; -0.898 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.156      ; 2.041      ;
; -0.897 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.156      ; 2.040      ;
; -0.892 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.158      ; 2.037      ;
; -0.870 ; rst_cnt[9]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.822      ;
; -0.870 ; rst_cnt[9]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.822      ;
; -0.870 ; rst_cnt[9]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.822      ;
; -0.870 ; rst_cnt[9]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.822      ;
; -0.870 ; rst_cnt[9]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.822      ;
; -0.870 ; rst_cnt[9]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.035     ; 1.822      ;
; -0.850 ; rst_cnt[5]                                                ; rst_cnt[8]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; rst_cnt[5]                                                ; rst_cnt[6]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; rst_cnt[5]                                                ; rst_cnt[5]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; rst_cnt[5]                                                ; rst_cnt[4]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; rst_cnt[5]                                                ; rst_cnt[1]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.850 ; rst_cnt[5]                                                ; rst_cnt[2]                                                    ; clk          ; clk         ; 1.000        ; -0.037     ; 1.800      ;
; -0.849 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.158      ; 1.994      ;
; -0.848 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 1.000        ; 0.158      ; 1.993      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.845 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 1.000        ; -0.035     ; 1.797      ;
; -0.844 ; rst_cnt[0]                                                ; rst_cnt[7]                                                    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.787      ;
; -0.844 ; rst_cnt[0]                                                ; rst_cnt[3]                                                    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.787      ;
; -0.844 ; rst_cnt[0]                                                ; rst_cnt[0]                                                    ; clk          ; clk         ; 1.000        ; -0.044     ; 1.787      ;
; -0.838 ; rst_cnt[4]                                                ; rst_cnt[7]                                                    ; clk          ; clk         ; 1.000        ; 0.144      ; 1.969      ;
; -0.838 ; rst_cnt[4]                                                ; rst_cnt[3]                                                    ; clk          ; clk         ; 1.000        ; 0.144      ; 1.969      ;
; -0.838 ; rst_cnt[4]                                                ; rst_cnt[0]                                                    ; clk          ; clk         ; 1.000        ; 0.144      ; 1.969      ;
; -0.837 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 1.000        ; 0.158      ; 1.982      ;
; -0.835 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.156      ; 1.978      ;
; -0.835 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_clk         ; clk          ; clk         ; 1.000        ; 0.156      ; 1.978      ;
; -0.834 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_od      ; clk          ; clk         ; 1.000        ; 0.156      ; 1.977      ;
; -0.832 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.782      ;
; -0.832 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.782      ;
; -0.832 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.782      ;
; -0.832 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.782      ;
; -0.832 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.782      ;
; -0.832 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16] ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; clk          ; clk         ; 1.000        ; -0.037     ; 1.782      ;
+--------+-----------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|iic_sda_oe      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|trans_done      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.IDLE      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.IDLE      ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STA   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|tx_data[5]                                  ; iic_ctrl:iic_ctrl|tx_data[5]                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[4]                                      ; iic_ctrl:iic_ctrl|cmd[4]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|tx_data[0]                                  ; iic_ctrl:iic_ctrl|tx_data[0]                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|en_div_cnt      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|go                                          ; iic_ctrl:iic_ctrl|go                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[3]                                      ; iic_ctrl:iic_ctrl|cmd[3]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|cmd[2]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[0]                                      ; iic_ctrl:iic_ctrl|cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cnt[1]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|cmd[1]                                      ; iic_ctrl:iic_ctrl|cmd[1]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.IDLE                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ee_r_req                                                      ; ee_r_req                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ee_r_num[1]                                                   ; ee_r_num[1]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state.INIT                                                    ; state.INIT                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.198 ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.204 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[4]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[19]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[19]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.267 ; rst_cnt[6]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.576      ;
; 0.276 ; rst_cnt[2]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.585      ;
; 0.291 ; rst_cnt[3]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.419      ;
; 0.295 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[9]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[11]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[7]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[13]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[5]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[6]                                                    ; rst_cnt[6]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[5]                                                    ; rst_cnt[5]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; rst_cnt[7]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[8]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[3]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[3]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[2]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; rst_cnt[9]                                                    ; rst_cnt[9]                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; rst_cnt[4]                                                    ; rst_cnt[4]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; rst_cnt[1]                                                    ; rst_cnt[1]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[12]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[14]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; rst_cnt[17]                                                   ; rst_cnt[17]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; rst_cnt[15]                                                   ; rst_cnt[15]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; rst_cnt[11]                                                   ; rst_cnt[11]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; rst_cnt[10]                                                   ; rst_cnt[10]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; rst_cnt[16]                                                   ; rst_cnt[16]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[6]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[6]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[1]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; rst_cnt[0]                                                    ; rst_cnt[0]                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; ee_wr_done_dly                                                ; state.INIT                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; rst_cnt[13]                                                   ; rst_cnt[13]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; rst_cnt[8]                                                    ; rst_cnt[8]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[10]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[4]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; rst_cnt[2]                                                    ; rst_cnt[2]                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[3]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[2]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|go                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.313 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[0]      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[0]      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; state.INIT                                                    ; ee_r_req                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; state.INIT                                                    ; ee_r_num[1]                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.435      ;
; 0.317 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[0]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[0]          ; clk          ; clk         ; 0.000        ; 0.045      ; 0.446      ;
; 0.321 ; rst_cnt[5]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.630      ;
; 0.322 ; rst_cnt[1]                                                    ; rst_cnt[3]                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.631      ;
; 0.327 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|cnt[1]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; iic_ctrl:iic_ctrl|state.IDLE                                  ; iic_ctrl:iic_ctrl|state.RD_REG                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.448      ;
; 0.334 ; rst_cnt[4]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.643      ;
; 0.369 ; iic_ctrl:iic_ctrl|wr_done                                     ; ee_wr_done_dly                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 0.488      ;
; 0.372 ; rst_cnt[12]                                                   ; rst_cnt[12]                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.492      ;
; 0.373 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[17]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[18]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[16]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.CHECK_ACK ; clk          ; clk         ; 0.000        ; 0.045      ; 0.502      ;
; 0.374 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|div_cnt[15]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.495      ;
; 0.374 ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_ACK   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.503      ;
; 0.385 ; iic_ctrl:iic_ctrl|state.WAIT_WR_DONE                          ; iic_ctrl:iic_ctrl|state.WR_REG                                ; clk          ; clk         ; 0.000        ; 0.038      ; 0.507      ;
; 0.407 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.407 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[0]                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.407 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[1]                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.407 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[2]                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.407 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[4]                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.407 ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; iic_ctrl:iic_ctrl|r_cnt[5]                                    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.529      ;
; 0.408 ; rst_cnt[2]                                                    ; rst_cnt[7]                                                    ; clk          ; clk         ; 0.000        ; 0.225      ; 0.717      ;
; 0.415 ; iic_ctrl:iic_ctrl|cmd[2]                                      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.RD_DATA   ; clk          ; clk         ; 0.000        ; 0.243      ; 0.742      ;
; 0.420 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|state.WAIT_RD_DONE                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.540      ;
; 0.424 ; iic_ctrl:iic_ctrl|cnt[7]                                      ; iic_ctrl:iic_ctrl|cnt[7]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.545      ;
; 0.427 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|cmd[0]                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.547      ;
; 0.430 ; iic_ctrl:iic_ctrl|cmd[3]                                      ; iic_ctrl:iic_ctrl|iic_bit_shift:iic_bit_shift|state.GEN_STOP  ; clk          ; clk         ; 0.000        ; 0.242      ; 0.756      ;
; 0.431 ; iic_ctrl:iic_ctrl|state.RD_REG                                ; iic_ctrl:iic_ctrl|cmd[2]                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.551      ;
; 0.437 ; iic_ctrl:iic_ctrl|r_cnt[3]                                    ; iic_ctrl:iic_ctrl|cmd[4]                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.557      ;
; 0.438 ; iic_ctrl:iic_ctrl|cnt[0]                                      ; iic_ctrl:iic_ctrl|cnt[1]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.559      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.777   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.777   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -257.442 ; 0.0   ; 0.0      ; 0.0     ; -133.856            ;
;  clk             ; -257.442 ; 0.000 ; N/A      ; N/A     ; -133.856            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; iic_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; iic_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; wr_req                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_req                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; wr_addr[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rd_addr[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iic_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; iic_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; iic_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; iic_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; iic_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2722     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2722     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 88    ; 88   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; iic_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iic_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; iic_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iic_sda     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Aug 23 19:00:05 2023
Info: Command: quartus_sta calibration -c calibration
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'calibration.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.777            -257.442 clk 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -133.856 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.450            -234.410 clk 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -133.856 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.025
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.025             -58.694 clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -96.868 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Wed Aug 23 19:00:06 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


