{
  "module_name": "pgtable_64_types.h",
  "hash_id": "ae4df761c047fd1e54e9f21858d6c5f7e26e68311e54941026eb4cb47812547c",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/pgtable_64_types.h",
  "human_readable_source": " \n#ifndef _ASM_X86_PGTABLE_64_DEFS_H\n#define _ASM_X86_PGTABLE_64_DEFS_H\n\n#include <asm/sparsemem.h>\n\n#ifndef __ASSEMBLY__\n#include <linux/types.h>\n#include <asm/kaslr.h>\n\n \ntypedef unsigned long\tpteval_t;\ntypedef unsigned long\tpmdval_t;\ntypedef unsigned long\tpudval_t;\ntypedef unsigned long\tp4dval_t;\ntypedef unsigned long\tpgdval_t;\ntypedef unsigned long\tpgprotval_t;\n\ntypedef struct { pteval_t pte; } pte_t;\ntypedef struct { pmdval_t pmd; } pmd_t;\n\n#ifdef CONFIG_X86_5LEVEL\nextern unsigned int __pgtable_l5_enabled;\n\n#ifdef USE_EARLY_PGTABLE_L5\n \nstatic inline bool pgtable_l5_enabled(void)\n{\n\treturn __pgtable_l5_enabled;\n}\n#else\n#define pgtable_l5_enabled() cpu_feature_enabled(X86_FEATURE_LA57)\n#endif  \n\n#else\n#define pgtable_l5_enabled() 0\n#endif  \n\nextern unsigned int pgdir_shift;\nextern unsigned int ptrs_per_p4d;\n\n#endif\t \n\n#define SHARED_KERNEL_PMD\t0\n\n#ifdef CONFIG_X86_5LEVEL\n\n \n#define PGDIR_SHIFT\tpgdir_shift\n#define PTRS_PER_PGD\t512\n\n \n#define P4D_SHIFT\t\t39\n#define MAX_PTRS_PER_P4D\t512\n#define PTRS_PER_P4D\t\tptrs_per_p4d\n#define P4D_SIZE\t\t(_AC(1, UL) << P4D_SHIFT)\n#define P4D_MASK\t\t(~(P4D_SIZE - 1))\n\n#define MAX_POSSIBLE_PHYSMEM_BITS\t52\n\n#else  \n\n \n#define PGDIR_SHIFT\t\t39\n#define PTRS_PER_PGD\t\t512\n#define MAX_PTRS_PER_P4D\t1\n\n#endif  \n\n \n#define PUD_SHIFT\t30\n#define PTRS_PER_PUD\t512\n\n \n#define PMD_SHIFT\t21\n#define PTRS_PER_PMD\t512\n\n \n#define PTRS_PER_PTE\t512\n\n#define PMD_SIZE\t(_AC(1, UL) << PMD_SHIFT)\n#define PMD_MASK\t(~(PMD_SIZE - 1))\n#define PUD_SIZE\t(_AC(1, UL) << PUD_SHIFT)\n#define PUD_MASK\t(~(PUD_SIZE - 1))\n#define PGDIR_SIZE\t(_AC(1, UL) << PGDIR_SHIFT)\n#define PGDIR_MASK\t(~(PGDIR_SIZE - 1))\n\n \n#define MAXMEM\t\t\t(1UL << MAX_PHYSMEM_BITS)\n\n#define GUARD_HOLE_PGD_ENTRY\t-256UL\n#define GUARD_HOLE_SIZE\t\t(16UL << PGDIR_SHIFT)\n#define GUARD_HOLE_BASE_ADDR\t(GUARD_HOLE_PGD_ENTRY << PGDIR_SHIFT)\n#define GUARD_HOLE_END_ADDR\t(GUARD_HOLE_BASE_ADDR + GUARD_HOLE_SIZE)\n\n#define LDT_PGD_ENTRY\t\t-240UL\n#define LDT_BASE_ADDR\t\t(LDT_PGD_ENTRY << PGDIR_SHIFT)\n#define LDT_END_ADDR\t\t(LDT_BASE_ADDR + PGDIR_SIZE)\n\n#define __VMALLOC_BASE_L4\t0xffffc90000000000UL\n#define __VMALLOC_BASE_L5 \t0xffa0000000000000UL\n\n#define VMALLOC_SIZE_TB_L4\t32UL\n#define VMALLOC_SIZE_TB_L5\t12800UL\n\n#define __VMEMMAP_BASE_L4\t0xffffea0000000000UL\n#define __VMEMMAP_BASE_L5\t0xffd4000000000000UL\n\n#ifdef CONFIG_DYNAMIC_MEMORY_LAYOUT\n# define VMALLOC_START\t\tvmalloc_base\n# define VMALLOC_SIZE_TB\t(pgtable_l5_enabled() ? VMALLOC_SIZE_TB_L5 : VMALLOC_SIZE_TB_L4)\n# define VMEMMAP_START\t\tvmemmap_base\n#else\n# define VMALLOC_START\t\t__VMALLOC_BASE_L4\n# define VMALLOC_SIZE_TB\tVMALLOC_SIZE_TB_L4\n# define VMEMMAP_START\t\t__VMEMMAP_BASE_L4\n#endif  \n\n \n#define VMEMORY_END\t\t(VMALLOC_START + (VMALLOC_SIZE_TB << 40) - 1)\n\n#ifndef CONFIG_KMSAN\n#define VMALLOC_END\t\tVMEMORY_END\n#else\n \n#define VMALLOC_QUARTER_SIZE\t((VMALLOC_SIZE_TB << 40) >> 2)\n#define VMALLOC_END\t\t(VMALLOC_START + VMALLOC_QUARTER_SIZE - 1)\n\n \n#define KMSAN_VMALLOC_SHADOW_OFFSET\tVMALLOC_QUARTER_SIZE\n#define KMSAN_VMALLOC_ORIGIN_OFFSET\t(VMALLOC_QUARTER_SIZE << 1)\n\n#define KMSAN_VMALLOC_SHADOW_START\t(VMALLOC_START + KMSAN_VMALLOC_SHADOW_OFFSET)\n#define KMSAN_VMALLOC_ORIGIN_START\t(VMALLOC_START + KMSAN_VMALLOC_ORIGIN_OFFSET)\n\n \n#define KMSAN_MODULES_SHADOW_START\t(VMALLOC_END + KMSAN_VMALLOC_ORIGIN_OFFSET + 1)\n#define KMSAN_MODULES_ORIGIN_START\t(KMSAN_MODULES_SHADOW_START + MODULES_LEN)\n#endif  \n\n#define MODULES_VADDR\t\t(__START_KERNEL_map + KERNEL_IMAGE_SIZE)\n \n#ifndef CONFIG_DEBUG_KMAP_LOCAL_FORCE_MAP\n# define MODULES_END\t\t_AC(0xffffffffff000000, UL)\n#else\n# define MODULES_END\t\t_AC(0xfffffffffe000000, UL)\n#endif\n#define MODULES_LEN\t\t(MODULES_END - MODULES_VADDR)\n\n#define ESPFIX_PGD_ENTRY\t_AC(-2, UL)\n#define ESPFIX_BASE_ADDR\t(ESPFIX_PGD_ENTRY << P4D_SHIFT)\n\n#define CPU_ENTRY_AREA_PGD\t_AC(-4, UL)\n#define CPU_ENTRY_AREA_BASE\t(CPU_ENTRY_AREA_PGD << P4D_SHIFT)\n\n#define EFI_VA_START\t\t( -4 * (_AC(1, UL) << 30))\n#define EFI_VA_END\t\t(-68 * (_AC(1, UL) << 30))\n\n#define EARLY_DYNAMIC_PAGE_TABLES\t64\n\n#define PGD_KERNEL_START\t((PAGE_SIZE / 2) / sizeof(pgd_t))\n\n \n#define _PAGE_SWP_EXCLUSIVE\t_PAGE_PWT\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}