module Dff8
(	
	CLK, Setn, Clrn, D,q
);
	 input wire clk;
	 input wire clr;
	 input wire set;
	 input wire [7:0]D;
	 output reg [7:0]q;

	always @ (posedge clk or posedge clr or posedge set)
	begin 
	if(set==1)
		q<=8'b11111111;
	else if(clr==1)
		q<=8'b0;
	else
	q<=D;
	end 

endmodule 