Analysis & Synthesis report for image
Sun Oct 25 10:47:42 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for altsyncram:Serial_available_rtl_0|altsyncram_6sg1:auto_generated
 18. Source assignments for LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0|altsyncram_fh41:auto_generated
 19. Parameter Settings for User Entity Instance: LCD_DRV:u3|raminfr:u2
 20. Parameter Settings for Inferred Entity Instance: altsyncram:Serial_available_rtl_0
 21. Parameter Settings for Inferred Entity Instance: LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0
 22. Parameter Settings for Inferred Entity Instance: uart:u7|lpm_mult:Mult1
 23. Parameter Settings for Inferred Entity Instance: uart:u7|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: lcdControl:u2|lpm_mult:Mult0
 25. altsyncram Parameter Settings by Entity Instance
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "clock_generator:u1"
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 25 10:47:42 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; image                                           ;
; Top-level Entity Name              ; image                                           ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 939                                             ;
;     Total combinational functions  ; 929                                             ;
;     Dedicated logic registers      ; 296                                             ;
; Total registers                    ; 296                                             ;
; Total pins                         ; 35                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 196,696                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; image              ; image              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+-------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+-------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; image.vhd                           ; yes             ; Auto-Found VHDL File                                  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/image.vhd                           ;         ;
; clock_generator.vhd                 ; yes             ; Auto-Found VHDL File                                  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/clock_generator.vhd                 ;         ;
; lcdcontrol.vhd                      ; yes             ; Auto-Found VHDL File                                  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/lcdcontrol.vhd                      ;         ;
; lcd_drv.vhd                         ; yes             ; Auto-Found VHDL File                                  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/lcd_drv.vhd                         ;         ;
; up_mdu5.vhd                         ; yes             ; Auto-Found VHDL File                                  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/up_mdu5.vhd                         ;         ;
; cmd_rom.v                           ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/cmd_rom.v                           ;         ;
; raminfr.vhd                         ; yes             ; Auto-Found VHDL File                                  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/raminfr.vhd                         ;         ;
; uart.vhd                            ; yes             ; Auto-Found VHDL File                                  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/uart.vhd                            ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal130.inc                      ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/aglobal130.inc                    ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                          ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                          ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_6sg1.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/altsyncram_6sg1.tdf              ;         ;
; db/image.ram0_image_73128d9.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/image.ram0_image_73128d9.hdl.mif ;         ;
; db/altsyncram_fh41.tdf              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/altsyncram_fh41.tdf              ;         ;
; db/decode_dra.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/decode_dra.tdf                   ;         ;
; db/decode_67a.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/decode_67a.tdf                   ;         ;
; db/mux_rlb.tdf                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/mux_rlb.tdf                      ;         ;
; lpm_mult.tdf                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/lpm_mult.tdf                      ;         ;
; lpm_add_sub.inc                     ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; multcore.inc                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/multcore.inc                      ;         ;
; bypassff.inc                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; db/mult_fft.tdf                     ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/mult_fft.tdf                     ;         ;
; multcore.tdf                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/multcore.tdf                      ;         ;
; csa_add.inc                         ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/csa_add.inc                       ;         ;
; mpar_add.inc                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.inc                      ;         ;
; muleabz.inc                         ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/muleabz.inc                       ;         ;
; mul_lfrg.inc                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/mul_lfrg.inc                      ;         ;
; mul_boothc.inc                      ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/mul_boothc.inc                    ;         ;
; alt_ded_mult.inc                    ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/alt_ded_mult.inc                  ;         ;
; alt_ded_mult_y.inc                  ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                ;         ;
; dffpipe.inc                         ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/dffpipe.inc                       ;         ;
; mpar_add.tdf                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/mpar_add.tdf                      ;         ;
; lpm_add_sub.tdf                     ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                   ;         ;
; addcore.inc                         ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/addcore.inc                       ;         ;
; look_add.inc                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/look_add.inc                      ;         ;
; alt_stratix_add_sub.inc             ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc           ;         ;
; db/add_sub_afh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/add_sub_afh.tdf                  ;         ;
; db/add_sub_efh.tdf                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/add_sub_efh.tdf                  ;         ;
; altshift.tdf                        ; yes             ; Megafunction                                          ; d:/quartus_13.0/quartus/libraries/megafunctions/altshift.tdf                      ;         ;
+-------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 939       ;
;                                             ;           ;
; Total combinational functions               ; 929       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 448       ;
;     -- 3 input functions                    ; 156       ;
;     -- <=2 input functions                  ; 325       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 707       ;
;     -- arithmetic mode                      ; 222       ;
;                                             ;           ;
; Total registers                             ; 296       ;
;     -- Dedicated logic registers            ; 296       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 35        ;
; Total memory bits                           ; 196696    ;
; Embedded Multiplier 9-bit elements          ; 8         ;
; Maximum fan-out node                        ; fin~input ;
; Maximum fan-out                             ; 180       ;
; Total fan-out                               ; 4495      ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |image                                       ; 929 (46)          ; 296 (39)     ; 196696      ; 8            ; 0       ; 4         ; 35   ; 0            ; |image                                                                                                  ; work         ;
;    |LCD_DRV:u3|                              ; 372 (359)         ; 94 (91)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3                                                                                       ; work         ;
;       |cmd_rom:u1|                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3|cmd_rom:u1                                                                            ; work         ;
;       |raminfr:u2|                           ; 8 (0)             ; 2 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3|raminfr:u2                                                                            ; work         ;
;          |altsyncram:RAM_rtl_0|              ; 8 (0)             ; 2 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0                                                       ; work         ;
;             |altsyncram_fh41:auto_generated| ; 8 (0)             ; 2 (2)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0|altsyncram_fh41:auto_generated                        ; work         ;
;                |decode_67a:rden_decode|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0|altsyncram_fh41:auto_generated|decode_67a:rden_decode ; work         ;
;                |decode_dra:decode3|          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0|altsyncram_fh41:auto_generated|decode_dra:decode3     ; work         ;
;       |up_mdu5:u0|                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|LCD_DRV:u3|up_mdu5:u0                                                                            ; work         ;
;    |altsyncram:Serial_available_rtl_0|       ; 0 (0)             ; 0 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|altsyncram:Serial_available_rtl_0                                                                ; work         ;
;       |altsyncram_6sg1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 88          ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|altsyncram:Serial_available_rtl_0|altsyncram_6sg1:auto_generated                                 ; work         ;
;    |lcdControl:u2|                           ; 303 (303)         ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |image|lcdControl:u2                                                                                    ; work         ;
;    |uart:u7|                                 ; 208 (180)         ; 75 (75)      ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |image|uart:u7                                                                                          ; work         ;
;       |lpm_mult:Mult0|                       ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |image|uart:u7|lpm_mult:Mult0                                                                           ; work         ;
;          |mult_fft:auto_generated|           ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |image|uart:u7|lpm_mult:Mult0|mult_fft:auto_generated                                                   ; work         ;
;       |lpm_mult:Mult1|                       ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |image|uart:u7|lpm_mult:Mult1                                                                           ; work         ;
;          |mult_fft:auto_generated|           ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |image|uart:u7|lpm_mult:Mult1|mult_fft:auto_generated                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0|altsyncram_fh41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 32768        ; 6            ; --           ; --           ; 196608 ; None                                ;
; altsyncram:Serial_available_rtl_0|altsyncram_6sg1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 11           ; 8            ; 11           ; 8            ; 88     ; db/image.ram0_image_73128d9.hdl.mif ;
+--------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; uart:u7|countE1                                    ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+-----------------------------------------+-------------------------------------------+
; Register name                           ; Reason for Removal                        ;
+-----------------------------------------+-------------------------------------------+
; uart:u7|outserial[0]                    ; Stuck at GND due to stuck port data_in    ;
; uart:u7|outserial[9]                    ; Stuck at VCC due to stuck port data_in    ;
; LCD_DRV:u3|address_end[14]              ; Merged with LCD_DRV:u3|address_end[12]    ;
; LCD_DRV:u3|address_end[1..11,13]        ; Merged with LCD_DRV:u3|address_end[0]     ;
; LCD_DRV:u3|fsm[7]                       ; Merged with LCD_DRV:u3|fsm[6]             ;
; LCD_DRV:u3|fsm_back[7]                  ; Merged with LCD_DRV:u3|fsm_back[6]        ;
; LCD_DRV:u3|fsm_back[5]                  ; Merged with LCD_DRV:u3|fsm_back[4]        ;
; LCD_DRV:u3|fsm_back2[4..7]              ; Merged with LCD_DRV:u3|fsm_back2[3]       ;
; LCD_DRV:u3|fsm_back2[1,2]               ; Merged with LCD_DRV:u3|fsm_back2[0]       ;
; lcdControl:u2|address_end[1..7,9,10,13] ; Merged with lcdControl:u2|address_end[0]  ;
; lcdControl:u2|address_end[8]            ; Merged with lcdControl:u2|address_end[11] ;
; lcdControl:u2|delaytime[1,3,9..22]      ; Merged with lcdControl:u2|delaytime[0]    ;
; lcdControl:u2|delaytime[4..8]           ; Merged with lcdControl:u2|delaytime[2]    ;
; lcdControl:u2|fsm_back2[5]              ; Merged with lcdControl:u2|fsm_back2[2]    ;
; LCD_DRV:u3|RGB_data[5]                  ; Merged with LCD_DRV:u3|RGB_data[0]        ;
; uart:u7|outserial[1..8]                 ; Stuck at GND due to stuck port data_in    ;
; LCD_DRV:u3|address_end[0]               ; Stuck at GND due to stuck port data_in    ;
; LCD_DRV:u3|RGB_data[0]                  ; Stuck at GND due to stuck port data_in    ;
; uart:u7|FD[0]                           ; Merged with FD[0]                         ;
; uart:u7|FD[1]                           ; Merged with FD[1]                         ;
; LCD_DRV:u3|address_end[12]              ; Stuck at VCC due to stuck port data_in    ;
; LCD_DRV:u3|fsm_back2[3]                 ; Stuck at GND due to stuck port data_in    ;
; lcdControl:u2|address_end[0]            ; Stuck at GND due to stuck port data_in    ;
; lcdControl:u2|address_end[12]           ; Stuck at VCC due to stuck port data_in    ;
; lcdControl:u2|delaytime[0]              ; Stuck at GND due to stuck port data_in    ;
; lcdControl:u2|fsm_back[7]               ; Stuck at GND due to stuck port data_in    ;
; lcdControl:u2|fsm_back2[7]              ; Stuck at GND due to stuck port data_in    ;
; uart:u7|FD[2]                           ; Merged with FD[2]                         ;
; uart:u7|FD[3]                           ; Merged with FD[3]                         ;
; uart:u7|FD[4]                           ; Merged with FD[4]                         ;
; uart:u7|FD[5]                           ; Merged with FD[5]                         ;
; uart:u7|FD[6]                           ; Merged with FD[6]                         ;
; uart:u7|FD[7]                           ; Merged with FD[7]                         ;
; uart:u7|FD[8]                           ; Merged with FD[8]                         ;
; uart:u7|FD[9]                           ; Merged with FD[9]                         ;
; uart:u7|FD[10]                          ; Merged with FD[10]                        ;
; uart:u7|FD[11]                          ; Merged with FD[11]                        ;
; uart:u7|FD[12]                          ; Merged with FD[12]                        ;
; uart:u7|FD[13]                          ; Merged with FD[13]                        ;
; uart:u7|FD[14]                          ; Merged with FD[14]                        ;
; uart:u7|FD[15]                          ; Merged with FD[15]                        ;
; uart:u7|FD[16]                          ; Merged with FD[16]                        ;
; uart:u7|FD[17]                          ; Merged with FD[17]                        ;
; uart:u7|FD[18]                          ; Merged with FD[18]                        ;
; uart:u7|FD[19]                          ; Merged with FD[19]                        ;
; uart:u7|FD[20]                          ; Merged with FD[20]                        ;
; uart:u7|FD[21]                          ; Merged with FD[21]                        ;
; FD[23..50]                              ; Lost fanout                               ;
; uart:u7|FD[25..50]                      ; Lost fanout                               ;
; uart:u7|\Receive:ii1[4]                 ; Stuck at GND due to stuck port data_in    ;
; LCD_DRV:u3|fsm_back[6]                  ; Stuck at GND due to stuck port data_in    ;
; LCD_DRV:u3|fsm[6]                       ; Stuck at GND due to stuck port data_in    ;
; Total Number of Removed Registers = 154 ;                                           ;
+-----------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+----------------------------+---------------------------+----------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------+---------------------------+----------------------------------------+
; LCD_DRV:u3|address_end[12] ; Stuck at VCC              ; LCD_DRV:u3|fsm[6]                      ;
;                            ; due to stuck port data_in ;                                        ;
+----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 296   ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 123   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 161   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LCD_DRV:u3|RES                         ; 2       ;
; LCD_DRV:u3|CS                          ; 2       ;
; LCD_DRV:u3|SCL                         ; 3       ;
; LCD_DRV:u3|bit_cnt[2]                  ; 18      ;
; LCD_DRV:u3|bit_cnt[0]                  ; 32      ;
; LCD_DRV:u3|bit_cnt[1]                  ; 17      ;
; LCD_DRV:u3|lcd_busy                    ; 19      ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                 ;
+-------------------------------------+---------------------------------+------+
; Register Name                       ; Megafunction                    ; Type ;
+-------------------------------------+---------------------------------+------+
; LCD_DRV:u3|raminfr:u2|read_a[0..14] ; LCD_DRV:u3|raminfr:u2|RAM_rtl_0 ; RAM  ;
+-------------------------------------+---------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |image|LCD_DRV:u3|RGB_data[2]        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |image|LCD_DRV:u3|RGB_data[3]        ;
; 256:1              ; 7 bits    ; 1190 LEs      ; 21 LEs               ; 1169 LEs               ; Yes        ; |image|lcdControl:u2|fsm_back2[1]    ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 40 LEs               ; 1320 LEs               ; Yes        ; |image|lcdControl:u2|fsm_back[0]     ;
; 256:1              ; 4 bits    ; 680 LEs       ; 4 LEs                ; 676 LEs                ; Yes        ; |image|lcdControl:u2|address_end[14] ;
; 256:1              ; 6 bits    ; 1020 LEs      ; 12 LEs               ; 1008 LEs               ; Yes        ; |image|lcdControl:u2|lcd_color[5]    ;
; 36:1               ; 15 bits   ; 360 LEs       ; 15 LEs               ; 345 LEs                ; Yes        ; |image|LCD_DRV:u3|a2[5]              ;
; 130:1              ; 2 bits    ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |image|LCD_DRV:u3|fsm_back2[3]       ;
; 128:1              ; 25 bits   ; 2125 LEs      ; 25 LEs               ; 2100 LEs               ; Yes        ; |image|LCD_DRV:u3|delay_1[24]        ;
; 258:1              ; 15 bits   ; 2580 LEs      ; 30 LEs               ; 2550 LEs               ; Yes        ; |image|lcdControl:u2|lcd_address[7]  ;
; 40:1               ; 15 bits   ; 390 LEs       ; 30 LEs               ; 360 LEs                ; Yes        ; |image|LCD_DRV:u3|address[8]         ;
; 259:1              ; 26 bits   ; 4472 LEs      ; 26 LEs               ; 4446 LEs               ; Yes        ; |image|lcdControl:u2|delay_1[19]     ;
; 45:1               ; 2 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; Yes        ; |image|LCD_DRV:u3|fsm_back[0]        ;
; 268:1              ; 2 bits    ; 356 LEs       ; 58 LEs               ; 298 LEs                ; Yes        ; |image|lcdControl:u2|fsm[6]          ;
; 128:1              ; 3 bits    ; 255 LEs       ; 3 LEs                ; 252 LEs                ; Yes        ; |image|LCD_DRV:u3|bit_cnt[2]         ;
; 256:1              ; 2 bits    ; 340 LEs       ; 2 LEs                ; 338 LEs                ; Yes        ; |image|lcdControl:u2|delaytime[0]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |image|LCD_DRV:u3|fsm                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for altsyncram:Serial_available_rtl_0|altsyncram_6sg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0|altsyncram_fh41:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_DRV:u3|raminfr:u2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; bits           ; 6     ; Signed Integer                            ;
; addr_bits      ; 15    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:Serial_available_rtl_0        ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                           ; Untyped        ;
; WIDTH_A                            ; 8                                   ; Untyped        ;
; WIDTHAD_A                          ; 4                                   ; Untyped        ;
; NUMWORDS_A                         ; 11                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 8                                   ; Untyped        ;
; WIDTHAD_B                          ; 4                                   ; Untyped        ;
; NUMWORDS_B                         ; 11                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; db/image.ram0_image_73128d9.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6sg1                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 6                    ; Untyped                         ;
; WIDTHAD_A                          ; 15                   ; Untyped                         ;
; NUMWORDS_A                         ; 32768                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_fh41      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart:u7|lpm_mult:Mult1            ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26          ; Untyped             ;
; LPM_WIDTHB                                     ; 14          ; Untyped             ;
; LPM_WIDTHP                                     ; 40          ; Untyped             ;
; LPM_WIDTHR                                     ; 40          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart:u7|lpm_mult:Mult0            ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26          ; Untyped             ;
; LPM_WIDTHB                                     ; 14          ; Untyped             ;
; LPM_WIDTHP                                     ; 40          ; Untyped             ;
; LPM_WIDTHR                                     ; 40          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lcdControl:u2|lpm_mult:Mult0      ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9           ; Untyped             ;
; LPM_WIDTHB                                     ; 6           ; Untyped             ;
; LPM_WIDTHP                                     ; 15          ; Untyped             ;
; LPM_WIDTHR                                     ; 15          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; altsyncram:Serial_available_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                  ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 11                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 8                                          ;
;     -- NUMWORDS_B                         ; 11                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 6                                          ;
;     -- NUMWORDS_A                         ; 32768                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                       ;
+---------------------------------------+------------------------------+
; Name                                  ; Value                        ;
+---------------------------------------+------------------------------+
; Number of entity instances            ; 3                            ;
; Entity Instance                       ; uart:u7|lpm_mult:Mult1       ;
;     -- LPM_WIDTHA                     ; 26                           ;
;     -- LPM_WIDTHB                     ; 14                           ;
;     -- LPM_WIDTHP                     ; 40                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; uart:u7|lpm_mult:Mult0       ;
;     -- LPM_WIDTHA                     ; 26                           ;
;     -- LPM_WIDTHB                     ; 14                           ;
;     -- LPM_WIDTHP                     ; 40                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
; Entity Instance                       ; lcdControl:u2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                            ;
;     -- LPM_WIDTHB                     ; 6                            ;
;     -- LPM_WIDTHP                     ; 15                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                           ;
;     -- INPUT_B_IS_CONSTANT            ; YES                          ;
;     -- USE_EAB                        ; OFF                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                           ;
+---------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_generator:u1"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk_1mhz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_1khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_100hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk_1hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 25 10:47:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off image -c image
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning (12125): Using design file image.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: image-beh
    Info (12023): Found entity 1: image
Info (12127): Elaborating entity "image" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at image.vhd(66): object "clk_1KHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at image.vhd(66): object "clk_1MHz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at image.vhd(66): object "clk_100hz" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at image.vhd(66): object "clk_1hz" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at image.vhd(75): used implicit default value for signal "T_SBUF" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at image.vhd(91): used initial value expression for variable "Serial_max" because variable was never assigned a value
Warning (12125): Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clock_generator-beh
    Info (12023): Found entity 1: clock_generator
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:u1"
Warning (12125): Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lcdControl-behavioral
    Info (12023): Found entity 1: lcdControl
Info (12128): Elaborating entity "lcdControl" for hierarchy "lcdControl:u2"
Warning (10036): Verilog HDL or VHDL warning at lcdcontrol.vhd(30): object "Serial_available" assigned a value but never read
Warning (12125): Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LCD_DRV-beh
    Info (12023): Found entity 1: LCD_DRV
Info (12128): Elaborating entity "LCD_DRV" for hierarchy "LCD_DRV:u3"
Warning (10036): Verilog HDL or VHDL warning at lcd_drv.vhd(67): object "address_start" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_drv.vhd(68): object "disp_color" assigned a value but never read
Warning (12125): Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: up_mdu5-beh
    Info (12023): Found entity 1: up_mdu5
Info (12128): Elaborating entity "up_mdu5" for hierarchy "LCD_DRV:u3|up_mdu5:u0"
Warning (12125): Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cmd_rom
Info (12128): Elaborating entity "cmd_rom" for hierarchy "LCD_DRV:u3|cmd_rom:u1"
Warning (10030): Net "romA.data_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "romA.waddr_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "romA.we_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (12125): Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: raminfr-behavioral
    Info (12023): Found entity 1: raminfr
Info (12128): Elaborating entity "raminfr" for hierarchy "LCD_DRV:u3|raminfr:u2"
Warning (12125): Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: uart-main
    Info (12023): Found entity 1: uart
Info (12128): Elaborating entity "uart" for hierarchy "uart:u7"
Warning (10631): VHDL Process Statement warning at uart.vhd(51): inferring latch(es) for signal or variable "countE1", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at uart.vhd(73): signal "countE2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "countE1" at uart.vhd(51)
Warning (276027): Inferred dual-clock RAM node "Serial_available_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Critical Warning (127005): Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File "C:/Users/willy7086/Desktop/Quartus/VHDL/image/db/image.ram0_cmd_rom_565410ab.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Serial_available_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 11
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 11
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/image.ram0_image_73128d9.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "LCD_DRV:u3|raminfr:u2|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart:u7|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "uart:u7|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "lcdControl:u2|Mult0"
Info (12130): Elaborated megafunction instantiation "altsyncram:Serial_available_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:Serial_available_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "11"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "11"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/image.ram0_image_73128d9.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6sg1.tdf
    Info (12023): Found entity 1: altsyncram_6sg1
Info (12130): Elaborated megafunction instantiation "LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "LCD_DRV:u3|raminfr:u2|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf
    Info (12023): Found entity 1: altsyncram_fh41
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info (12023): Found entity 1: decode_dra
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_67a.tdf
    Info (12023): Found entity 1: decode_67a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf
    Info (12023): Found entity 1: mux_rlb
Info (12130): Elaborated megafunction instantiation "uart:u7|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "uart:u7|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "26"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fft.tdf
    Info (12023): Found entity 1: mult_fft
Info (12130): Elaborated megafunction instantiation "lcdControl:u2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lcdControl:u2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lcdControl:u2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lcdControl:u2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lcdControl:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lcdControl:u2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lcdControl:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lcdControl:u2|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh
Info (12131): Elaborated megafunction instantiation "lcdControl:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lcdControl:u2|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "lcdControl:u2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lcdControl:u2|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf
    Info (12023): Found entity 1: add_sub_efh
Info (12131): Elaborated megafunction instantiation "lcdControl:u2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lcdControl:u2|lpm_mult:Mult0"
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BL" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dipsw1[4]"
    Warning (15610): No output dependent on input pin "dipsw1[5]"
    Warning (15610): No output dependent on input pin "dipsw1[6]"
    Warning (15610): No output dependent on input pin "dipsw1[7]"
Info (21057): Implemented 1021 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 946 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4704 megabytes
    Info: Processing ended: Sun Oct 25 10:47:42 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


