
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.52+102 (git sha1 b69394783, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

-- Parsing `rtl/cache_wrapper.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: rtl/cache_wrapper.v
Parsing Verilog input from `rtl/cache_wrapper.v' to AST representation.
Storing AST representation for module `$abstract\prim_arbiter_ppc'.
Storing AST representation for module `$abstract\prim_cdc_rand_delay'.
Storing AST representation for module `$abstract\prim_count'.
Storing AST representation for module `$abstract\prim_fifo_async'.
Storing AST representation for module `$abstract\prim_fifo_async_simple'.
Storing AST representation for module `$abstract\prim_fifo_async_sram_adapter'.
Storing AST representation for module `$abstract\prim_fifo_sync'.
Storing AST representation for module `$abstract\prim_fifo_sync_cnt'.
Storing AST representation for module `$abstract\prim_filter'.
Storing AST representation for module `$abstract\prim_filter_ctr'.
Storing AST representation for module `$abstract\prim_flop'.
Storing AST representation for module `$abstract\prim_flop_2sync'.
Storing AST representation for module `$abstract\prim_secded_inv_39_32_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_39_32_enc'.
Storing AST representation for module `$abstract\prim_secded_inv_64_57_dec'.
Storing AST representation for module `$abstract\prim_secded_inv_64_57_enc'.
Storing AST representation for module `$abstract\prim_subreg'.
Storing AST representation for module `$abstract\prim_subreg_arb'.
Storing AST representation for module `$abstract\prim_subreg_ext'.
Storing AST representation for module `$abstract\prim_sync_reqack'.
Storing AST representation for module `$abstract\sram2tlul'.
Storing AST representation for module `$abstract\tlul_adapter_host'.
Storing AST representation for module `$abstract\tlul_adapter_reg'.
Storing AST representation for module `$abstract\tlul_adapter_sram'.
Storing AST representation for module `$abstract\tlul_assert'.
Storing AST representation for module `$abstract\tlul_assert_multiple'.
Storing AST representation for module `$abstract\tlul_cmd_intg_chk'.
Storing AST representation for module `$abstract\tlul_cmd_intg_gen'.
Storing AST representation for module `$abstract\tlul_data_integ_dec'.
Storing AST representation for module `$abstract\tlul_data_integ_enc'.
Storing AST representation for module `$abstract\tlul_err'.
Storing AST representation for module `$abstract\tlul_err_resp'.
Storing AST representation for module `$abstract\tlul_fifo_async'.
Storing AST representation for module `$abstract\tlul_fifo_sync'.
Storing AST representation for module `$abstract\tlul_rsp_intg_chk'.
Storing AST representation for module `$abstract\tlul_rsp_intg_gen'.
Storing AST representation for module `$abstract\tlul_socket_1n'.
Storing AST representation for module `$abstract\tlul_socket_m1'.
Storing AST representation for module `$abstract\tlul_sram_byte'.
Storing AST representation for module `$abstract\cache_wrapper'.
Storing AST representation for module `$abstract\cache_wrapper_reg_top'.
Storing AST representation for module `$abstract\prim_ram'.
Successfully finished Verilog frontend.

-- Running command `prep -top cache_wrapper; select -module cache_wrapper; show -width -format dot -prefix syn/plots/cache_wrapper_presyn' --

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\cache_wrapper'.
Generating RTLIL representation for module `\cache_wrapper'.
Warning: Replacing memory \tag_meta_array with list of registers. See rtl/cache_wrapper.v:8862, rtl/cache_wrapper.v:8837

2.2.1. Analyzing design hierarchy..
Top module:  \cache_wrapper
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Generating RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128

2.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Generating RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Reprocessing module cache_wrapper because instantiated module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram has become available.
Generating RTLIL representation for module `\cache_wrapper'.
Warning: Replacing memory \tag_meta_array with list of registers. See rtl/cache_wrapper.v:8862, rtl/cache_wrapper.v:8837

2.2.4. Analyzing design hierarchy..
Top module:  \cache_wrapper
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 32
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Parameter \ADDR_WIDTH = 7
Parameter \DATA_WIDTH = 11
Parameter \MEM_DEPTH = 128
Found cached RTLIL representation for module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.

2.2.5. Analyzing design hierarchy..
Top module:  \cache_wrapper
Used module:     $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram
Used module:     $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram

2.2.6. Analyzing design hierarchy..
Top module:  \cache_wrapper
Used module:     $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram
Used module:     $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram
Removing unused module `$abstract\prim_ram'.
Removing unused module `$abstract\cache_wrapper_reg_top'.
Removing unused module `$abstract\cache_wrapper'.
Removing unused module `$abstract\tlul_sram_byte'.
Removing unused module `$abstract\tlul_socket_m1'.
Removing unused module `$abstract\tlul_socket_1n'.
Removing unused module `$abstract\tlul_rsp_intg_gen'.
Removing unused module `$abstract\tlul_rsp_intg_chk'.
Removing unused module `$abstract\tlul_fifo_sync'.
Removing unused module `$abstract\tlul_fifo_async'.
Removing unused module `$abstract\tlul_err_resp'.
Removing unused module `$abstract\tlul_err'.
Removing unused module `$abstract\tlul_data_integ_enc'.
Removing unused module `$abstract\tlul_data_integ_dec'.
Removing unused module `$abstract\tlul_cmd_intg_gen'.
Removing unused module `$abstract\tlul_cmd_intg_chk'.
Removing unused module `$abstract\tlul_assert_multiple'.
Removing unused module `$abstract\tlul_assert'.
Removing unused module `$abstract\tlul_adapter_sram'.
Removing unused module `$abstract\tlul_adapter_reg'.
Removing unused module `$abstract\tlul_adapter_host'.
Removing unused module `$abstract\sram2tlul'.
Removing unused module `$abstract\prim_sync_reqack'.
Removing unused module `$abstract\prim_subreg_ext'.
Removing unused module `$abstract\prim_subreg_arb'.
Removing unused module `$abstract\prim_subreg'.
Removing unused module `$abstract\prim_secded_inv_64_57_enc'.
Removing unused module `$abstract\prim_secded_inv_64_57_dec'.
Removing unused module `$abstract\prim_secded_inv_39_32_enc'.
Removing unused module `$abstract\prim_secded_inv_39_32_dec'.
Removing unused module `$abstract\prim_flop_2sync'.
Removing unused module `$abstract\prim_flop'.
Removing unused module `$abstract\prim_filter_ctr'.
Removing unused module `$abstract\prim_filter'.
Removing unused module `$abstract\prim_fifo_sync_cnt'.
Removing unused module `$abstract\prim_fifo_sync'.
Removing unused module `$abstract\prim_fifo_async_sram_adapter'.
Removing unused module `$abstract\prim_fifo_async_simple'.
Removing unused module `$abstract\prim_fifo_async'.
Removing unused module `$abstract\prim_count'.
Removing unused module `$abstract\prim_cdc_rand_delay'.
Removing unused module `$abstract\prim_arbiter_ppc'.
Removed 42 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
Found and cleaned up 1 empty switch in `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:0$498'.
Removing empty process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:0$498'.
Found and cleaned up 1 empty switch in `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:0$515'.
Removing empty process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:0$515'.
Cleaned up 5 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$rtl/cache_wrapper.v:0$984 in module cache_wrapper.
Marked 1 switch rules as full_case in process $proc$rtl/cache_wrapper.v:0$984 in module cache_wrapper.
Removed 1 dead cases from process $proc$rtl/cache_wrapper.v:8802$938 in module cache_wrapper.
Marked 9 switch rules as full_case in process $proc$rtl/cache_wrapper.v:8802$938 in module cache_wrapper.
Marked 2 switch rules as full_case in process $proc$rtl/cache_wrapper.v:8764$667 in module cache_wrapper.
Marked 1 switch rules as full_case in process $proc$rtl/cache_wrapper.v:8755$665 in module cache_wrapper.
Marked 3 switch rules as full_case in process $proc$rtl/cache_wrapper.v:9439$483 in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Marked 3 switch rules as full_case in process $proc$rtl/cache_wrapper.v:9439$500 in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
Removed a total of 2 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 168 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~19 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$988'.
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$987'.
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$984'.
     1/1: $1$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8973$535_DATA[31:0]$986
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
     1/44: $6\state_n[2:0]
     2/44: $2\data_wdata_way[31:0]
     3/44: $2\data_we_way[1:0]
     4/44: $2$bitselwrite$pos$rtl/cache_wrapper.v:8913$519[0:0]$966
     5/44: $2\tag_wdata_way[10:0]
     6/44: $2\tag_we_way[1:0]
     7/44: $2$bitselwrite$pos$rtl/cache_wrapper.v:8909$518[0:0]$965
     8/44: $5\state_n[2:0]
     9/44: $2$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$534_DATA[31:0]$964
    10/44: $2$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$533_DATA[10:0]$963
    11/44: $4\state_n[2:0]
    12/44: $3$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_DATA[10:0]$962
    13/44: $3\state_n[2:0]
    14/44: $2$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_DATA[10:0]$960
    15/44: $2$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_ADDR[0:0]$959
    16/44: $2\repl_way[0:0]
    17/44: $3\hit_way[0:0]
    18/44: $3\hit[0:0]
    19/44: $2\hit_way[0:0]
    20/44: $2\hit[0:0]
    21/44: $2\state_n[2:0]
    22/44: $1\state_n[2:0]
    23/44: $1$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$534_DATA[31:0]$954
    24/44: $1$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$534_ADDR[0:0]$953
    25/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$533_DATA[10:0]$952
    26/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$533_ADDR[0:0]$951
    27/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_DATA[10:0]$950
    28/44: $1$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_ADDR[0:0]$949
    29/44: $1$bitselwrite$pos$rtl/cache_wrapper.v:8913$519[0:0]$948
    30/44: $1$bitselwrite$pos$rtl/cache_wrapper.v:8909$518[0:0]$947
    31/44: $1\tag_meta_array[1][10:0]
    32/44: $1\tag_meta_array[0][10:0]
    33/44: $1\sv2v_autoblock_3.w[31:0]
    34/44: $1\repl_way[0:0]
    35/44: $1\hit_way[0:0]
    36/44: $1\hit[0:0]
    37/44: $1\data_we_way[1:0]
    38/44: $1\data_wdata_way[31:0]
    39/44: $1\tag_we_way[1:0]
    40/44: $1\tag_wdata_way[10:0]
    41/44: $1\mem_wdata_o[31:0]
    42/44: $1\mem_adr_o[15:0]
    43/44: $1\mem_we_o[0:0]
    44/44: $1\mem_valid_o[0:0]
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
     1/138: $2$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_EN[0:0]$935
     2/138: $2$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_DATA[0:0]$934
     3/138: $2$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_ADDR[6:0]$933
     4/138: $1\sv2v_autoblock_1.i[31:0]
     5/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$663_EN[0:0]$927
     6/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$662_EN[0:0]$926
     7/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$661_EN[0:0]$925
     8/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$660_EN[0:0]$924
     9/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$659_EN[0:0]$923
    10/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$658_EN[0:0]$922
    11/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$657_EN[0:0]$921
    12/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$656_EN[0:0]$920
    13/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$655_EN[0:0]$919
    14/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$654_EN[0:0]$918
    15/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$653_EN[0:0]$917
    16/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$652_EN[0:0]$916
    17/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$651_EN[0:0]$915
    18/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$650_EN[0:0]$914
    19/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$649_EN[0:0]$913
    20/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$648_EN[0:0]$912
    21/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$647_EN[0:0]$911
    22/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$646_EN[0:0]$910
    23/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$645_EN[0:0]$909
    24/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$644_EN[0:0]$908
    25/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$643_EN[0:0]$907
    26/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$642_EN[0:0]$906
    27/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$641_EN[0:0]$905
    28/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$640_EN[0:0]$904
    29/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$639_EN[0:0]$903
    30/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$638_EN[0:0]$902
    31/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$637_EN[0:0]$901
    32/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$636_EN[0:0]$900
    33/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$635_EN[0:0]$899
    34/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$634_EN[0:0]$898
    35/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$633_EN[0:0]$897
    36/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$632_EN[0:0]$896
    37/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$631_EN[0:0]$895
    38/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$630_EN[0:0]$894
    39/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$629_EN[0:0]$893
    40/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$628_EN[0:0]$892
    41/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$627_EN[0:0]$891
    42/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$626_EN[0:0]$890
    43/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$625_EN[0:0]$889
    44/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$624_EN[0:0]$888
    45/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$623_EN[0:0]$887
    46/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$622_EN[0:0]$886
    47/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$621_EN[0:0]$885
    48/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$620_EN[0:0]$884
    49/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$619_EN[0:0]$883
    50/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$618_EN[0:0]$882
    51/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$617_EN[0:0]$881
    52/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$616_EN[0:0]$880
    53/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$615_EN[0:0]$879
    54/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$614_EN[0:0]$878
    55/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$613_EN[0:0]$877
    56/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$612_EN[0:0]$876
    57/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$611_EN[0:0]$875
    58/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$610_EN[0:0]$874
    59/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$609_EN[0:0]$873
    60/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$608_EN[0:0]$872
    61/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$607_EN[0:0]$871
    62/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$606_EN[0:0]$870
    63/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$605_EN[0:0]$869
    64/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$604_EN[0:0]$868
    65/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$603_EN[0:0]$867
    66/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$602_EN[0:0]$866
    67/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$601_EN[0:0]$865
    68/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$600_EN[0:0]$864
    69/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$599_EN[0:0]$863
    70/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$598_EN[0:0]$862
    71/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$597_EN[0:0]$861
    72/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$596_EN[0:0]$860
    73/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$595_EN[0:0]$859
    74/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$594_EN[0:0]$858
    75/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$593_EN[0:0]$857
    76/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$592_EN[0:0]$856
    77/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$591_EN[0:0]$855
    78/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$590_EN[0:0]$854
    79/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$589_EN[0:0]$853
    80/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$588_EN[0:0]$852
    81/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$587_EN[0:0]$851
    82/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$586_EN[0:0]$850
    83/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$585_EN[0:0]$849
    84/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$584_EN[0:0]$848
    85/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$583_EN[0:0]$847
    86/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$582_EN[0:0]$846
    87/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$581_EN[0:0]$845
    88/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$580_EN[0:0]$844
    89/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$579_EN[0:0]$843
    90/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$578_EN[0:0]$842
    91/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$577_EN[0:0]$841
    92/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$576_EN[0:0]$840
    93/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$575_EN[0:0]$839
    94/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$574_EN[0:0]$838
    95/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$573_EN[0:0]$837
    96/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$572_EN[0:0]$836
    97/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$571_EN[0:0]$835
    98/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$570_EN[0:0]$834
    99/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$569_EN[0:0]$833
   100/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$568_EN[0:0]$832
   101/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$567_EN[0:0]$831
   102/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$566_EN[0:0]$830
   103/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$565_EN[0:0]$829
   104/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$564_EN[0:0]$828
   105/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$563_EN[0:0]$827
   106/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$562_EN[0:0]$826
   107/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$561_EN[0:0]$825
   108/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$560_EN[0:0]$824
   109/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$559_EN[0:0]$823
   110/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$558_EN[0:0]$822
   111/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$557_EN[0:0]$821
   112/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$556_EN[0:0]$820
   113/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$555_EN[0:0]$819
   114/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$554_EN[0:0]$818
   115/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$553_EN[0:0]$817
   116/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$552_EN[0:0]$816
   117/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$551_EN[0:0]$815
   118/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$550_EN[0:0]$814
   119/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$549_EN[0:0]$813
   120/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$548_EN[0:0]$812
   121/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$547_EN[0:0]$811
   122/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$546_EN[0:0]$810
   123/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$545_EN[0:0]$809
   124/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$544_EN[0:0]$808
   125/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$543_EN[0:0]$807
   126/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$542_EN[0:0]$806
   127/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$541_EN[0:0]$805
   128/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$540_EN[0:0]$804
   129/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$539_EN[0:0]$803
   130/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$538_EN[0:0]$802
   131/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$537_EN[0:0]$801
   132/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$536_EN[0:0]$800
   133/138: $0\cpu_wdata_reg[31:0]
   134/138: $0\cpu_we_reg[0:0]
   135/138: $0\cpu_adr_reg[15:0]
   136/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_EN[0:0]$930
   137/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_DATA[0:0]$929
   138/138: $1$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_ADDR[6:0]$928
Creating decoders for process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8755$665'.
     1/1: $0\state_r[2:0]
Creating decoders for process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$483'.
     1/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$496
     2/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$482_DATA[31:0]$495
     3/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$482_ADDR[6:0]$494
     4/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$493
     5/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$482_DATA[31:0]$492
     6/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$482_ADDR[6:0]$491
     7/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$490
     8/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$482_DATA[31:0]$489
     9/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$482_ADDR[6:0]$488
    10/10: $0\rdata_o[31:0]
Creating decoders for process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$500'.
     1/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$513
     2/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$499_DATA[10:0]$512
     3/10: $3$memwr$\mem$rtl/cache_wrapper.v:9449$499_ADDR[6:0]$511
     4/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$510
     5/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$499_DATA[10:0]$509
     6/10: $2$memwr$\mem$rtl/cache_wrapper.v:9449$499_ADDR[6:0]$508
     7/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$507
     8/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$499_DATA[10:0]$506
     9/10: $1$memwr$\mem$rtl/cache_wrapper.v:9449$499_ADDR[6:0]$505
    10/10: $0\rdata_o[10:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cache_wrapper.\_sv2v_0' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$988'.
No latch inferred for signal `\cache_wrapper.\tag_rdata_way[0]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$987'.
No latch inferred for signal `\cache_wrapper.\tag_rdata_way[1]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$987'.
No latch inferred for signal `\cache_wrapper.\data_rdata_way[0]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$987'.
No latch inferred for signal `\cache_wrapper.\data_rdata_way[1]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$987'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8973$535_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$984'.
No latch inferred for signal `\cache_wrapper.\mem_valid_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\mem_we_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\mem_adr_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\mem_wdata_o' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\state_n' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\tag_wdata_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\tag_we_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\data_wdata_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\data_we_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\hit' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\hit_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\repl_way' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\sv2v_autoblock_2.w' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\tag_meta_array[0]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.\tag_meta_array[1]' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$bitselwrite$pos$rtl/cache_wrapper.v:8909$518' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$bitselwrite$pos$rtl/cache_wrapper.v:8913$519' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_ADDR' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$533_ADDR' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8891$533_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$534_ADDR' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
No latch inferred for signal `\cache_wrapper.$mem2reg_rd$\data_rdata_way$rtl/cache_wrapper.v:8893$534_DATA' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
Latch inferred for signal `\cache_wrapper.\sv2v_autoblock_3.w' from process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938': $auto$proc_dlatch.cc:432:proc_dlatch$1847

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cache_wrapper.\cpu_we_reg' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `\cache_wrapper.\cpu_adr_reg' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `\cache_wrapper.\cpu_wdata_reg' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `\cache_wrapper.\sv2v_autoblock_1.i' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$536_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$537_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$538_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$539_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$540_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$541_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$542_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$543_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$544_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$545_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$546_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$547_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$548_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$549_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$550_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$551_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$552_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$553_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$554_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$555_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$556_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$557_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$558_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1874' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$559_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1875' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$560_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1876' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$561_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1877' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$562_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1878' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$563_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1879' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$564_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1880' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$565_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1881' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$566_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1882' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$567_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1883' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$568_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1884' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$569_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1885' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$570_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1886' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$571_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$572_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1888' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$573_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$574_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$575_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$576_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$577_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$578_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$579_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1895' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$580_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1896' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$581_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1897' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$582_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1898' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$583_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1899' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$584_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1900' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$585_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1901' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$586_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1902' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$587_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1903' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$588_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1904' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$589_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1905' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$590_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1906' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$591_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1907' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$592_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1908' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$593_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1909' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$594_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1910' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$595_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1911' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$596_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1912' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$597_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1913' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$598_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1914' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$599_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$600_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$601_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$602_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$603_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$604_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1920' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$605_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1921' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$606_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1922' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$607_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1923' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$608_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1924' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$609_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1925' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$610_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1926' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$611_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1927' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$612_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1928' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$613_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1929' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$614_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$615_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$616_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$617_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$618_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1934' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$619_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$620_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$621_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$622_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$623_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$624_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$625_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1941' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$626_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1942' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$627_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1943' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$628_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1944' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$629_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1945' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$630_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1946' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$631_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1947' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$632_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1948' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$633_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1949' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$634_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1950' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$635_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1951' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$636_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1952' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$637_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1953' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$638_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1954' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$639_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1955' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$640_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1956' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$641_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1957' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$642_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1958' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$643_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1959' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$644_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1960' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$645_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1961' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$646_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1962' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$647_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1963' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$648_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1964' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$649_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1965' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$650_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1966' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$651_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1967' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$652_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1968' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$653_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1969' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$654_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1970' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$655_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1971' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$656_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1972' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$657_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1973' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$658_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1974' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$659_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1975' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$660_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1976' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$661_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1977' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$662_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1978' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8781$663_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1979' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_ADDR' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1980' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_DATA' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1981' with positive edge clock.
Creating register for signal `\cache_wrapper.$memwr$\repl_ptr$rtl/cache_wrapper.v:8795$664_EN' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
  created $dff cell `$procdff$1982' with positive edge clock.
Creating register for signal `\cache_wrapper.\state_r' using process `\cache_wrapper.$proc$rtl/cache_wrapper.v:8755$665'.
  created $dff cell `$procdff$1983' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.\rdata_o' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$483'.
  created $dff cell `$procdff$1984' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$482_ADDR' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$483'.
  created $dff cell `$procdff$1985' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$482_DATA' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$483'.
  created $dff cell `$procdff$1986' with positive edge clock.
Creating register for signal `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN' using process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$483'.
  created $dff cell `$procdff$1987' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.\rdata_o' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$500'.
  created $dff cell `$procdff$1988' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$499_ADDR' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$500'.
  created $dff cell `$procdff$1989' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$499_DATA' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$500'.
  created $dff cell `$procdff$1990' with positive edge clock.
Creating register for signal `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN' using process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$500'.
  created $dff cell `$procdff$1991' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:0$988'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:0$987'.
Found and cleaned up 1 empty switch in `\cache_wrapper.$proc$rtl/cache_wrapper.v:0$984'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:0$984'.
Found and cleaned up 9 empty switches in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:8802$938'.
Found and cleaned up 2 empty switches in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:8764$667'.
Found and cleaned up 1 empty switch in `\cache_wrapper.$proc$rtl/cache_wrapper.v:8755$665'.
Removing empty process `cache_wrapper.$proc$rtl/cache_wrapper.v:8755$665'.
Found and cleaned up 3 empty switches in `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$483'.
Removing empty process `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.$proc$rtl/cache_wrapper.v:9439$483'.
Found and cleaned up 3 empty switches in `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$500'.
Removing empty process `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.$proc$rtl/cache_wrapper.v:9439$500'.
Cleaned up 19 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
<suppressed ~165 debug messages>
Optimizing module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
<suppressed ~10 debug messages>
Optimizing module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
<suppressed ~10 debug messages>

2.4. Executing FUTURE pass.

2.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module cache_wrapper.
Optimizing module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Optimizing module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.

2.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cache_wrapper..
Finding unused cells or wires in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram..
Finding unused cells or wires in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram..
Removed 185 unused cells and 820 unused wires.
<suppressed ~194 debug messages>

2.7. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram...
Checking module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram...
Checking module cache_wrapper...
Found and reported 0 problems.

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Optimizing module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
Optimizing module cache_wrapper.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Finding identical cells in module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Finding identical cells in module `\cache_wrapper'.
<suppressed ~90 debug messages>
Removed a total of 30 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1715.
    dead port 2/2 on $mux $procmux$1718.
    dead port 2/2 on $mux $procmux$1724.
    dead port 2/2 on $mux $procmux$1727.
    dead port 2/2 on $mux $procmux$1733.
    dead port 2/2 on $mux $procmux$1736.
    dead port 2/2 on $mux $procmux$1742.
    dead port 2/2 on $mux $procmux$1748.
    dead port 2/2 on $mux $procmux$1754.
Running muxtree optimizer on module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1778.
    dead port 2/2 on $mux $procmux$1781.
    dead port 2/2 on $mux $procmux$1787.
    dead port 2/2 on $mux $procmux$1790.
    dead port 2/2 on $mux $procmux$1796.
    dead port 2/2 on $mux $procmux$1799.
    dead port 2/2 on $mux $procmux$1805.
    dead port 2/2 on $mux $procmux$1811.
    dead port 2/2 on $mux $procmux$1817.
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1004.
    dead port 2/2 on $mux $procmux$1011.
    dead port 2/2 on $mux $procmux$1025.
    dead port 2/2 on $mux $procmux$1032.
    dead port 2/2 on $mux $procmux$1047.
    dead port 2/2 on $mux $procmux$1052.
    dead port 2/2 on $mux $procmux$1057.
    dead port 1/2 on $mux $procmux$1067.
    dead port 2/2 on $mux $procmux$1069.
    dead port 2/2 on $mux $procmux$1090.
    dead port 2/2 on $mux $procmux$1126.
    dead port 2/2 on $mux $procmux$1143.
    dead port 2/2 on $mux $procmux$1152.
    dead port 2/2 on $mux $procmux$1163.
    dead port 2/2 on $mux $procmux$1289.
    dead port 2/2 on $mux $procmux$1295.
    dead port 2/2 on $mux $procmux$1301.
    dead port 2/2 on $mux $procmux$997.
Removed 36 multiplexer ports.
<suppressed ~155 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
    Consolidated identical input bits for $mux cell $procmux$1713:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$1713_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1713_Y [0]
      New connections: $procmux$1713_Y [31:1] = { $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] $procmux$1713_Y [0] }
  Optimizing cells in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
    Consolidated identical input bits for $mux cell $procmux$1739:
      Old ports: A=0, B=$3$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$496, Y=$procmux$1739_Y
      New ports: A=1'0, B=$procmux$1713_Y [0], Y=$procmux$1739_Y [0]
      New connections: $procmux$1739_Y [31:1] = { $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] $procmux$1739_Y [0] }
  Optimizing cells in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
    Consolidated identical input bits for $mux cell $procmux$1757:
      Old ports: A=0, B=$2$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$493, Y=$0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486
      New ports: A=1'0, B=$procmux$1739_Y [0], Y=$0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0]
      New connections: $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [31:1] = { $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$482_EN[31:0]$486 [0] }
  Optimizing cells in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
  Optimizing cells in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
    Consolidated identical input bits for $mux cell $procmux$1776:
      Old ports: A=11'00000000000, B=11'11111111111, Y=$procmux$1776_Y
      New ports: A=1'0, B=1'1, Y=$procmux$1776_Y [0]
      New connections: $procmux$1776_Y [10:1] = { $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] $procmux$1776_Y [0] }
  Optimizing cells in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
    Consolidated identical input bits for $mux cell $procmux$1802:
      Old ports: A=11'00000000000, B=$3$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$513, Y=$procmux$1802_Y
      New ports: A=1'0, B=$procmux$1776_Y [0], Y=$procmux$1802_Y [0]
      New connections: $procmux$1802_Y [10:1] = { $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] $procmux$1802_Y [0] }
  Optimizing cells in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
    Consolidated identical input bits for $mux cell $procmux$1820:
      Old ports: A=11'00000000000, B=$2$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$510, Y=$0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503
      New ports: A=1'0, B=$procmux$1802_Y [0], Y=$0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0]
      New connections: $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [10:1] = { $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] $0$memwr$\mem$rtl/cache_wrapper.v:9449$499_EN[10:0]$503 [0] }
  Optimizing cells in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
  Optimizing cells in module \cache_wrapper.
    New ctrl vector for $pmux cell $procmux$1282: $auto$opt_reduce.cc:137:opt_pmux$2124
  Optimizing cells in module \cache_wrapper.
Performed a total of 7 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Finding identical cells in module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Finding identical cells in module `\cache_wrapper'.
<suppressed ~387 debug messages>
Removed a total of 129 cells.

2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram..
Finding unused cells or wires in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram..
Finding unused cells or wires in module \cache_wrapper..
Removed 0 unused cells and 194 unused wires.
<suppressed ~3 debug messages>

2.8.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Optimizing module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
Optimizing module cache_wrapper.

2.8.8. Rerunning OPT passes. (Maybe there is more to do..)

2.8.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \cache_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

2.8.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
  Optimizing cells in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
  Optimizing cells in module \cache_wrapper.
Performed a total of 0 changes.

2.8.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Finding identical cells in module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram..
Finding unused cells or wires in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram..
Finding unused cells or wires in module \cache_wrapper..

2.8.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Optimizing module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
Optimizing module cache_wrapper.

2.8.14. Finished OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1992 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1993 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1994 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1995 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1996 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1997 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1998 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1999 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2000 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2001 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2002 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2003 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2004 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2005 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2006 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2007 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2008 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2009 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2010 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2011 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2012 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2013 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2014 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2015 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2016 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2017 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2018 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2019 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2020 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2021 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2022 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2023 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2024 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2025 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2026 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2027 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2028 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2029 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2030 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2031 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2032 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2033 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2034 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2035 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2036 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2037 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2038 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2039 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2040 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2041 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2042 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2043 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2044 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2045 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2046 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2047 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2048 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2049 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2050 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2051 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2052 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2053 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2054 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2055 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2056 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2057 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2058 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2059 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2060 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2061 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2062 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2063 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2064 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2065 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2066 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2067 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2068 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2069 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2070 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2071 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2072 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2073 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2074 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2075 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2076 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2077 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2078 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2079 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2080 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2081 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2082 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2083 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2084 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2085 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2086 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2087 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2088 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2089 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2090 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2091 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2092 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2093 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2094 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2095 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2096 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2097 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2098 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2099 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2100 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2101 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2102 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2103 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2104 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2105 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2106 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2107 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2108 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2109 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2110 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2111 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2112 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2113 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2114 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2115 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2116 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2117 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2118 (repl_ptr).
Removed top 25 address bits (of 32) from memory init port cache_wrapper.$auto$proc_memwr.cc:45:proc_memwr$2119 (repl_ptr).
Removed top 1 bits (of 2) from mux cell cache_wrapper.$procmux$1009 ($mux).
Removed top 1 bits (of 3) from port B of cell cache_wrapper.$procmux$1048_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cache_wrapper.$procmux$1070_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell cache_wrapper.$procmux$1081 ($mux).
Removed top 1 bits (of 2) from mux cell cache_wrapper.$procmux$1251 ($mux).
Removed top 2 bits (of 3) from port B of cell cache_wrapper.$procmux$1171_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell cache_wrapper.$procmux$1079 ($mux).
Removed top 1 bits (of 11) from mux cell cache_wrapper.$procmux$1075 ($pmux).
Removed top 1 bits (of 2) from wire cache_wrapper.$2\data_we_way[1:0].
Removed top 1 bits (of 11) from wire cache_wrapper.$3$mem2reg_rd$\tag_meta_array$rtl/cache_wrapper.v:8877$532_DATA[10:0]$962.
Removed top 1 bits (of 11) from wire cache_wrapper.$procmux$1075_Y.
Removed top 1 bits (of 11) from wire cache_wrapper.$procmux$1079_Y.
Removed top 1 bits (of 2) from wire cache_wrapper.data_we_way.

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram..
Finding unused cells or wires in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram..
Finding unused cells or wires in module \cache_wrapper..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram.
Optimizing module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram.
Optimizing module cache_wrapper.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram'.
Finding identical cells in module `$paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram'.
Finding identical cells in module `\cache_wrapper'.
Removed a total of 0 cells.

2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram..
Finding unused cells or wires in module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram..
Finding unused cells or wires in module \cache_wrapper..

2.12.4. Finished fast OPT passes.

2.13. Printing statistics.

=== $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram ===

   Number of wires:                 20
   Number of wire bits:            416
   Number of public wires:           7
   Number of public wire bits:      75
   Number of ports:                  7
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            1
     $mem_v2                         1
     $mux                           12

=== $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram ===

   Number of wires:                 20
   Number of wire bits:            164
   Number of public wires:           7
   Number of public wire bits:      33
   Number of ports:                  7
   Number of port bits:             33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $dff                            1
     $mem_v2                         1
     $mux                           12

=== cache_wrapper ===

   Number of wires:                 74
   Number of wire bits:            618
   Number of public wires:          33
   Number of public wire bits:     406
   Number of ports:                 15
   Number of port bits:            169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $add                            1
     $dff                            4
     $eq                             7
     $logic_and                      3
     $logic_not                      1
     $mem_v2                         1
     $mux                           33
     $not                            2
     $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram      2
     $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram      2
     $pmux                           4
     $reduce_or                      1

=== design hierarchy ===

   cache_wrapper                     1
     $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram      2
     $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram      2

   Number of wires:                154
   Number of wire bits:           1778
   Number of public wires:          61
   Number of public wire bits:     622
   Number of ports:                 43
   Number of port bits:            385
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                            1
     $dff                            8
     $eq                             7
     $logic_and                      3
     $logic_not                      1
     $mem_v2                         5
     $mux                           81
     $not                            2
     $pmux                           4
     $reduce_or                      1

2.14. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$078190fc970fe7358bacbff963a0ac1479776257\prim_ram...
Checking module $paramod$f989f65af6b61bdb6696b421990243a390d709db\prim_ram...
Checking module cache_wrapper...
Found and reported 0 problems.

3. Generating Graphviz representation of design.
Writing dot description to `syn/plots/cache_wrapper_presyn.dot'.
Dumping module cache_wrapper to page 1.

Warnings: 1 unique messages, 2 total
End of script. Logfile hash: 802e96dd97, CPU: user 0.14s system 0.01s, MEM: 53.80 MB peak
Yosys 0.52+102 (git sha1 b69394783, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)
Time spent: 30% 2x read_verilog (0 sec), 27% 1x hierarchy (0 sec), ...
