{"files":[{"name":{"_data_":"Schematic.dds","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[{"_data_":"Schematic.ds","_wellknowntype_":"string"}],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":"Schematic.dds","_wellknowntype_":"string"},"time":{"_data_":1740519419487,"_wellknowntype_":"int64"}}]},{"name":{"_data_":"Testbench.dds","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[{"_data_":"Testbench.ds","_wellknowntype_":"string"}],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":"Testbench.dds","_wellknowntype_":"string"},"time":{"_data_":1740469806470,"_wellknowntype_":"int64"}}]}],"version":{"_data_":1.0,"_wellknowntype_":"double"}}