// Seed: 3613350401
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    output tri0  id_2,
    output tri0  id_3,
    input  wire  id_4,
    output wire  id_5,
    output wand  id_6,
    output tri0  id_7,
    input  tri1  id_8
);
  assign id_3 = id_4;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout tri id_3;
  output tri id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  assign id_2 = 1;
  logic id_4;
  ;
  logic id_5;
  or primCall (id_2, id_1, id_3);
endmodule
