library ieee;
use ieee.std_logic_164.all;

entity and is 
port(
    A, B: in std_logic;
    C: out std_logic);
end and;
