AR_ANT_DIV_CTRL_ALL,VAR_0
AR_ANT_DIV_CTRL_ALL_S,VAR_1
AR_ANT_DIV_ENABLE,VAR_2
AR_BTCOEX_WL_LNADIV,VAR_3
AR_BTCOEX_WL_LNADIV_FORCE_ON,VAR_4
AR_FAST_DIV_ENABLE,VAR_5
AR_FAST_DIV_ENABLE_S,VAR_6
AR_PHY_ANT_DIV_ALT_GAINTB,VAR_7
AR_PHY_ANT_DIV_ALT_LNACONF,VAR_8
AR_PHY_ANT_DIV_ALT_LNACONF_S,VAR_9
AR_PHY_ANT_DIV_LNA1,VAR_10
AR_PHY_ANT_DIV_LNA2,VAR_11
AR_PHY_ANT_DIV_LNADIV,VAR_12
AR_PHY_ANT_DIV_LNADIV_S,VAR_13
AR_PHY_ANT_DIV_MAIN_GAINTB,VAR_14
AR_PHY_ANT_DIV_MAIN_LNACONF,VAR_15
AR_PHY_ANT_DIV_MAIN_LNACONF_S,VAR_16
AR_PHY_ANT_SW_RX_PROT_S,VAR_17
AR_PHY_CCK_DETECT,VAR_18
AR_PHY_MC_GAIN_CTRL,VAR_19
AR_PHY_RESTART,VAR_20
AR_PHY_RESTART_ENABLE_DIV_M2FLAG,VAR_21
AR_SREV_9565,FUNC_0
EEP_ANT_DIV_CTL1,VAR_22
IS_CHAN_2GHZ,FUNC_1
REG_CLR_BIT,FUNC_2
REG_READ,FUNC_3
REG_SET_BIT,FUNC_4
REG_WRITE,FUNC_5
stub1,FUNC_6
ar9003_hw_antctrl_shared_chain_lnadiv,FUNC_7
ah,VAR_23
enable,VAR_24
ant_div_ctl1,VAR_25
regval,VAR_26
