EINVAL,VAR_0
clk_has_parent,FUNC_0
to_dc_state,FUNC_1
tegra_dc_state_setup_clock,FUNC_2
dc,VAR_1
crtc_state,VAR_2
clk,VAR_3
pclk,VAR_4
div,VAR_5
state,VAR_6
