

================================================================
== Vitis HLS Report for 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI'
================================================================
* Date:           Thu Sep 12 16:26:58 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.193 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  2.570 us|  2.570 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3  |      512|      512|         2|          1|          1|   512|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      137|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       32|      279|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_64_1_1_U15  |mux_8_3_64_1_1  |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  43|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln62_1_fu_165_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln62_fu_180_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln64_fu_269_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln66_fu_263_p2         |         +|   0|  0|  12|           4|           1|
    |add_ln72_fu_252_p2         |         +|   0|  0|  10|           3|           3|
    |and_ln62_fu_228_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln62_fu_159_p2        |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln64_fu_186_p2        |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln66_fu_222_p2        |      icmp|   0|  0|  12|           4|           5|
    |or_ln64_fu_234_p2          |        or|   0|  0|   2|           1|           1|
    |select_ln62_fu_192_p3      |    select|   0|  0|   4|           1|           4|
    |select_ln64_1_fu_275_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln64_fu_240_p3      |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln62_fu_216_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 137|          59|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c5_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_c7_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |c5_fu_108                               |   9|          2|    4|          8|
    |c7_fu_100                               |   9|          2|    4|          8|
    |fifo_A_PE_1_0_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten10_fu_112                 |   9|          2|   10|         20|
    |indvar_flatten_fu_104                   |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   55|        110|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c5_fu_108                |   4|   0|    4|          0|
    |c7_fu_100                |   4|   0|    4|          0|
    |indvar_flatten10_fu_112  |  10|   0|   10|          0|
    |indvar_flatten_fu_104    |   8|   0|    8|          0|
    |trunc_ln62_reg_430       |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI|  return value|
|fifo_A_PE_1_0_din             |  out|   64|     ap_fifo|                                       fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_num_data_valid  |   in|    2|     ap_fifo|                                       fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_fifo_cap        |   in|    2|     ap_fifo|                                       fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_full_n          |   in|    1|     ap_fifo|                                       fifo_A_PE_1_0|       pointer|
|fifo_A_PE_1_0_write           |  out|    1|     ap_fifo|                                       fifo_A_PE_1_0|       pointer|
|local_A_address0              |  out|    3|   ap_memory|                                             local_A|         array|
|local_A_ce0                   |  out|    1|   ap_memory|                                             local_A|         array|
|local_A_q0                    |   in|  512|   ap_memory|                                             local_A|         array|
+------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

