============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:47:10 pm
  Module:                 Port_C
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (26538 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2207                  
             Slack:=   26538                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_54_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14462    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)         -    -     -     0   14462    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 2: MET (26538 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2207                  
             Slack:=   26538                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_53_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14462    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)         -    -     -     0   14462    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 3: MET (26538 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2207                  
             Slack:=   26538                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_52_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14462    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)         -    -     -     0   14462    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 4: MET (26538 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2207                  
             Slack:=   26538                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_51_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14462    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)         -    -     -     0   14462    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 5: MET (26538 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2207                  
             Slack:=   26538                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_50_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g666__2346/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14462    (-,-) 
  dbus_out[4]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)         -    -     -     0   14462    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 6: MET (26538 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2207                  
             Slack:=   26538                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_49_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g669__6417/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14462    (-,-) 
  dbus_out[5]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)         -    -     -     0   14462    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 7: MET (26538 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2207                  
             Slack:=   26538                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_48_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)      1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2       2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g665__2883/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14462    (-,-) 
  dbus_out[6]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)         -    -     -     0   14462    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 8: MET (26561 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2184                  
             Slack:=   26561                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1  
  output_delay            10000            Port_C_constraints_s_line_82_54_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14439    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)         -    -     -     0   14439    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 9: MET (26561 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2184                  
             Slack:=   26561                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1  
  output_delay            10000            Port_C_constraints_s_line_82_53_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14439    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)         -    -     -     0   14439    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 10: MET (26561 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2184                  
             Slack:=   26561                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1  
  output_delay            10000            Port_C_constraints_s_line_82_52_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14439    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)         -    -     -     0   14439    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 11: MET (26561 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2184                  
             Slack:=   26561                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1  
  output_delay            10000            Port_C_constraints_s_line_82_51_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14439    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)         -    -     -     0   14439    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 12: MET (26561 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2184                  
             Slack:=   26561                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1  
  output_delay            10000            Port_C_constraints_s_line_82_50_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g666__2346/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14439    (-,-) 
  dbus_out[4]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)         -    -     -     0   14439    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 13: MET (26561 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2184                  
             Slack:=   26561                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1  
  output_delay            10000            Port_C_constraints_s_line_82_49_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g669__6417/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14439    (-,-) 
  dbus_out[5]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)         -    -     -     0   14439    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 14: MET (26561 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2184                  
             Slack:=   26561                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1  
  output_delay            10000            Port_C_constraints_s_line_82_48_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)      1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2       2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2      2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2      1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2       9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g665__2883/Z  -       B1->Z  R     AO222HDV1      1  2.2   174   827   14439    (-,-) 
  dbus_out[6]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)         -    -     -     0   14439    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 15: MET (26634 ps) Late External Delay Assertion at pin out_en
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) out_en
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2110                  
             Slack:=   26634                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1 
  output_delay            10000            Port_C_constraints_s_line_82     

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.8    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN R     NOR2HDV2        2  4.6   226   195   12450    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2       2  5.4   268   396   12846    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2       1  2.4   123   175   13021    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2        9 16.9   931   614   13635    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g675/ZN       -       I->ZN  F     INHDV0          1  1.7   235   349   13984    (-,-) 
  IO_Port_C_inst/n_7           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g672__5107/ZN -       B1->ZN R     AOI21BHDV0      1  2.2   334   381   14366    (-,-) 
  out_en                       -       -      -     (net)           -    -     -     -       -    (-,-) 
  out_en                       -       -      R     (port)          -    -     -     0   14366    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (26657 ps) Late External Delay Assertion at pin out_en
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) out_en
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    2088                  
             Slack:=   26657                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_1_1 
  output_delay            10000            Port_C_constraints_s_line_82     

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A1->ZN R     NOR2HDV2        2  4.6   226   173   12428    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN R     INOR2HDV2       2  5.4   268   396   12824    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN F     NAND2HDV2       1  2.4   123   175   12998    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN R     NOR3HDV2        9 16.9   931   614   13612    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g675/ZN       -       I->ZN  F     INHDV0          1  1.7   235   349   13962    (-,-) 
  IO_Port_C_inst/n_7           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g672__5107/ZN -       B1->ZN R     AOI21BHDV0      1  2.2   334   381   14343    (-,-) 
  out_en                       -       -      -     (net)           -    -     -     -       -    (-,-) 
  out_en                       -       -      R     (port)          -    -     -     0   14343    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (26801 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    1943                  
             Slack:=   26801                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_54_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  2.7    53     0   12256    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.3   110   104   12360    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  5.4   158   361   12721    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  2.8   129   150   12871    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 16.2   354   257   13128    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g667__1666/Z  -       B1->Z  F     AO222HDV1      1  2.2   222  1072   14199    (-,-) 
  dbus_out[0]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      F     (port)         -    -     -     0   14199    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (26801 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    1943                  
             Slack:=   26801                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_53_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  2.7    53     0   12256    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.3   110   104   12360    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  5.4   158   361   12721    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  2.8   129   150   12871    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 16.2   354   257   13128    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g671__2398/Z  -       B1->Z  F     AO222HDV1      1  2.2   222  1072   14199    (-,-) 
  dbus_out[1]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      F     (port)         -    -     -     0   14199    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (26801 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    1943                  
             Slack:=   26801                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_52_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  2.7    53     0   12256    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.3   110   104   12360    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  5.4   158   361   12721    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  2.8   129   150   12871    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 16.2   354   257   13128    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g668__7410/Z  -       B1->Z  F     AO222HDV1      1  2.2   222  1072   14199    (-,-) 
  dbus_out[2]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      F     (port)         -    -     -     0   14199    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 20: MET (26801 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (R) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (F) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            6     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2256     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2256                  
       Input Delay:-   10000                  
         Data Path:-    1943                  
             Slack:=   26801                  

Exceptions/Constraints:
  input_delay             10000            Port_C_constraints_s_line_81_2_1  
  output_delay            10000            Port_C_constraints_s_line_82_51_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      R     (arrival)      1  2.7    53     0   12256    (-,-) 
  IO_Addr[4]                   -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g684__8246/ZN -       A2->ZN F     NOR2HDV2       2  4.3   110   104   12360    (-,-) 
  IO_Port_C_inst/n_0           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g682__1705/ZN -       A1->ZN F     INOR2HDV2      2  5.4   158   361   12721    (-,-) 
  IO_Port_C_inst/n_2           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g679__3680/ZN -       A1->ZN R     NAND2HDV2      1  2.8   129   150   12871    (-,-) 
  IO_Port_C_inst/n_5           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g676__8428/ZN -       A1->ZN F     NOR3HDV2       9 16.2   354   257   13128    (-,-) 
  IO_Port_C_inst/n_8           -       -      -     (net)          -    -     -     -       -    (-,-) 
  IO_Port_C_inst/g670__5477/Z  -       B1->Z  F     AO222HDV1      1  2.2   222  1072   14199    (-,-) 
  dbus_out[3]                  -       -      -     (net)          -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      F     (port)         -    -     -     0   14199    (-,-) 
#------------------------------------------------------------------------------------------------------

