<profile>

<section name = "Vitis HLS Report for 'Write_Output_F_Pipeline_8'" level="0">
<item name = "Date">Thu May  9 17:23:00 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Conv_Tile129</item>
<item name = "Solution">solution9 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.80 ns, 2.642 ns, 1.30 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 1, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 190, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 130, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_220_fu_258_p2">+, 0, 0, 16, 9, 9</column>
<column name="empty_221_fu_275_p2">+, 0, 0, 71, 64, 1</column>
<column name="empty_222_fu_433_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="mask712_fu_407_p2">shl, 0, 0, 9, 2, 4</column>
<column name="mask714_fu_388_p2">shl, 0, 0, 9, 2, 4</column>
<column name="mask716_fu_369_p2">shl, 0, 0, 9, 2, 4</column>
<column name="mask718_fu_350_p2">shl, 0, 0, 9, 2, 4</column>
<column name="mask720_fu_331_p2">shl, 0, 0, 9, 2, 4</column>
<column name="mask722_fu_312_p2">shl, 0, 0, 9, 2, 4</column>
<column name="mask724_fu_293_p2">shl, 0, 0, 9, 2, 4</column>
<column name="mask726_fu_426_p2">shl, 0, 0, 9, 2, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="empty_218_fu_78">9, 2, 64, 128</column>
<column name="output_buffer_11_we1">9, 2, 4, 8</column>
<column name="output_buffer_15_we1">9, 2, 4, 8</column>
<column name="output_buffer_19_we1">9, 2, 4, 8</column>
<column name="output_buffer_23_we1">9, 2, 4, 8</column>
<column name="output_buffer_27_we1">9, 2, 4, 8</column>
<column name="output_buffer_31_we1">9, 2, 4, 8</column>
<column name="output_buffer_3_we1">9, 2, 4, 8</column>
<column name="output_buffer_7_we1">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Out_Tc_Min_cast_cast_cast_cast_cast_reg_459">63, 0, 64, 1</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_218_fu_78">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Write_Output_F_Pipeline_8, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Write_Output_F_Pipeline_8, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Write_Output_F_Pipeline_8, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Write_Output_F_Pipeline_8, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Write_Output_F_Pipeline_8, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Write_Output_F_Pipeline_8, return value</column>
<column name="empty_81">in, 9, ap_none, empty_81, scalar</column>
<column name="output_buffer_3_address1">out, 9, ap_memory, output_buffer_3, array</column>
<column name="output_buffer_3_ce1">out, 1, ap_memory, output_buffer_3, array</column>
<column name="output_buffer_3_we1">out, 4, ap_memory, output_buffer_3, array</column>
<column name="output_buffer_3_d1">out, 32, ap_memory, output_buffer_3, array</column>
<column name="output_buffer_7_address1">out, 9, ap_memory, output_buffer_7, array</column>
<column name="output_buffer_7_ce1">out, 1, ap_memory, output_buffer_7, array</column>
<column name="output_buffer_7_we1">out, 4, ap_memory, output_buffer_7, array</column>
<column name="output_buffer_7_d1">out, 32, ap_memory, output_buffer_7, array</column>
<column name="output_buffer_11_address1">out, 9, ap_memory, output_buffer_11, array</column>
<column name="output_buffer_11_ce1">out, 1, ap_memory, output_buffer_11, array</column>
<column name="output_buffer_11_we1">out, 4, ap_memory, output_buffer_11, array</column>
<column name="output_buffer_11_d1">out, 32, ap_memory, output_buffer_11, array</column>
<column name="output_buffer_15_address1">out, 9, ap_memory, output_buffer_15, array</column>
<column name="output_buffer_15_ce1">out, 1, ap_memory, output_buffer_15, array</column>
<column name="output_buffer_15_we1">out, 4, ap_memory, output_buffer_15, array</column>
<column name="output_buffer_15_d1">out, 32, ap_memory, output_buffer_15, array</column>
<column name="output_buffer_19_address1">out, 9, ap_memory, output_buffer_19, array</column>
<column name="output_buffer_19_ce1">out, 1, ap_memory, output_buffer_19, array</column>
<column name="output_buffer_19_we1">out, 4, ap_memory, output_buffer_19, array</column>
<column name="output_buffer_19_d1">out, 32, ap_memory, output_buffer_19, array</column>
<column name="output_buffer_23_address1">out, 9, ap_memory, output_buffer_23, array</column>
<column name="output_buffer_23_ce1">out, 1, ap_memory, output_buffer_23, array</column>
<column name="output_buffer_23_we1">out, 4, ap_memory, output_buffer_23, array</column>
<column name="output_buffer_23_d1">out, 32, ap_memory, output_buffer_23, array</column>
<column name="output_buffer_27_address1">out, 9, ap_memory, output_buffer_27, array</column>
<column name="output_buffer_27_ce1">out, 1, ap_memory, output_buffer_27, array</column>
<column name="output_buffer_27_we1">out, 4, ap_memory, output_buffer_27, array</column>
<column name="output_buffer_27_d1">out, 32, ap_memory, output_buffer_27, array</column>
<column name="output_buffer_31_address1">out, 9, ap_memory, output_buffer_31, array</column>
<column name="output_buffer_31_ce1">out, 1, ap_memory, output_buffer_31, array</column>
<column name="output_buffer_31_we1">out, 4, ap_memory, output_buffer_31, array</column>
<column name="output_buffer_31_d1">out, 32, ap_memory, output_buffer_31, array</column>
<column name="empty">in, 3, ap_none, empty, scalar</column>
<column name="Out_Tc_Min_cast_cast_cast">in, 31, ap_none, Out_Tc_Min_cast_cast_cast, scalar</column>
</table>
</item>
</section>
</profile>
