<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1436</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1436-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1436.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-156&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:207px;left:79px;white-space:nowrap" class="ft02">410H</p>
<p style="position:absolute;top:207px;left:135px;white-space:nowrap" class="ft02">1040</p>
<p style="position:absolute;top:207px;left:185px;white-space:nowrap" class="ft02">IA32_MC4_CTL</p>
<p style="position:absolute;top:207px;left:360px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:207px;left:451px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, â€œIA32_MCi_CTL MSRs.â€</a></p>
<p style="position:absolute;top:231px;left:185px;white-space:nowrap" class="ft02">0</p>
<p style="position:absolute;top:231px;left:451px;white-space:nowrap" class="ft04">PCU&#160;Hardware&#160;Error&#160;(R/W)&#160;<br/>When set, enables signaling of&#160;PCU&#160;hardware&#160;detected&#160;errors.&#160;</p>
<p style="position:absolute;top:276px;left:185px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:276px;left:451px;white-space:nowrap" class="ft04">PCU&#160;Controller&#160;Error&#160;(R/W)&#160;<br/>When set, enables signaling of&#160;PCU controller detected&#160;errors</p>
<p style="position:absolute;top:321px;left:185px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:321px;left:451px;white-space:nowrap" class="ft04">PCU&#160;Firmware&#160;Error (R/W)&#160;<br/>When set, enables signaling of&#160;PCU&#160;firmware&#160;detected&#160;errors</p>
<p style="position:absolute;top:366px;left:185px;white-space:nowrap" class="ft02">63:2</p>
<p style="position:absolute;top:366px;left:451px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:390px;left:79px;white-space:nowrap" class="ft02">411H</p>
<p style="position:absolute;top:390px;left:135px;white-space:nowrap" class="ft02">1041</p>
<p style="position:absolute;top:390px;left:185px;white-space:nowrap" class="ft02">IA32_MC4_STATUS</p>
<p style="position:absolute;top:390px;left:360px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:390px;left:451px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, â€œIA32_MCi_STATUS MSRS,â€</a>&#160;an<a href="şÿ">d Chapter 16.</a></p>
<p style="position:absolute;top:413px;left:79px;white-space:nowrap" class="ft02">480H</p>
<p style="position:absolute;top:413px;left:135px;white-space:nowrap" class="ft02">1152</p>
<p style="position:absolute;top:413px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_BASIC</p>
<p style="position:absolute;top:413px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:413px;left:451px;white-space:nowrap" class="ft04">Reporting Register of&#160;Basic VMX Capabilities&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1943.html">&#160;Appendix A.1,&#160;â€œBasic VMX&#160;Information.â€</a></p>
<p style="position:absolute;top:480px;left:79px;white-space:nowrap" class="ft02">481H</p>
<p style="position:absolute;top:480px;left:135px;white-space:nowrap" class="ft02">1153</p>
<p style="position:absolute;top:480px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_PINBASED_</p>
<p style="position:absolute;top:496px;left:185px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:480px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:480px;left:451px;white-space:nowrap" class="ft02">Capability Reporting Register of&#160;Pin-based VM-execution&#160;</p>
<p style="position:absolute;top:496px;left:451px;white-space:nowrap" class="ft05">Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;â€œVM-Execution Controls.â€</a></p>
<p style="position:absolute;top:562px;left:79px;white-space:nowrap" class="ft02">482H</p>
<p style="position:absolute;top:562px;left:135px;white-space:nowrap" class="ft02">1154</p>
<p style="position:absolute;top:562px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:579px;left:185px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:562px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:562px;left:451px;white-space:nowrap" class="ft02">Capability Reporting Register of&#160;Primary&#160;Processor-based&#160;</p>
<p style="position:absolute;top:579px;left:451px;white-space:nowrap" class="ft04">VM-execution Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;â€œVM-Execution Controls.â€</a></p>
<p style="position:absolute;top:624px;left:79px;white-space:nowrap" class="ft02">483H</p>
<p style="position:absolute;top:624px;left:135px;white-space:nowrap" class="ft02">1155</p>
<p style="position:absolute;top:624px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_EXIT_CTLS</p>
<p style="position:absolute;top:624px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:624px;left:451px;white-space:nowrap" class="ft04">Capability Reporting Register of&#160;VM-exit Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1946.html">&#160;Appendix A.4, â€œVM-Exit Controls.â€</a></p>
<p style="position:absolute;top:690px;left:79px;white-space:nowrap" class="ft02">484H</p>
<p style="position:absolute;top:690px;left:135px;white-space:nowrap" class="ft02">1156</p>
<p style="position:absolute;top:690px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_ENTRY_CTLS</p>
<p style="position:absolute;top:690px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:690px;left:451px;white-space:nowrap" class="ft05">Capability Reporting Register&#160;of&#160;VM-entry Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix A.5, â€œVM-Entry Controls.â€</a></p>
<p style="position:absolute;top:755px;left:79px;white-space:nowrap" class="ft02">485H</p>
<p style="position:absolute;top:755px;left:135px;white-space:nowrap" class="ft02">1157</p>
<p style="position:absolute;top:755px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_MISC</p>
<p style="position:absolute;top:755px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:755px;left:451px;white-space:nowrap" class="ft04">Reporting Register of&#160;Miscellaneous&#160;VMX Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix A.6, â€œMiscellaneous Data.â€</a></p>
<p style="position:absolute;top:822px;left:79px;white-space:nowrap" class="ft02">486H</p>
<p style="position:absolute;top:822px;left:135px;white-space:nowrap" class="ft02">1158</p>
<p style="position:absolute;top:822px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED0</p>
<p style="position:absolute;top:822px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:822px;left:451px;white-space:nowrap" class="ft04">Capability Reporting Register of&#160;CR0&#160;Bits Fixed to 0&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1948.html">&#160;Appendix A.7, â€œVMX-Fixed Bits in CR0.â€</a></p>
<p style="position:absolute;top:888px;left:79px;white-space:nowrap" class="ft02">487H</p>
<p style="position:absolute;top:888px;left:135px;white-space:nowrap" class="ft02">1159</p>
<p style="position:absolute;top:888px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED1</p>
<p style="position:absolute;top:888px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:888px;left:451px;white-space:nowrap" class="ft05">Capability Reporting Register of&#160;CR0&#160;Bits Fixed to 1&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1948.html">&#160;Appendix A.7, â€œVMX-Fixed Bits in CR0.â€</a></p>
<p style="position:absolute;top:953px;left:79px;white-space:nowrap" class="ft02">488H</p>
<p style="position:absolute;top:953px;left:135px;white-space:nowrap" class="ft02">1160</p>
<p style="position:absolute;top:953px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR4_FIXED0</p>
<p style="position:absolute;top:953px;left:360px;white-space:nowrap" class="ft02">Thread</p>
<p style="position:absolute;top:953px;left:451px;white-space:nowrap" class="ft04">Capability Reporting Register of&#160;CR4&#160;Bits Fixed to 0&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.<br/></a>See<a href="o_fe12b1e2a880e0ce-1948.html">&#160;Appendix A.8, â€œVMX-Fixed Bits in CR4.â€</a></p>
<p style="position:absolute;top:100px;left:282px;white-space:nowrap" class="ft03">Table 35-18. &#160;MSRs Supported by&#160;IntelÂ®&#160;Processors&#160;</p>
<p style="position:absolute;top:118px;left:227px;white-space:nowrap" class="ft03">based on&#160;IntelÂ® microarchitecture code name&#160;Sandy Bridge (Contd.)</p>
<p style="position:absolute;top:142px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:159px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:142px;left:381px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:596px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:182px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:182px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
