INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.sim/sim_1/impl/timing/xsim/final_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_0
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_0__Edge_Detector
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_1
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_1__Edge_Detector
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_2
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_2__Edge_Detector
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_3
INFO: [VRFC 10-311] analyzing module design_1_Edge_Detector_0_3__Edge_Detector
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_Q1_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_Q1_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_Q1_2
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_Q1_3
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_Q1_4
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_0_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_2_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_2_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_4_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_5_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_6_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_6_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_8_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_8_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and2_9_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and3_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_and4_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_dff_reset_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_dff_set_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_inv_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_inv_0_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_inv_0_2
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_inv_0_3
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_inv_0_4
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_or2_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_or2_1_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_or2_2_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_or2_2_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_or3_0_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__LocationFSM_xup_or3_1_0
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_and3
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_and4
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_dff_reset
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_dff_reset_1
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_dff_reset_2
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_dff_reset_3
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_dff_reset_4
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_dff_reset_5
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_dff_set
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_or3
INFO: [VRFC 10-311] analyzing module design_1_LocationFSM_1_0__xup_or3_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_S0_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_S1_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_xup_and2_1_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_xup_and2_2_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_xup_inv_0_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_xup_inv_1_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__SwordFSM_xup_or2_0_0
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__xup_dff_reset
INFO: [VRFC 10-311] analyzing module design_1_SwordFSM_1_0__xup_dff_set
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/Lab3/CSE320-Marth-Lab3/CSE320-Marth-Lab3.srcs/sim_1/imports/CSE320-Marth-Lab3/final_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_tb
