\hypertarget{struct__hw__sim}{}\section{\+\_\+hw\+\_\+sim Struct Reference}
\label{struct__hw__sim}\index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}


All S\+IM module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+sim.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__sopt1}{hw\+\_\+sim\+\_\+sopt1\+\_\+t} \hyperlink{struct__hw__sim_a8454ab0e35dbadf532fb430d5c99ab0d}{S\+O\+P\+T1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__sopt1cfg}{hw\+\_\+sim\+\_\+sopt1cfg\+\_\+t} \hyperlink{struct__hw__sim_afd7a6126f3c93303400048240cdaa56d}{S\+O\+P\+T1\+C\+FG}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}4092\mbox{]}\hypertarget{struct__hw__sim_adca189e0ae79d1c351b4c3def4a615db}{}\label{struct__hw__sim_adca189e0ae79d1c351b4c3def4a615db}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__sopt2}{hw\+\_\+sim\+\_\+sopt2\+\_\+t} \hyperlink{struct__hw__sim_afd7e47c57ddc31b815cf5b3ad2396351}{S\+O\+P\+T2}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved1} \mbox{[}4\mbox{]}\hypertarget{struct__hw__sim_a50edc6520ccf8d19ed58ea8f9d663280}{}\label{struct__hw__sim_a50edc6520ccf8d19ed58ea8f9d663280}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__sopt4}{hw\+\_\+sim\+\_\+sopt4\+\_\+t} \hyperlink{struct__hw__sim_a8d2ab8044468a90fd36dbecd77cf8894}{S\+O\+P\+T4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__sopt5}{hw\+\_\+sim\+\_\+sopt5\+\_\+t} \hyperlink{struct__hw__sim_ad21131c62f4633683ff6e912dad8a6e5}{S\+O\+P\+T5}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved2} \mbox{[}4\mbox{]}\hypertarget{struct__hw__sim_acc8435798275777e97f50eb1bcc3a1e6}{}\label{struct__hw__sim_acc8435798275777e97f50eb1bcc3a1e6}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__sopt7}{hw\+\_\+sim\+\_\+sopt7\+\_\+t} \hyperlink{struct__hw__sim_af6dfe82da6fc2b2d6fb8d10c48348f61}{S\+O\+P\+T7}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved3} \mbox{[}8\mbox{]}\hypertarget{struct__hw__sim_ad5511a03869b10e6a8e6afc439a2196a}{}\label{struct__hw__sim_ad5511a03869b10e6a8e6afc439a2196a}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__sim__sdid}{hw\+\_\+sim\+\_\+sdid\+\_\+t} \hyperlink{struct__hw__sim_ac96fe561d9dc3a5114b87a7af41d0699}{S\+D\+ID}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__scgc1}{hw\+\_\+sim\+\_\+scgc1\+\_\+t} \hyperlink{struct__hw__sim_aeab3d8ac203265208a8683ca3c2baeeb}{S\+C\+G\+C1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__scgc2}{hw\+\_\+sim\+\_\+scgc2\+\_\+t} \hyperlink{struct__hw__sim_ad6aac0da028db2f1b366a53043d290c8}{S\+C\+G\+C2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__scgc3}{hw\+\_\+sim\+\_\+scgc3\+\_\+t} \hyperlink{struct__hw__sim_aa943b1ffe3767d3b6391dee2127c5295}{S\+C\+G\+C3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__scgc4}{hw\+\_\+sim\+\_\+scgc4\+\_\+t} \hyperlink{struct__hw__sim_a64732632e061710ec708cb124f38dbe7}{S\+C\+G\+C4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__scgc5}{hw\+\_\+sim\+\_\+scgc5\+\_\+t} \hyperlink{struct__hw__sim_a843af5677c002dd091b5fc48eb70382f}{S\+C\+G\+C5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__scgc6}{hw\+\_\+sim\+\_\+scgc6\+\_\+t} \hyperlink{struct__hw__sim_af633c4e971241b6cdbd299cf0a8f6d8c}{S\+C\+G\+C6}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__scgc7}{hw\+\_\+sim\+\_\+scgc7\+\_\+t} \hyperlink{struct__hw__sim_a9ec8adcb8ef628abb3fbaed616ff4b0a}{S\+C\+G\+C7}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__clkdiv1}{hw\+\_\+sim\+\_\+clkdiv1\+\_\+t} \hyperlink{struct__hw__sim_a8cfdba863c98effcd389e8c3a3ba27f0}{C\+L\+K\+D\+I\+V1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__clkdiv2}{hw\+\_\+sim\+\_\+clkdiv2\+\_\+t} \hyperlink{struct__hw__sim_a2d48b9d1699a4bf9b24693778374019e}{C\+L\+K\+D\+I\+V2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__sim__fcfg1}{hw\+\_\+sim\+\_\+fcfg1\+\_\+t} \hyperlink{struct__hw__sim_a5c9e113ebd848ccfd7f2dd046d36b565}{F\+C\+F\+G1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__sim__fcfg2}{hw\+\_\+sim\+\_\+fcfg2\+\_\+t} \hyperlink{struct__hw__sim_a8d054b9ce92cf98464c6357d8f30f254}{F\+C\+F\+G2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__sim__uidh}{hw\+\_\+sim\+\_\+uidh\+\_\+t} \hyperlink{struct__hw__sim_ad95bf21ae4a65c8627c87845b51a51e0}{U\+I\+DH}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__sim__uidmh}{hw\+\_\+sim\+\_\+uidmh\+\_\+t} \hyperlink{struct__hw__sim_a5b21b77f424bb0e6222f6014bd4df8de}{U\+I\+D\+MH}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__sim__uidml}{hw\+\_\+sim\+\_\+uidml\+\_\+t} \hyperlink{struct__hw__sim_a7395a45d8a00dd1a8c04ab5eec4623f4}{U\+I\+D\+ML}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__sim__uidl}{hw\+\_\+sim\+\_\+uidl\+\_\+t} \hyperlink{struct__hw__sim_ac4edde90d1af8644f1f4b7cc4a3486ba}{U\+I\+DL}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All S\+IM module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}}
\index{C\+L\+K\+D\+I\+V1@{C\+L\+K\+D\+I\+V1}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{C\+L\+K\+D\+I\+V1}{CLKDIV1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+clkdiv1\+\_\+t} \+\_\+hw\+\_\+sim\+::\+C\+L\+K\+D\+I\+V1}\hypertarget{struct__hw__sim_a8cfdba863c98effcd389e8c3a3ba27f0}{}\label{struct__hw__sim_a8cfdba863c98effcd389e8c3a3ba27f0}
\mbox{[}0x1044\mbox{]} System Clock Divider Register 1 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}}
\index{C\+L\+K\+D\+I\+V2@{C\+L\+K\+D\+I\+V2}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{C\+L\+K\+D\+I\+V2}{CLKDIV2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+clkdiv2\+\_\+t} \+\_\+hw\+\_\+sim\+::\+C\+L\+K\+D\+I\+V2}\hypertarget{struct__hw__sim_a2d48b9d1699a4bf9b24693778374019e}{}\label{struct__hw__sim_a2d48b9d1699a4bf9b24693778374019e}
\mbox{[}0x1048\mbox{]} System Clock Divider Register 2 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!F\+C\+F\+G1@{F\+C\+F\+G1}}
\index{F\+C\+F\+G1@{F\+C\+F\+G1}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{F\+C\+F\+G1}{FCFG1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+fcfg1\+\_\+t} \+\_\+hw\+\_\+sim\+::\+F\+C\+F\+G1}\hypertarget{struct__hw__sim_a5c9e113ebd848ccfd7f2dd046d36b565}{}\label{struct__hw__sim_a5c9e113ebd848ccfd7f2dd046d36b565}
\mbox{[}0x104C\mbox{]} Flash Configuration Register 1 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!F\+C\+F\+G2@{F\+C\+F\+G2}}
\index{F\+C\+F\+G2@{F\+C\+F\+G2}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{F\+C\+F\+G2}{FCFG2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+sim\+\_\+fcfg2\+\_\+t} \+\_\+hw\+\_\+sim\+::\+F\+C\+F\+G2}\hypertarget{struct__hw__sim_a8d054b9ce92cf98464c6357d8f30f254}{}\label{struct__hw__sim_a8d054b9ce92cf98464c6357d8f30f254}
\mbox{[}0x1050\mbox{]} Flash Configuration Register 2 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+C\+G\+C1@{S\+C\+G\+C1}}
\index{S\+C\+G\+C1@{S\+C\+G\+C1}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C1}{SCGC1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+scgc1\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+C\+G\+C1}\hypertarget{struct__hw__sim_aeab3d8ac203265208a8683ca3c2baeeb}{}\label{struct__hw__sim_aeab3d8ac203265208a8683ca3c2baeeb}
\mbox{[}0x1028\mbox{]} System Clock Gating Control Register 1 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+C\+G\+C2@{S\+C\+G\+C2}}
\index{S\+C\+G\+C2@{S\+C\+G\+C2}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C2}{SCGC2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+scgc2\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+C\+G\+C2}\hypertarget{struct__hw__sim_ad6aac0da028db2f1b366a53043d290c8}{}\label{struct__hw__sim_ad6aac0da028db2f1b366a53043d290c8}
\mbox{[}0x102C\mbox{]} System Clock Gating Control Register 2 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+C\+G\+C3@{S\+C\+G\+C3}}
\index{S\+C\+G\+C3@{S\+C\+G\+C3}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C3}{SCGC3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+scgc3\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+C\+G\+C3}\hypertarget{struct__hw__sim_aa943b1ffe3767d3b6391dee2127c5295}{}\label{struct__hw__sim_aa943b1ffe3767d3b6391dee2127c5295}
\mbox{[}0x1030\mbox{]} System Clock Gating Control Register 3 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+C\+G\+C4@{S\+C\+G\+C4}}
\index{S\+C\+G\+C4@{S\+C\+G\+C4}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C4}{SCGC4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+scgc4\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+C\+G\+C4}\hypertarget{struct__hw__sim_a64732632e061710ec708cb124f38dbe7}{}\label{struct__hw__sim_a64732632e061710ec708cb124f38dbe7}
\mbox{[}0x1034\mbox{]} System Clock Gating Control Register 4 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+C\+G\+C5@{S\+C\+G\+C5}}
\index{S\+C\+G\+C5@{S\+C\+G\+C5}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C5}{SCGC5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+scgc5\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+C\+G\+C5}\hypertarget{struct__hw__sim_a843af5677c002dd091b5fc48eb70382f}{}\label{struct__hw__sim_a843af5677c002dd091b5fc48eb70382f}
\mbox{[}0x1038\mbox{]} System Clock Gating Control Register 5 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+C\+G\+C6@{S\+C\+G\+C6}}
\index{S\+C\+G\+C6@{S\+C\+G\+C6}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C6}{SCGC6}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+scgc6\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+C\+G\+C6}\hypertarget{struct__hw__sim_af633c4e971241b6cdbd299cf0a8f6d8c}{}\label{struct__hw__sim_af633c4e971241b6cdbd299cf0a8f6d8c}
\mbox{[}0x103C\mbox{]} System Clock Gating Control Register 6 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+C\+G\+C7@{S\+C\+G\+C7}}
\index{S\+C\+G\+C7@{S\+C\+G\+C7}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+C\+G\+C7}{SCGC7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+scgc7\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+C\+G\+C7}\hypertarget{struct__hw__sim_a9ec8adcb8ef628abb3fbaed616ff4b0a}{}\label{struct__hw__sim_a9ec8adcb8ef628abb3fbaed616ff4b0a}
\mbox{[}0x1040\mbox{]} System Clock Gating Control Register 7 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+D\+ID@{S\+D\+ID}}
\index{S\+D\+ID@{S\+D\+ID}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+D\+ID}{SDID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+sim\+\_\+sdid\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+D\+ID}\hypertarget{struct__hw__sim_ac96fe561d9dc3a5114b87a7af41d0699}{}\label{struct__hw__sim_ac96fe561d9dc3a5114b87a7af41d0699}
\mbox{[}0x1024\mbox{]} System Device Identification Register \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+O\+P\+T1@{S\+O\+P\+T1}}
\index{S\+O\+P\+T1@{S\+O\+P\+T1}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T1}{SOPT1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+sopt1\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+O\+P\+T1}\hypertarget{struct__hw__sim_a8454ab0e35dbadf532fb430d5c99ab0d}{}\label{struct__hw__sim_a8454ab0e35dbadf532fb430d5c99ab0d}
\mbox{[}0x0\mbox{]} System Options Register 1 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}}
\index{S\+O\+P\+T1\+C\+FG@{S\+O\+P\+T1\+C\+FG}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T1\+C\+FG}{SOPT1CFG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+sopt1cfg\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+O\+P\+T1\+C\+FG}\hypertarget{struct__hw__sim_afd7a6126f3c93303400048240cdaa56d}{}\label{struct__hw__sim_afd7a6126f3c93303400048240cdaa56d}
\mbox{[}0x4\mbox{]} S\+O\+P\+T1 Configuration Register \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+O\+P\+T2@{S\+O\+P\+T2}}
\index{S\+O\+P\+T2@{S\+O\+P\+T2}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T2}{SOPT2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+sopt2\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+O\+P\+T2}\hypertarget{struct__hw__sim_afd7e47c57ddc31b815cf5b3ad2396351}{}\label{struct__hw__sim_afd7e47c57ddc31b815cf5b3ad2396351}
\mbox{[}0x1004\mbox{]} System Options Register 2 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+O\+P\+T4@{S\+O\+P\+T4}}
\index{S\+O\+P\+T4@{S\+O\+P\+T4}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T4}{SOPT4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+sopt4\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+O\+P\+T4}\hypertarget{struct__hw__sim_a8d2ab8044468a90fd36dbecd77cf8894}{}\label{struct__hw__sim_a8d2ab8044468a90fd36dbecd77cf8894}
\mbox{[}0x100C\mbox{]} System Options Register 4 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+O\+P\+T5@{S\+O\+P\+T5}}
\index{S\+O\+P\+T5@{S\+O\+P\+T5}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T5}{SOPT5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+sopt5\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+O\+P\+T5}\hypertarget{struct__hw__sim_ad21131c62f4633683ff6e912dad8a6e5}{}\label{struct__hw__sim_ad21131c62f4633683ff6e912dad8a6e5}
\mbox{[}0x1010\mbox{]} System Options Register 5 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!S\+O\+P\+T7@{S\+O\+P\+T7}}
\index{S\+O\+P\+T7@{S\+O\+P\+T7}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{S\+O\+P\+T7}{SOPT7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+sim\+\_\+sopt7\+\_\+t} \+\_\+hw\+\_\+sim\+::\+S\+O\+P\+T7}\hypertarget{struct__hw__sim_af6dfe82da6fc2b2d6fb8d10c48348f61}{}\label{struct__hw__sim_af6dfe82da6fc2b2d6fb8d10c48348f61}
\mbox{[}0x1018\mbox{]} System Options Register 7 \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!U\+I\+DH@{U\+I\+DH}}
\index{U\+I\+DH@{U\+I\+DH}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{U\+I\+DH}{UIDH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+sim\+\_\+uidh\+\_\+t} \+\_\+hw\+\_\+sim\+::\+U\+I\+DH}\hypertarget{struct__hw__sim_ad95bf21ae4a65c8627c87845b51a51e0}{}\label{struct__hw__sim_ad95bf21ae4a65c8627c87845b51a51e0}
\mbox{[}0x1054\mbox{]} Unique Identification Register High \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!U\+I\+DL@{U\+I\+DL}}
\index{U\+I\+DL@{U\+I\+DL}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{U\+I\+DL}{UIDL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+sim\+\_\+uidl\+\_\+t} \+\_\+hw\+\_\+sim\+::\+U\+I\+DL}\hypertarget{struct__hw__sim_ac4edde90d1af8644f1f4b7cc4a3486ba}{}\label{struct__hw__sim_ac4edde90d1af8644f1f4b7cc4a3486ba}
\mbox{[}0x1060\mbox{]} Unique Identification Register Low \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!U\+I\+D\+MH@{U\+I\+D\+MH}}
\index{U\+I\+D\+MH@{U\+I\+D\+MH}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{U\+I\+D\+MH}{UIDMH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+sim\+\_\+uidmh\+\_\+t} \+\_\+hw\+\_\+sim\+::\+U\+I\+D\+MH}\hypertarget{struct__hw__sim_a5b21b77f424bb0e6222f6014bd4df8de}{}\label{struct__hw__sim_a5b21b77f424bb0e6222f6014bd4df8de}
\mbox{[}0x1058\mbox{]} Unique Identification Register Mid-\/\+High \index{\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}!U\+I\+D\+ML@{U\+I\+D\+ML}}
\index{U\+I\+D\+ML@{U\+I\+D\+ML}!\+\_\+hw\+\_\+sim@{\+\_\+hw\+\_\+sim}}
\subsubsection[{\texorpdfstring{U\+I\+D\+ML}{UIDML}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+sim\+\_\+uidml\+\_\+t} \+\_\+hw\+\_\+sim\+::\+U\+I\+D\+ML}\hypertarget{struct__hw__sim_a7395a45d8a00dd1a8c04ab5eec4623f4}{}\label{struct__hw__sim_a7395a45d8a00dd1a8c04ab5eec4623f4}
\mbox{[}0x105C\mbox{]} Unique Identification Register Mid Low 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sim.\+h\end{DoxyCompactItemize}
