INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/new/ff_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sources_1/new/pwdet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwdet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sim_1/new/testbench.v:93]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/Users/ME/Vivado_Projects/project_1/project_1.srcs/sim_1/new/testbench.v:146]
