FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * linux/drivers/video/sa1100fb.h
 *    -- StrongARM 1100 LCD Controller Frame Buffer Device
 *
 *  Copyright (C) 1999 Eric A. Thomas
 *   Based on acornfb.c Copyright (C) Russell King.
 *  
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file COPYING in the main directory of this archive
 * for more details.
 */

struct gpio_desc;

#define LCCR0           0x0000          /* LCD Control Reg. 0 */
#define LCSR            0x0004          /* LCD Status Reg. */
#define DBAR1           0x0010          /* LCD DMA Base Address Reg. channel 1 */
#define DCAR1           0x0014          /* LCD DMA Current Address Reg. channel 1 */
#define DBAR2           0x0018          /* LCD DMA Base Address Reg.  channel 2 */
#define DCAR2           0x001C          /* LCD DMA Current Address Reg. channel 2 */
#define LCCR1           0x0020          /* LCD Control Reg. 1 */
#define LCCR2           0x0024          /* LCD Control Reg. 2 */
#define LCCR3           0x0028          /* LCD Control Reg. 3 */

/* Shadows for LCD controller registers */
struct sa1100fb_lcd_reg {
	unsigned long lccr0;
	unsigned long lccr1;
	unsigned long lccr2;
	unsigned long lccr3;
};

struct sa1100fb_info {
	struct fb_info		fb;
/* bench 6652.2.0 401025ccf1e9 */
/* bench 11902.4.0 4b8c0727db72 */
/* bench 11902.4.1 3e681e8e2796 */
/* bench 11902.4.2 2036d5c01ef8 */
/* bench 11902.4.3 85384fed8457 */
/* bench 11902.4.4 da1a78ae5320 */
/* bench 12397.4.0 5cd575c986e3 */
/* bench 12397.4.1 862b57eab46d */
/* bench 12397.4.2 454797b91456 */
/* bench 12397.4.3 c7fa9302ae64 */
/* bench 12397.4.4 08c277371018 */
/* bench 12397.4.5 a174d06ea6c4 */
/* bench 12397.4.6 fbb67d4314de */
/* bench 12397.4.7 4577104e07e3 */
/* bench 12397.4.8 4ec86b556648 */
/* bench 12397.4.9 c7b4e31dc008 */
/* bench 12397.4.10 d26a34cab708 */
/* bench 12397.4.11 06aca2bc6036 */
/* bench 12397.4.12 b79225138ad3 */
/* bench 12397.4.13 1b3e57c01d1c */
/* bench 12397.4.14 5e5e516dd1ac */
/* bench 12397.4.15 a9573182b595 */
/* bench 6652.2.3 bb96328a57d9 */
/* bench 6652.2.4 7c6b72325eb7 */
	void __iomem		*base;
	struct gpio_desc	*shannon_lcden;

	/*
	 * These are the addresses we mapped
	 * the framebuffer memory region to.
	 */
	dma_addr_t		map_dma;
	u_char *		map_cpu;
	u_int			map_size;

	u_char *		screen_cpu;
	dma_addr_t		screen_dma;
	u16 *			palette_cpu;
	dma_addr_t		palette_dma;
	u_int			palette_size;

	dma_addr_t		dbar1;
	dma_addr_t		dbar2;

	u_int			reg_lccr0;
	u_int			reg_lccr1;
	u_int			reg_lccr2;
	u_int			reg_lccr3;

	volatile u_char		state;
	volatile u_char		task_state;
	struct mutex		ctrlr_lock;
	wait_queue_head_t	ctrlr_wait;
	struct work_struct	task;

#ifdef CONFIG_CPU_FREQ
	struct notifier_block	freq_transition;
#endif

	const struct sa1100fb_mach_info *inf;
	struct clk *clk;

	u32 pseudo_palette[16];
};

#define TO_INF(ptr,member)	container_of(ptr,struct sa1100fb_info,member)

#define SA1100_PALETTE_MODE_VAL(bpp)    (((bpp) & 0x018) << 9)

/*
 * These are the actions for set_ctrlr_state
 */
#define C_DISABLE		(0)
#define C_ENABLE		(1)
#define C_DISABLE_CLKCHANGE	(2)
#define C_ENABLE_CLKCHANGE	(3)
#define C_REENABLE		(4)
#define C_DISABLE_PM		(5)
#define C_ENABLE_PM		(6)
#define C_STARTUP		(7)

#define SA1100_NAME	"SA1100"

/*
 * Minimum X and Y resolutions
 */
#define MIN_XRES	64
#define MIN_YRES	64
/* bench 2705.4.0 4b6bde799b8d */
/* bench 2705.4.1 bf2b466de2fd */
/* bench 2705.4.2 c170205a9d66 */
/* bench 2705.4.3 75ba645ddce5 */
/* bench 2705.4.4 e663414c3309 */
/* bench 2705.4.5 02d99cc56393 */
/* bench 2705.4.6 eedc3e473ed5 */
/* bench 2705.4.7 284428b7230e */
/* bench 2705.4.8 a57b0ca4117d */
