#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 19 02:06:03 2017
# Process ID: 2492
# Current directory: Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1
# Command line: vivado.exe -log lbp_standalone.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lbp_standalone.tcl -notrace
# Log file: Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1/lbp_standalone.vdi
# Journal file: Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source lbp_standalone.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_CS'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_WP'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_MOSI'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_MISO'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_SPI_SCLK'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_DC'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_RES'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SCLK'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_SDIN'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VBAT'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'OLED_VDD'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[0]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[1]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[2]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[3]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[4]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[5]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[6]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LD[7]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:363]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:363]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:373]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc:373]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 496.895 ; gain = 273.777
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.374 . Memory (MB): peak = 507.477 ; gain = 10.582
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ac408a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1002.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ac408a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1002.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ac408a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1002.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ac408a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1002.824 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1ac408a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1002.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.824 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ac408a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1002.824 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ac408a98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1002.824 ; gain = 0.000
21 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1002.824 ; gain = 505.930
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1002.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1/lbp_standalone_opt.dcp' has been generated.
Command: report_drc -file lbp_standalone_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1/lbp_standalone_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.824 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e99380a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1002.824 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 162c7de14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25a724d7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.439 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25a724d7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 1002.824 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25a724d7b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 19999be90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19999be90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1933f209a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 229a33907

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.666 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 229a33907

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18fe9c946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18fe9c946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.781 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18fe9c946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 1002.824 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18fe9c946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.784 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 18fe9c946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.790 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18fe9c946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.797 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18fe9c946

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.799 . Memory (MB): peak = 1002.824 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12e889256

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 1002.824 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e889256

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.802 . Memory (MB): peak = 1002.824 ; gain = 0.000
Ending Placer Task | Checksum: bf80ce99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.807 . Memory (MB): peak = 1002.824 ; gain = 0.000
34 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1002.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1/lbp_standalone_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1002.824 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1002.824 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1002.824 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 75ec21a5 ConstDB: 0 ShapeSum: 4994acf4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 131030de7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1123.855 ; gain = 121.031

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 131030de7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1127.266 ; gain = 124.441

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 131030de7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1127.266 ; gain = 124.441
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: ebc34905

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11a57debe

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 141326cce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383
Phase 4 Rip-up And Reroute | Checksum: 141326cce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 141326cce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 141326cce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383
Phase 6 Post Hold Fix | Checksum: 141326cce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00295123 %
  Global Horizontal Routing Utilization  = 0.00693036 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 9.00901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 141326cce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 141326cce

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 95632bb4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.207 ; gain = 132.383

Routing Is Done.
42 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.207 ; gain = 132.383
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1135.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1/lbp_standalone_routed.dcp' has been generated.
Command: report_drc -file lbp_standalone_drc_routed.rpt -pb lbp_standalone_drc_routed.pb -rpx lbp_standalone_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1/lbp_standalone_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file lbp_standalone_methodology_drc_routed.rpt -rpx lbp_standalone_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file Z:/Documents/DEV/projektmanagement-ss-2017/LBP HDL Port/zedboard/lbp_standalone/lbp_standalone.runs/impl_1/lbp_standalone_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file lbp_standalone_power_routed.rpt -pb lbp_standalone_power_summary_routed.pb -rpx lbp_standalone_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
49 Infos, 34 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 02:06:48 2017...
