{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716727516169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716727516169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 00:45:16 2024 " "Processing started: Mon May 27 00:45:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716727516169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727516169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727516169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716727516802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716727516802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "BCD_to_7Seg.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "MiniprojectResources/vga_sync.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "MiniprojectResources/ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "MiniprojectResources/ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-rtl " "Found design unit 1: pll2-rtl" {  } { { "pll2.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529577 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Found entity 1: pll2" {  } { { "pll2.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2/pll2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2_0002 " "Found entity 1: pll2_0002" {  } { { "pll2/pll2_0002.v" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file char_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 char_block_diagram " "Found entity 1: char_block_diagram" {  } { { "char_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/char_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouse_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_block_diagram " "Found entity 1: mouse_block_diagram" {  } { { "mouse_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/mouse_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529577 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../pipe.vhd " "Can't analyze file -- file ../pipe.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716727529593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pipes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pipes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "output_files/pipes.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/output_files/pipes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 textSelector-Behaviour " "Found design unit 1: textSelector-Behaviour" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529593 ""} { "Info" "ISGN_ENTITY_NAME" "1 textSelector " "Found entity 1: textSelector" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_number_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_number_gen-LFSR_BEHAVIOR " "Found design unit 1: random_number_gen-LFSR_BEHAVIOR" {  } { { "random_number_gen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529608 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/random_number_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/tool_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/tool_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tool_box-behavior " "Found design unit 1: tool_box-behavior" {  } { { "MiniprojectResources/tool_box.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/tool_box.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529608 ""} { "Info" "ISGN_ENTITY_NAME" "1 tool_box " "Found entity 1: tool_box" {  } { { "MiniprojectResources/tool_box.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/tool_box.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojectresources/home_screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojectresources/home_screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 home_screen-behavior " "Found design unit 1: home_screen-behavior" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529608 ""} { "Info" "ISGN_ENTITY_NAME" "1 home_screen " "Found entity 1: home_screen" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "home_screen_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file home_screen_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 home_screen_block_diagram " "Found entity 1: home_screen_block_diagram" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727529624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "home_screen_block_diagram " "Elaborating entity \"home_screen_block_diagram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716727529759 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VGA_SYNC inst2 " "Block or symbol \"VGA_SYNC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 144 672 896 320 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716727529769 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bouncy_ball inst6 " "Block or symbol \"bouncy_ball\" of instance \"inst6\" overlaps another block or symbol" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -104 128 424 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1716727529769 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "LEDR\[4..0\] " "Not all bits in bus \"LEDR\[4..0\]\" are used" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 0 1096 1272 16 "LEDR\[0\]" "" } { 16 1024 1200 32 "LEDR\[1\]" "" } { 184 512 688 200 "LEDR\[3\]" "" } { 200 512 688 216 "LEDR\[4\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1716727529769 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDR " "Converted elements in bus name \"LEDR\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[0\] LEDR0 " "Converted element name(s) from \"LEDR\[0\]\" to \"LEDR0\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 0 1096 1272 16 "LEDR\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[1\] LEDR1 " "Converted element name(s) from \"LEDR\[1\]\" to \"LEDR1\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 16 1024 1200 32 "LEDR\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[3\] LEDR3 " "Converted element name(s) from \"LEDR\[3\]\" to \"LEDR3\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 184 512 688 200 "LEDR\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529769 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDR\[4\] LEDR4 " "Converted element name(s) from \"LEDR\[4\]\" to \"LEDR4\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 200 512 688 216 "LEDR\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529769 ""}  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 0 1096 1272 16 "LEDR\[0\]" "" } { 16 1024 1200 32 "LEDR\[1\]" "" } { 184 512 688 200 "LEDR\[3\]" "" } { 200 512 688 216 "LEDR\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1716727529769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst2 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst2\"" {  } { { "home_screen_block_diagram.bdf" "inst2" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 144 672 896 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 pll2:inst3 " "Elaborating entity \"pll2\" for hierarchy \"pll2:inst3\"" {  } { { "home_screen_block_diagram.bdf" "inst3" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { -8 368 528 136 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2_0002 pll2:inst3\|pll2_0002:pll2_inst " "Elaborating entity \"pll2_0002\" for hierarchy \"pll2:inst3\|pll2_0002:pll2_inst\"" {  } { { "pll2.vhd" "pll2_inst" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "altera_pll_i" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529859 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716727529859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\"" {  } { { "pll2/pll2_0002.v" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727529859 ""}  } { { "pll2/pll2_0002.v" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/pll2/pll2_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716727529859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "home_screen home_screen:inst " "Elaborating entity \"home_screen\" for hierarchy \"home_screen:inst\"" {  } { { "home_screen_block_diagram.bdf" "inst" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 160 280 504 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529869 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led3 home_screen.vhd(14) " "VHDL Signal Declaration warning at home_screen.vhd(14): used implicit default value for signal \"led3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716727529889 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led4 home_screen.vhd(14) " "VHDL Signal Declaration warning at home_screen.vhd(14): used implicit default value for signal \"led4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716727529889 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_single_player home_screen.vhd(40) " "Verilog HDL or VHDL warning at home_screen.vhd(40): object \"in_single_player\" assigned a value but never read" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716727529889 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_training_mode home_screen.vhd(41) " "Verilog HDL or VHDL warning at home_screen.vhd(41): object \"in_training_mode\" assigned a value but never read" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716727529889 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pb1 home_screen.vhd(137) " "VHDL Process Statement warning at home_screen.vhd(137): signal \"pb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_row home_screen.vhd(138) " "VHDL Process Statement warning at home_screen.vhd(138): signal \"cursor_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_x_pos home_screen.vhd(138) " "VHDL Process Statement warning at home_screen.vhd(138): signal \"box2_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_size home_screen.vhd(138) " "VHDL Process Statement warning at home_screen.vhd(138): signal \"box2_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_column home_screen.vhd(138) " "VHDL Process Statement warning at home_screen.vhd(138): signal \"cursor_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_y_pos home_screen.vhd(138) " "VHDL Process Statement warning at home_screen.vhd(138): signal \"box2_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_row home_screen.vhd(142) " "VHDL Process Statement warning at home_screen.vhd(142): signal \"cursor_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_x_pos home_screen.vhd(142) " "VHDL Process Statement warning at home_screen.vhd(142): signal \"box3_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_size home_screen.vhd(142) " "VHDL Process Statement warning at home_screen.vhd(142): signal \"box3_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_column home_screen.vhd(142) " "VHDL Process Statement warning at home_screen.vhd(142): signal \"cursor_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_y_pos home_screen.vhd(142) " "VHDL Process Statement warning at home_screen.vhd(142): signal \"box3_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pb1 home_screen.vhd(158) " "VHDL Process Statement warning at home_screen.vhd(158): signal \"pb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_row home_screen.vhd(159) " "VHDL Process Statement warning at home_screen.vhd(159): signal \"cursor_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_x_pos home_screen.vhd(159) " "VHDL Process Statement warning at home_screen.vhd(159): signal \"box2_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_size home_screen.vhd(159) " "VHDL Process Statement warning at home_screen.vhd(159): signal \"box2_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_column home_screen.vhd(159) " "VHDL Process Statement warning at home_screen.vhd(159): signal \"cursor_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_y_pos home_screen.vhd(159) " "VHDL Process Statement warning at home_screen.vhd(159): signal \"box2_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_row home_screen.vhd(160) " "VHDL Process Statement warning at home_screen.vhd(160): signal \"cursor_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_x_pos home_screen.vhd(160) " "VHDL Process Statement warning at home_screen.vhd(160): signal \"box3_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_size home_screen.vhd(160) " "VHDL Process Statement warning at home_screen.vhd(160): signal \"box3_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_column home_screen.vhd(160) " "VHDL Process Statement warning at home_screen.vhd(160): signal \"cursor_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_y_pos home_screen.vhd(160) " "VHDL Process Statement warning at home_screen.vhd(160): signal \"box3_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pb1 home_screen.vhd(172) " "VHDL Process Statement warning at home_screen.vhd(172): signal \"pb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_row home_screen.vhd(173) " "VHDL Process Statement warning at home_screen.vhd(173): signal \"cursor_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_x_pos home_screen.vhd(173) " "VHDL Process Statement warning at home_screen.vhd(173): signal \"box2_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_size home_screen.vhd(173) " "VHDL Process Statement warning at home_screen.vhd(173): signal \"box2_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_column home_screen.vhd(173) " "VHDL Process Statement warning at home_screen.vhd(173): signal \"cursor_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box2_y_pos home_screen.vhd(173) " "VHDL Process Statement warning at home_screen.vhd(173): signal \"box2_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_row home_screen.vhd(174) " "VHDL Process Statement warning at home_screen.vhd(174): signal \"cursor_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_x_pos home_screen.vhd(174) " "VHDL Process Statement warning at home_screen.vhd(174): signal \"box3_x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_size home_screen.vhd(174) " "VHDL Process Statement warning at home_screen.vhd(174): signal \"box3_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cursor_column home_screen.vhd(174) " "VHDL Process Statement warning at home_screen.vhd(174): signal \"cursor_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "box3_y_pos home_screen.vhd(174) " "VHDL Process Statement warning at home_screen.vhd(174): signal \"box3_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state home_screen.vhd(133) " "VHDL Process Statement warning at home_screen.vhd(133): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mode home_screen.vhd(133) " "VHDL Process Statement warning at home_screen.vhd(133): inferring latch(es) for signal or variable \"mode\", which holds its previous value in one or more paths through the process" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[0\] home_screen.vhd(133) " "Inferred latch for \"mode\[0\]\" at home_screen.vhd(133)" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode\[1\] home_screen.vhd(133) " "Inferred latch for \"mode\[1\]\" at home_screen.vhd(133)" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SINGLE_PLAYER_MODE home_screen.vhd(133) " "Inferred latch for \"next_state.SINGLE_PLAYER_MODE\" at home_screen.vhd(133)" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TRAINING_MODE home_screen.vhd(133) " "Inferred latch for \"next_state.TRAINING_MODE\" at home_screen.vhd(133)" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HOME_SCREEN home_screen.vhd(133) " "Inferred latch for \"next_state.HOME_SCREEN\" at home_screen.vhd(133)" {  } { { "MiniprojectResources/home_screen.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/home_screen.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529899 "|home_screen_block_diagram|home_screen:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst5 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst5\"" {  } { { "home_screen_block_diagram.bdf" "inst5" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { -56 760 1024 88 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|MOUSE:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|MOUSE:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:inst7 " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:inst7\"" {  } { { "home_screen_block_diagram.bdf" "inst7" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 592 -432 -192 672 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textSelector textSelector:inst10 " "Elaborating entity \"textSelector\" for hierarchy \"textSelector:inst10\"" {  } { { "home_screen_block_diagram.bdf" "inst10" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -808 -560 368 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[0\] text.vhd(88) " "Inferred latch for \"current_score_digit\[0\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[1\] text.vhd(88) " "Inferred latch for \"current_score_digit\[1\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[2\] text.vhd(88) " "Inferred latch for \"current_score_digit\[2\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[3\] text.vhd(88) " "Inferred latch for \"current_score_digit\[3\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[4\] text.vhd(88) " "Inferred latch for \"current_score_digit\[4\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[5\] text.vhd(88) " "Inferred latch for \"current_score_digit\[5\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[6\] text.vhd(88) " "Inferred latch for \"current_score_digit\[6\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[7\] text.vhd(88) " "Inferred latch for \"current_score_digit\[7\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[8\] text.vhd(88) " "Inferred latch for \"current_score_digit\[8\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[9\] text.vhd(88) " "Inferred latch for \"current_score_digit\[9\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[10\] text.vhd(88) " "Inferred latch for \"current_score_digit\[10\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[11\] text.vhd(88) " "Inferred latch for \"current_score_digit\[11\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[12\] text.vhd(88) " "Inferred latch for \"current_score_digit\[12\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_score_digit\[13\] text.vhd(88) " "Inferred latch for \"current_score_digit\[13\]\" at text.vhd(88)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[0\] text.vhd(72) " "Inferred latch for \"score_character\[0\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[1\] text.vhd(72) " "Inferred latch for \"score_character\[1\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[2\] text.vhd(72) " "Inferred latch for \"score_character\[2\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[3\] text.vhd(72) " "Inferred latch for \"score_character\[3\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[4\] text.vhd(72) " "Inferred latch for \"score_character\[4\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_character\[5\] text.vhd(72) " "Inferred latch for \"score_character\[5\]\" at text.vhd(72)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[0\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[0\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[1\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[1\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[2\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[2\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[3\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[3\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[4\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[4\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[5\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[5\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[6\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[6\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[7\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[7\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[8\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[8\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[9\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[9\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[10\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[10\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[11\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[11\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[12\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[12\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_lives_digit\[13\] text.vhd(53) " "Inferred latch for \"current_lives_digit\[13\]\" at text.vhd(53)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[0\] text.vhd(38) " "Inferred latch for \"lives_character\[0\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[1\] text.vhd(38) " "Inferred latch for \"lives_character\[1\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[2\] text.vhd(38) " "Inferred latch for \"lives_character\[2\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[3\] text.vhd(38) " "Inferred latch for \"lives_character\[3\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[4\] text.vhd(38) " "Inferred latch for \"lives_character\[4\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lives_character\[5\] text.vhd(38) " "Inferred latch for \"lives_character\[5\]\" at text.vhd(38)" {  } { { "text.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/text.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529919 "|home_screen_block_diagram|textSelector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst6 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst6\"" {  } { { "home_screen_block_diagram.bdf" "inst6" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -104 128 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_width bouncy_ball.vhd(24) " "VHDL Signal Declaration warning at bouncy_ball.vhd(24): used explicit default value for signal \"cloud_width\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_drawing_width bouncy_ball.vhd(25) " "VHDL Signal Declaration warning at bouncy_ball.vhd(25): used explicit default value for signal \"cloud_drawing_width\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cloud_motion_integer bouncy_ball.vhd(27) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(27): object \"cloud_motion_integer\" assigned a value but never read" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_inital_spacing bouncy_ball.vhd(28) " "VHDL Signal Declaration warning at bouncy_ball.vhd(28): used explicit default value for signal \"cloud_inital_spacing\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud1_y_pos bouncy_ball.vhd(37) " "VHDL Signal Declaration warning at bouncy_ball.vhd(37): used explicit default value for signal \"top_cloud1_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud1_y_pos bouncy_ball.vhd(42) " "VHDL Signal Declaration warning at bouncy_ball.vhd(42): used explicit default value for signal \"bottom_cloud1_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud2_y_pos bouncy_ball.vhd(49) " "VHDL Signal Declaration warning at bouncy_ball.vhd(49): used explicit default value for signal \"top_cloud2_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud2_y_pos bouncy_ball.vhd(54) " "VHDL Signal Declaration warning at bouncy_ball.vhd(54): used explicit default value for signal \"bottom_cloud2_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "top_cloud3_y_pos bouncy_ball.vhd(61) " "VHDL Signal Declaration warning at bouncy_ball.vhd(61): used explicit default value for signal \"top_cloud3_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bottom_cloud3_y_pos bouncy_ball.vhd(66) " "VHDL Signal Declaration warning at bouncy_ball.vhd(66): used explicit default value for signal \"bottom_cloud3_y_pos\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cloud_vertical_spacing bouncy_ball.vhd(79) " "VHDL Signal Declaration warning at bouncy_ball.vhd(79): used explicit default value for signal \"cloud_vertical_spacing\" because signal was never assigned a value" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_running bouncy_ball.vhd(282) " "VHDL Process Statement warning at bouncy_ball.vhd(282): signal \"game_running\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ball_up_motion\[5\] bouncy_ball.vhd(84) " "Using initial value X (don't care) for net \"ball_up_motion\[5\]\" at bouncy_ball.vhd(84)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ball_up_motion\[11\] bouncy_ball.vhd(84) " "Using initial value X (don't care) for net \"ball_up_motion\[11\]\" at bouncy_ball.vhd(84)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 84 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ball_down_motion\[5..7\] bouncy_ball.vhd(85) " "Using initial value X (don't care) for net \"ball_down_motion\[5..7\]\" at bouncy_ball.vhd(85)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 85 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[0\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[0\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[1\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[1\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[2\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[2\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[3\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[3\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[4\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[4\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[5\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[5\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[6\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[6\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[7\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[7\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[8\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[8\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud3_height\[9\] bouncy_ball.vhd(182) " "Inferred latch for \"bottom_cloud3_height\[9\]\" at bouncy_ball.vhd(182)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[0\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[0\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[1\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[1\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[2\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[2\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[3\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[3\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[4\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[4\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[5\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[5\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[6\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[6\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[7\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[7\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[8\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[8\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud3_height\[9\] bouncy_ball.vhd(176) " "Inferred latch for \"top_cloud3_height\[9\]\" at bouncy_ball.vhd(176)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[0\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[0\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[1\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[1\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[2\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[2\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[3\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[3\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[4\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[4\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[5\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[5\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[6\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[6\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[7\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[7\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[8\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[8\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud2_height\[9\] bouncy_ball.vhd(167) " "Inferred latch for \"bottom_cloud2_height\[9\]\" at bouncy_ball.vhd(167)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 167 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[0\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[0\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[1\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[1\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[2\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[2\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[3\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[3\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[4\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[4\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[5\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[5\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[6\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[6\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[7\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[7\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[8\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[8\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud2_height\[9\] bouncy_ball.vhd(160) " "Inferred latch for \"top_cloud2_height\[9\]\" at bouncy_ball.vhd(160)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[0\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[0\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[1\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[1\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[2\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[2\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[3\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[3\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[4\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[4\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[5\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[5\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[6\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[6\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[7\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[7\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[8\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[8\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_cloud1_height\[9\] bouncy_ball.vhd(153) " "Inferred latch for \"bottom_cloud1_height\[9\]\" at bouncy_ball.vhd(153)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[0\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[0\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[1\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[1\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[2\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[2\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[3\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[3\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[4\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[4\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[5\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[5\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[6\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[6\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[7\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[7\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[8\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[8\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_cloud1_height\[9\] bouncy_ball.vhd(147) " "Inferred latch for \"top_cloud1_height\[9\]\" at bouncy_ball.vhd(147)" {  } { { "MiniprojectResources/bouncy_ball.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/bouncy_ball.vhd" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727529929 "|toplevel|bouncy_ball:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom char_rom:inst9 " "Elaborating entity \"char_rom\" for hierarchy \"char_rom:inst9\"" {  } { { "home_screen_block_diagram.bdf" "inst9" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727529939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char_rom:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "altsyncram_component" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727530007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char_rom:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char_rom:inst9\|altsyncram:altsyncram_component\"" {  } { { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727530008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char_rom:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"char_rom:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716727530008 ""}  } { { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716727530008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716727530079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727530079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727530079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen random_number_gen:inst8 " "Elaborating entity \"random_number_gen\" for hierarchy \"random_number_gen:inst8\"" {  } { { "home_screen_block_diagram.bdf" "inst8" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 24 -712 -552 104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727530097 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\] " "Synthesized away node \"char_rom:inst9\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/db/altsyncram_d5g1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MiniprojectResources/char_rom.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/char_rom.vhd" 51 0 0 } } { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 224 -552 -288 336 "inst9" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727530249 "|home_screen_block_diagram|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_d5g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716727530249 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716727530249 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MiniprojectResources/mouse.vhd" "" { Text "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/MiniprojectResources/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716727531048 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716727531056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR3 GND " "Pin \"LEDR3\" is stuck at GND" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 184 512 688 200 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716727531293 "|home_screen_block_diagram|LEDR3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR4 GND " "Pin \"LEDR4\" is stuck at GND" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 200 512 688 216 "LEDR\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716727531293 "|home_screen_block_diagram|LEDR4"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 128 936 1112 144 "VGA_R\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716727531293 "|home_screen_block_diagram|VGA_R[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716727531293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716727531394 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "163 " "163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716727531701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531722 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716727531722 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716727531730 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716727531730 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_0002 317 " "Ignored 317 assignments for entity \"pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716727531730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716727532007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716727532007 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll2:inst3\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716727532078 ""}  } { { "altera_pll.v" "" { Text "e:/auckland_university_stuff/305/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716727532078 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 232 -224 -56 248 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 232 -224 -56 248 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "home_screen_block_diagram.bdf" "" { Schematic "E:/Auckland_UNIVERSITY_Stuff/305/305-Mini-Project-Flappy-Plane/305_files/home_screen_block_diagram.bdf" { { 216 -1056 -888 232 "sw" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716727532137 "|home_screen_block_diagram|sw[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716727532137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716727532137 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716727532137 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716727532137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716727532137 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716727532137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716727532137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716727532187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 00:45:32 2024 " "Processing ended: Mon May 27 00:45:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716727532187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716727532187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716727532187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716727532187 ""}
