#! /opt/eda/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/eda/lib/ivl/system.vpi";
:vpi_module "/opt/eda/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/eda/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/eda/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/eda/lib/ivl/va_math.vpi";
:vpi_module "/opt/eda/lib/ivl/v2009.vpi";
S_0x55ef4c6af650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ef4c6af7e0 .scope module, "PIXEL_ARRAY_MEMORY_CONTROLLER_tb" "PIXEL_ARRAY_MEMORY_CONTROLLER_tb" 3 3;
 .timescale -9 -12;
P_0x55ef4c6af970 .param/l "HEIGHT" 0 3 15, +C4<00000000000000000000000000001001>;
P_0x55ef4c6af9b0 .param/l "OUTPUT_BUS_PIXEL_WIDTH" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x55ef4c6af9f0 .param/l "WIDTH" 0 3 14, +C4<00000000000000000000000000001000>;
P_0x55ef4c6afa30 .param/l "clk_period" 0 3 18, +C4<00000000000000000000000111110100>;
P_0x55ef4c6afa70 .param/l "sim_period" 0 3 19, +C4<00000000000100100100111110000000>;
v0x55ef4c6cb940_0 .net "MEMORY_READ_ENABLE", 0 0, v0x55ef4c6a9470_0;  1 drivers
v0x55ef4c6cba00_0 .net "MEMORY_ROW", 4 0, v0x55ef4c6a92f0_0;  1 drivers
v0x55ef4c6cbad0_0 .var "READ_CLK_IN", 0 0;
v0x55ef4c6cbbd0_0 .net "READ_CLK_OUT", 0 0, v0x55ef4c6caf50_0;  1 drivers
v0x55ef4c6cbca0_0 .var "READ_RESET", 0 0;
v0x55ef4c6cbd40_0 .var "SYSTEM_CLK", 0 0;
v0x55ef4c6cbe10_0 .net "WRITE_CLK_OUT", 0 0, L_0x55ef4c6cc0b0;  1 drivers
S_0x55ef4c66eed0 .scope module, "pamc1" "PIXEL_ARRAY_MEMORY_CONTROLLER" 3 24, 4 1 0, S_0x55ef4c6af7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SYSTEM_CLK";
    .port_info 1 /INPUT 1 "READ_RESET";
    .port_info 2 /INPUT 1 "READ_CLK_IN";
    .port_info 3 /OUTPUT 1 "READ_CLK_OUT";
    .port_info 4 /OUTPUT 1 "WRITE_CLK_OUT";
    .port_info 5 /OUTPUT 5 "MEMORY_ROW";
    .port_info 6 /OUTPUT 1 "MEMORY_READ_ENABLE";
P_0x55ef4c66f060 .param/l "HEIGHT" 0 4 13, +C4<00000000000000000000000000001001>;
P_0x55ef4c66f0a0 .param/l "OUTPUT_BUS_PIXEL_WIDTH" 0 4 14, +C4<00000000000000000000000000000100>;
P_0x55ef4c66f0e0 .param/l "WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x55ef4c66f120 .param/l "done" 0 4 16, +C4<00000000000000000000000000000010>;
P_0x55ef4c66f160 .param/l "read_to_buffer" 0 4 16, +C4<00000000000000000000000000000000>;
P_0x55ef4c66f1a0 .param/l "write_out" 0 4 16, +C4<00000000000000000000000000000001>;
v0x55ef4c6a9470_0 .var "MEMORY_READ_ENABLE", 0 0;
v0x55ef4c6a92f0_0 .var "MEMORY_ROW", 4 0;
v0x55ef4c6cae80_0 .net "READ_CLK_IN", 0 0, v0x55ef4c6cbad0_0;  1 drivers
v0x55ef4c6caf50_0 .var "READ_CLK_OUT", 0 0;
v0x55ef4c6cb010_0 .net "READ_RESET", 0 0, v0x55ef4c6cbca0_0;  1 drivers
v0x55ef4c6cb120_0 .net "SYSTEM_CLK", 0 0, v0x55ef4c6cbd40_0;  1 drivers
v0x55ef4c6cb1e0_0 .net "WRITE_CLK_OUT", 0 0, L_0x55ef4c6cc0b0;  alias, 1 drivers
L_0x7fb674b87018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ef4c6cb2a0_0 .net/2u *"_ivl_0", 0 0, L_0x7fb674b87018;  1 drivers
L_0x7fb674b87060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ef4c6cb380_0 .net/2u *"_ivl_4", 0 0, L_0x7fb674b87060;  1 drivers
v0x55ef4c6cb460_0 .net "control_clk", 0 0, L_0x55ef4c6cbf10;  1 drivers
v0x55ef4c6cb520_0 .var "state", 1 0;
v0x55ef4c6cb600_0 .var "state_enable", 0 0;
v0x55ef4c6cb6c0_0 .var "write_number", 3 0;
v0x55ef4c6cb7a0_0 .var "write_out_enable", 0 0;
E_0x55ef4c6a84b0 .event posedge, v0x55ef4c6cb460_0;
E_0x55ef4c692010 .event posedge, v0x55ef4c6cae80_0;
L_0x55ef4c6cbf10 .functor MUXZ 1, L_0x7fb674b87018, v0x55ef4c6cbd40_0, v0x55ef4c6cb600_0, C4<>;
L_0x55ef4c6cc0b0 .functor MUXZ 1, L_0x7fb674b87060, L_0x55ef4c6cbf10, v0x55ef4c6cb7a0_0, C4<>;
    .scope S_0x55ef4c66eed0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6caf50_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55ef4c6a92f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6a9470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55ef4c6cb520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6cb600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6cb7a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ef4c6cb6c0_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0x55ef4c66eed0;
T_1 ;
    %wait E_0x55ef4c692010;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef4c6cb600_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ef4c6cb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef4c6a9470_0, 0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55ef4c6a92f0_0, 0, 5;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ef4c66eed0;
T_2 ;
    %wait E_0x55ef4c6a84b0;
    %load/vec4 v0x55ef4c6cb520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef4c6cb7a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef4c6cb6c0_0, 0;
    %load/vec4 v0x55ef4c6a92f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55ef4c6a92f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef4c6caf50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ef4c6cb520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ef4c6cb6c0_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef4c6caf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef4c6cb7a0_0, 0;
    %load/vec4 v0x55ef4c6cb6c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55ef4c6cb6c0_0, 0;
    %load/vec4 v0x55ef4c6cb6c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %load/vec4 v0x55ef4c6a92f0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %assign/vec4 v0x55ef4c6cb520_0, 0;
T_2.5 ;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6a9470_0, 0, 1;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55ef4c6a92f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6cb600_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ef4c6af7e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6cbd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6cbca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6cbad0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x55ef4c6af7e0;
T_4 ;
    %delay 500000, 0;
    %load/vec4 v0x55ef4c6cbd40_0;
    %inv;
    %store/vec4 v0x55ef4c6cbd40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ef4c6af7e0;
T_5 ;
    %vpi_call/w 3 40 "$dumpfile", "simulation/PIXEL_ARRAY_MEMORY_CONTROLLER_tb.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ef4c6af7e0 {0 0 0};
    %delay 1200000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef4c6cbad0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef4c6cbad0_0, 0, 1;
    %delay 1200000000, 0;
    %vpi_call/w 3 50 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "pixelArrayMemoryController_tb.v";
    "pixelArrayMemoryController.v";
