Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 23 10:38:05 2023
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.740        0.000                      0                  509        0.143        0.000                      0                  509        3.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.740        0.000                      0                  509        0.143        0.000                      0                  509        3.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rTxStart_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.664ns (16.899%)  route 3.265ns (83.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.852     5.926    uart_i/uart_top_0/inst/iClk
    SLICE_X108Y81        FDRE                                         r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.518     6.444 r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[2]/Q
                         net (fo=102, routed)         2.750     9.193    uart_i/uart_top_0/inst/UART_TX_INST/rTxStart_reg[0]
    SLICE_X108Y81        LUT5 (Prop_lut5_I3_O)        0.146     9.339 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxStart_i_1/O
                         net (fo=1, routed)           0.516     9.855    uart_i/uart_top_0/inst/UART_TX_INST_n_13
    SLICE_X107Y81        FDRE                                         r  uart_i/uart_top_0/inst/rTxStart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.673    13.437    uart_i/uart_top_0/inst/iClk
    SLICE_X107Y81        FDRE                                         r  uart_i/uart_top_0/inst/rTxStart_reg/C
                         clock pessimism              0.464    13.902    
                         clock uncertainty           -0.035    13.866    
    SLICE_X107Y81        FDRE (Setup_fdre_C_D)       -0.271    13.595    uart_i/uart_top_0/inst/rTxStart_reg
  -------------------------------------------------------------------
                         required time                         13.595    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 1.050ns (26.779%)  route 2.871ns (73.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 13.365 - 8.000 ) 
    Source Clock Delay      (SCD):    5.851ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.777     5.851    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y83        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y83        FDRE (Prop_fdre_C_Q)         0.478     6.329 f  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]/Q
                         net (fo=7, routed)           1.022     7.351    uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg_n_0_[3]
    SLICE_X102Y81        LUT4 (Prop_lut4_I2_O)        0.295     7.646 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=2, routed)           0.313     7.958    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X102Y80        LUT6 (Prop_lut6_I5_O)        0.124     8.082 r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[10]_i_3/O
                         net (fo=11, routed)          1.013     9.095    uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[10]_i_3_n_0
    SLICE_X102Y82        LUT3 (Prop_lut3_I0_O)        0.153     9.248 r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[1]_i_1/O
                         net (fo=1, routed)           0.524     9.772    uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current[1]_i_1_n_0
    SLICE_X102Y82        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601    13.365    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X102Y82        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/C
                         clock pessimism              0.460    13.826    
                         clock uncertainty           -0.035    13.790    
    SLICE_X102Y82        FDRE (Setup_fdre_C_D)       -0.237    13.553    uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[16]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[16]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[17]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[17]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[24]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[24]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[25]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[25]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[30]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[30]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[31]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[31]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[38]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[38]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.704ns (19.923%)  route 2.830ns (80.077%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 13.368 - 8.000 ) 
    Source Clock Delay      (SCD):    5.848ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.774     5.848    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X103Y81        FDSE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y81        FDSE (Prop_fdse_C_Q)         0.456     6.304 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[0]/Q
                         net (fo=23, routed)          1.456     7.759    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I1_O)        0.124     7.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.445     8.328    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer_reg[0]
    SLICE_X107Y82        LUT6 (Prop_lut6_I5_O)        0.124     8.452 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.929     9.381    uart_i/uart_top_0/inst/rBuffer
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.604    13.368    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[39]/C
                         clock pessimism              0.423    13.792    
                         clock uncertainty           -0.035    13.756    
    SLICE_X105Y85        FDRE (Setup_fdre_C_CE)      -0.205    13.551    uart_i/uart_top_0/inst/rBuffer_reg[39]
  -------------------------------------------------------------------
                         required time                         13.551    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.600     1.686    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X105Y80        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y80        FDRE (Prop_fdre_C_Q)         0.141     1.827 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[3]/Q
                         net (fo=1, routed)           0.091     1.918    uart_i/uart_top_0/inst/UART_TX_INST/in7[2]
    SLICE_X104Y80        LUT5 (Prop_lut5_I3_O)        0.045     1.963 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.963    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[2]_i_1_n_0
    SLICE_X104Y80        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.869     2.211    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X104Y80        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]/C
                         clock pessimism             -0.512     1.699    
    SLICE_X104Y80        FDRE (Hold_fdre_C_D)         0.121     1.820    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.631     1.717    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y84        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141     1.858 f  uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg[3]/Q
                         net (fo=5, routed)           0.125     1.984    uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg_n_0_[3]
    SLICE_X108Y84        LUT5 (Prop_lut5_I0_O)        0.045     2.029 r  uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.029    uart_i/uart_top_0/inst/UART_RX_INST/wBit_Next[1]
    SLICE_X108Y84        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.899     2.241    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y84        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg[1]/C
                         clock pessimism             -0.511     1.730    
    SLICE_X108Y84        FDRE (Hold_fdre_C_D)         0.121     1.851    uart_i/uart_top_0/inst/UART_RX_INST/rBit_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.667%)  route 0.148ns (44.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.603     1.689    uart_i/uart_top_0/inst/iClk
    SLICE_X103Y83        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_i/uart_top_0/inst/rBuffer_reg[80]/Q
                         net (fo=1, routed)           0.148     1.978    uart_i/uart_top_0/inst/in8[88]
    SLICE_X104Y83        LUT3 (Prop_lut3_I0_O)        0.045     2.023 r  uart_i/uart_top_0/inst/rBuffer[88]_i_1/O
                         net (fo=1, routed)           0.000     2.023    uart_i/uart_top_0/inst/rBuffer[88]_i_1_n_0
    SLICE_X104Y83        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.872     2.214    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y83        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[88]/C
                         clock pessimism             -0.490     1.724    
    SLICE_X104Y83        FDRE (Hold_fdre_C_D)         0.121     1.845    uart_i/uart_top_0/inst/rBuffer_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.354%)  route 0.150ns (44.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.603     1.689    uart_i/uart_top_0/inst/iClk
    SLICE_X103Y83        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        FDRE (Prop_fdre_C_Q)         0.141     1.830 r  uart_i/uart_top_0/inst/rBuffer_reg[84]/Q
                         net (fo=1, routed)           0.150     1.980    uart_i/uart_top_0/inst/in8[92]
    SLICE_X104Y83        LUT3 (Prop_lut3_I0_O)        0.045     2.025 r  uart_i/uart_top_0/inst/rBuffer[92]_i_1/O
                         net (fo=1, routed)           0.000     2.025    uart_i/uart_top_0/inst/rBuffer[92]_i_1_n_0
    SLICE_X104Y83        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.872     2.214    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y83        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[92]/C
                         clock pessimism             -0.490     1.724    
    SLICE_X104Y83        FDRE (Hold_fdre_C_D)         0.121     1.845    uart_i/uart_top_0/inst/rBuffer_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.628     1.714    uart_i/uart_top_0/inst/iClk
    SLICE_X109Y81        FDRE                                         r  uart_i/uart_top_0/inst/rCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  uart_i/uart_top_0/inst/rCnt_reg[1]/Q
                         net (fo=9, routed)           0.136     1.992    uart_i/uart_top_0/inst/rCnt_reg_n_0_[1]
    SLICE_X108Y81        LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  uart_i/uart_top_0/inst/FSM_onehot_rFSM[1]_i_1/O
                         net (fo=1, routed)           0.000     2.037    uart_i/uart_top_0/inst/FSM_onehot_rFSM[1]_i_1_n_0
    SLICE_X108Y81        FDRE                                         r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.896     2.238    uart_i/uart_top_0/inst/iClk
    SLICE_X108Y81        FDRE                                         r  uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                         clock pessimism             -0.511     1.727    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.121     1.848    uart_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rTxByte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.228%)  route 0.108ns (36.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.212ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.602     1.688    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y82        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  uart_i/uart_top_0/inst/rTxByte_reg[4]/Q
                         net (fo=1, routed)           0.108     1.937    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[4]
    SLICE_X105Y81        LUT5 (Prop_lut5_I2_O)        0.045     1.982 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1_n_0
    SLICE_X105Y81        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.870     2.212    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X105Y81        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
                         clock pessimism             -0.511     1.701    
    SLICE_X105Y81        FDRE (Hold_fdre_C_D)         0.091     1.792    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.659%)  route 0.111ns (37.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.631     1.717    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X107Y85        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[6]/Q
                         net (fo=2, routed)           0.111     1.969    uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[6]
    SLICE_X106Y85        LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.014    uart_i/uart_top_0/inst/UART_RX_INST_n_9
    SLICE_X106Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.900     2.242    uart_i/uart_top_0/inst/iClk
    SLICE_X106Y85        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[6]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X106Y85        FDRE (Hold_fdre_C_D)         0.092     1.822    uart_i/uart_top_0/inst/rBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.209ns (70.487%)  route 0.088ns (29.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.631     1.717    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X108Y85        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[1]/Q
                         net (fo=29, routed)          0.088     1.969    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[1]
    SLICE_X109Y85        LUT6 (Prop_lut6_I2_O)        0.045     2.014 r  uart_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.014    uart_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[0]_i_1__0_n_0
    SLICE_X109Y85        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.900     2.242    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y85        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.091     1.821    uart_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rTxByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.736%)  route 0.104ns (33.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.603     1.689    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y83        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.164     1.853 r  uart_i/uart_top_0/inst/rBuffer_reg[92]/Q
                         net (fo=1, routed)           0.104     1.957    uart_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[7][4]
    SLICE_X105Y82        LUT6 (Prop_lut6_I5_O)        0.045     2.002 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxByte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.002    uart_i/uart_top_0/inst/UART_TX_INST_n_3
    SLICE_X105Y82        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.871     2.213    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y82        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[4]/C
                         clock pessimism             -0.511     1.702    
    SLICE_X105Y82        FDRE (Hold_fdre_C_D)         0.092     1.794    uart_i/uart_top_0/inst/rTxByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.604     1.690    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y86        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y86        FDRE (Prop_fdre_C_Q)         0.128     1.818 r  uart_i/uart_top_0/inst/rBuffer_reg[13]/Q
                         net (fo=1, routed)           0.086     1.904    uart_i/uart_top_0/inst/in8[21]
    SLICE_X105Y86        LUT3 (Prop_lut3_I0_O)        0.104     2.008 r  uart_i/uart_top_0/inst/rBuffer[21]_i_1/O
                         net (fo=1, routed)           0.000     2.008    uart_i/uart_top_0/inst/rBuffer[21]_i_1_n_0
    SLICE_X105Y86        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.874     2.216    uart_i/uart_top_0/inst/iClk
    SLICE_X105Y86        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[21]/C
                         clock pessimism             -0.526     1.690    
    SLICE_X105Y86        FDRE (Hold_fdre_C_D)         0.107     1.797    uart_i/uart_top_0/inst/rBuffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y82   uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y84   uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y84   uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   uart_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   uart_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   uart_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   uart_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   uart_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y85   uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   uart_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   uart_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   uart_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   uart_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y82   uart_i/Debounce_Switch_0/inst/r_Count_reg[3]/C



