Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 29 14:24:00 2019
| Host         : DESKTOP-K7RLM5A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDL_DUT_timing_summary_routed.rpt -pb HDL_DUT_timing_summary_routed.pb -rpx HDL_DUT_timing_summary_routed.rpx -warn_on_violation
| Design       : HDL_DUT
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1202 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.872        0.000                      0                  553        0.122        0.000                      0                  553       18.831        0.000                       0                   404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK              14.872        0.000                      0                  553        0.122        0.000                      0                  553       18.831        0.000                       0                   404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack       14.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.872ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        23.432ns  (logic 7.745ns (33.053%)  route 15.687ns (66.947%))
  Logic Levels:           58  (CARRY4=37 LUT1=1 LUT3=9 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.725 r  Divide_out1_dlyBalance_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.725    Divide_out1_dlyBalance_reg[32]_i_2_n_0
    SLICE_X28Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.779 r  Divide_out1_dlyBalance_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.779    Divide_out1_dlyBalance_reg[36]_i_2_n_0
    SLICE_X28Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.855 f  Divide_out1_dlyBalance_reg[42]_i_4/CO[1]
                         net (fo=1, routed)           0.534    23.389    Divide_out1_dlyBalance_reg[42]_i_4_n_2
    SLICE_X30Y177        LUT3 (Prop_lut3_I2_O)        0.132    23.521 r  Divide_out1_dlyBalance[42]_i_2/O
                         net (fo=1, routed)           0.448    23.969    p_1_in__0[42]
    SLICE_X27Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X27Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[42]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X27Y177        FDRE (Setup_fdre_C_D)       -0.096    38.841    Divide_out1_dlyBalance_reg[42]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                         -23.969    
  -------------------------------------------------------------------
                         slack                                 14.872    

Slack (MET) :             15.575ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.889ns  (logic 7.719ns (33.723%)  route 15.170ns (66.277%))
  Logic Levels:           56  (CARRY4=35 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    22.836 r  Divide_out1_dlyBalance_reg[32]_i_2/O[1]
                         net (fo=1, routed)           0.465    23.301    Divide_out14[30]
    SLICE_X26Y176        LUT6 (Prop_lut6_I0_O)        0.125    23.426 r  Divide_out1_dlyBalance[30]_i_1/O
                         net (fo=1, routed)           0.000    23.426    p_1_in__0[30]
    SLICE_X26Y176        FDRE                                         r  Divide_out1_dlyBalance_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X26Y176        FDRE                                         r  Divide_out1_dlyBalance_reg[30]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X26Y176        FDRE (Setup_fdre_C_D)        0.064    39.001    Divide_out1_dlyBalance_reg[30]
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                         -23.426    
  -------------------------------------------------------------------
                         slack                                 15.575    

Slack (MET) :             15.617ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.817ns  (logic 7.768ns (34.045%)  route 15.049ns (65.955%))
  Logic Levels:           58  (CARRY4=37 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.725 r  Divide_out1_dlyBalance_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.725    Divide_out1_dlyBalance_reg[32]_i_2_n_0
    SLICE_X28Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.779 r  Divide_out1_dlyBalance_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.779    Divide_out1_dlyBalance_reg[36]_i_2_n_0
    SLICE_X28Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.887 r  Divide_out1_dlyBalance_reg[42]_i_4/O[0]
                         net (fo=1, routed)           0.344    23.231    Divide_out14[37]
    SLICE_X29Y179        LUT6 (Prop_lut6_I0_O)        0.123    23.354 r  Divide_out1_dlyBalance[37]_i_1/O
                         net (fo=1, routed)           0.000    23.354    p_1_in__0[37]
    SLICE_X29Y179        FDRE                                         r  Divide_out1_dlyBalance_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X29Y179        FDRE                                         r  Divide_out1_dlyBalance_reg[37]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X29Y179        FDRE (Setup_fdre_C_D)        0.034    38.971    Divide_out1_dlyBalance_reg[37]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                 15.617    

Slack (MET) :             15.631ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.803ns  (logic 7.754ns (34.005%)  route 15.049ns (65.995%))
  Logic Levels:           57  (CARRY4=36 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.725 r  Divide_out1_dlyBalance_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.725    Divide_out1_dlyBalance_reg[32]_i_2_n_0
    SLICE_X28Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    22.876 r  Divide_out1_dlyBalance_reg[36]_i_2/O[3]
                         net (fo=1, routed)           0.344    23.220    Divide_out14[36]
    SLICE_X29Y178        LUT6 (Prop_lut6_I0_O)        0.120    23.340 r  Divide_out1_dlyBalance[36]_i_1/O
                         net (fo=1, routed)           0.000    23.340    p_1_in__0[36]
    SLICE_X29Y178        FDRE                                         r  Divide_out1_dlyBalance_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X29Y178        FDRE                                         r  Divide_out1_dlyBalance_reg[36]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X29Y178        FDRE (Setup_fdre_C_D)        0.034    38.971    Divide_out1_dlyBalance_reg[36]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -23.340    
  -------------------------------------------------------------------
                         slack                                 15.631    

Slack (MET) :             15.644ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.790ns  (logic 7.714ns (33.848%)  route 15.076ns (66.152%))
  Logic Levels:           57  (CARRY4=36 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.725 r  Divide_out1_dlyBalance_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.725    Divide_out1_dlyBalance_reg[32]_i_2_n_0
    SLICE_X28Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.833 r  Divide_out1_dlyBalance_reg[36]_i_2/O[0]
                         net (fo=1, routed)           0.371    23.204    Divide_out14[33]
    SLICE_X29Y178        LUT6 (Prop_lut6_I0_O)        0.123    23.327 r  Divide_out1_dlyBalance[33]_i_1/O
                         net (fo=1, routed)           0.000    23.327    p_1_in__0[33]
    SLICE_X29Y178        FDRE                                         r  Divide_out1_dlyBalance_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X29Y178        FDRE                                         r  Divide_out1_dlyBalance_reg[33]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X29Y178        FDRE (Setup_fdre_C_D)        0.034    38.971    Divide_out1_dlyBalance_reg[33]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -23.327    
  -------------------------------------------------------------------
                         slack                                 15.644    

Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.819ns  (logic 7.668ns (33.604%)  route 15.151ns (66.396%))
  Logic Levels:           56  (CARRY4=35 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    22.783 r  Divide_out1_dlyBalance_reg[32]_i_2/O[2]
                         net (fo=1, routed)           0.446    23.229    Divide_out14[31]
    SLICE_X26Y177        LUT6 (Prop_lut6_I0_O)        0.127    23.356 r  Divide_out1_dlyBalance[31]_i_1/O
                         net (fo=1, routed)           0.000    23.356    p_1_in__0[31]
    SLICE_X26Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X26Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[31]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X26Y177        FDRE (Setup_fdre_C_D)        0.065    39.002    Divide_out1_dlyBalance_reg[31]
  -------------------------------------------------------------------
                         required time                         39.002    
                         arrival time                         -23.356    
  -------------------------------------------------------------------
                         slack                                 15.646    

Slack (MET) :             15.722ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.711ns  (logic 7.773ns (34.225%)  route 14.938ns (65.775%))
  Logic Levels:           57  (CARRY4=36 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.725 r  Divide_out1_dlyBalance_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.725    Divide_out1_dlyBalance_reg[32]_i_2_n_0
    SLICE_X28Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    22.890 r  Divide_out1_dlyBalance_reg[36]_i_2/O[1]
                         net (fo=1, routed)           0.233    23.123    Divide_out14[34]
    SLICE_X29Y178        LUT6 (Prop_lut6_I0_O)        0.125    23.248 r  Divide_out1_dlyBalance[34]_i_1/O
                         net (fo=1, routed)           0.000    23.248    p_1_in__0[34]
    SLICE_X29Y178        FDRE                                         r  Divide_out1_dlyBalance_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X29Y178        FDRE                                         r  Divide_out1_dlyBalance_reg[34]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X29Y178        FDRE (Setup_fdre_C_D)        0.033    38.970    Divide_out1_dlyBalance_reg[34]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -23.248    
  -------------------------------------------------------------------
                         slack                                 15.722    

Slack (MET) :             15.725ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.741ns  (logic 7.700ns (33.859%)  route 15.041ns (66.141%))
  Logic Levels:           56  (CARRY4=35 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    22.822 r  Divide_out1_dlyBalance_reg[32]_i_2/O[3]
                         net (fo=1, routed)           0.336    23.158    Divide_out14[32]
    SLICE_X26Y177        LUT6 (Prop_lut6_I0_O)        0.120    23.278 r  Divide_out1_dlyBalance[32]_i_1/O
                         net (fo=1, routed)           0.000    23.278    p_1_in__0[32]
    SLICE_X26Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X26Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[32]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X26Y177        FDRE (Setup_fdre_C_D)        0.066    39.003    Divide_out1_dlyBalance_reg[32]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                         -23.278    
  -------------------------------------------------------------------
                         slack                                 15.725    

Slack (MET) :             15.736ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.698ns  (logic 7.646ns (33.686%)  route 15.052ns (66.314%))
  Logic Levels:           55  (CARRY4=34 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    22.768 r  Divide_out1_dlyBalance_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.347    23.115    Divide_out14[28]
    SLICE_X29Y176        LUT6 (Prop_lut6_I0_O)        0.120    23.235 r  Divide_out1_dlyBalance[28]_i_1/O
                         net (fo=1, routed)           0.000    23.235    p_1_in__0[28]
    SLICE_X29Y176        FDRE                                         r  Divide_out1_dlyBalance_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X29Y176        FDRE                                         r  Divide_out1_dlyBalance_reg[28]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X29Y176        FDRE (Setup_fdre_C_D)        0.034    38.971    Divide_out1_dlyBalance_reg[28]
  -------------------------------------------------------------------
                         required time                         38.971    
                         arrival time                         -23.235    
  -------------------------------------------------------------------
                         slack                                 15.736    

Slack (MET) :             15.768ns  (required time - arrival time)
  Source:                 Product_out1_1_reg[9]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Divide_out1_dlyBalance_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (MWCLK rise@38.462ns - MWCLK rise@0.000ns)
  Data Path Delay:        22.696ns  (logic 7.660ns (33.751%)  route 15.036ns (66.249%))
  Logic Levels:           56  (CARRY4=35 LUT1=1 LUT3=8 LUT4=5 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 38.972 - 38.462 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.537     0.537    clk
    DSP48_X6Y58          DSP48E1                                      r  Product_out1_1_reg[9]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y58          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.348     0.885 r  Product_out1_1_reg[9]/P[0]
                         net (fo=2, routed)           0.701     1.586    Product_out1_1_reg_n_105_[9]
    SLICE_X76Y140        LUT3 (Prop_lut3_I2_O)        0.047     1.633 r  Divide_out1_dlyBalance[11]_i_419/O
                         net (fo=2, routed)           0.279     1.912    Divide_out1_dlyBalance[11]_i_419_n_0
    SLICE_X76Y140        LUT4 (Prop_lut4_I3_O)        0.134     2.046 r  Divide_out1_dlyBalance[11]_i_422/O
                         net (fo=1, routed)           0.000     2.046    Divide_out1_dlyBalance[11]_i_422_n_0
    SLICE_X76Y140        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     2.302 r  Divide_out1_dlyBalance_reg[11]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.302    Divide_out1_dlyBalance_reg[11]_i_265_n_0
    SLICE_X76Y141        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.410 r  Divide_out1_dlyBalance_reg[15]_i_264/O[0]
                         net (fo=2, routed)           0.813     3.223    Divide_out1_dlyBalance_reg[15]_i_264_n_7
    SLICE_X75Y151        LUT3 (Prop_lut3_I2_O)        0.129     3.352 r  Divide_out1_dlyBalance[11]_i_199/O
                         net (fo=2, routed)           0.359     3.711    Divide_out1_dlyBalance[11]_i_199_n_0
    SLICE_X75Y151        LUT4 (Prop_lut4_I3_O)        0.136     3.847 r  Divide_out1_dlyBalance[11]_i_203/O
                         net (fo=1, routed)           0.000     3.847    Divide_out1_dlyBalance[11]_i_203_n_0
    SLICE_X75Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.114 r  Divide_out1_dlyBalance_reg[11]_i_143/CO[3]
                         net (fo=1, routed)           0.000     4.114    Divide_out1_dlyBalance_reg[11]_i_143_n_0
    SLICE_X75Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.225 r  Divide_out1_dlyBalance_reg[15]_i_142/O[0]
                         net (fo=2, routed)           0.843     5.068    Divide_out1_dlyBalance_reg[15]_i_142_n_7
    SLICE_X56Y151        LUT3 (Prop_lut3_I0_O)        0.128     5.196 r  Divide_out1_dlyBalance[11]_i_123/O
                         net (fo=2, routed)           0.279     5.476    Divide_out1_dlyBalance[11]_i_123_n_0
    SLICE_X56Y151        LUT4 (Prop_lut4_I3_O)        0.134     5.610 r  Divide_out1_dlyBalance[11]_i_127/O
                         net (fo=1, routed)           0.000     5.610    Divide_out1_dlyBalance[11]_i_127_n_0
    SLICE_X56Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.866 r  Divide_out1_dlyBalance_reg[11]_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.866    Divide_out1_dlyBalance_reg[11]_i_101_n_0
    SLICE_X56Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.974 r  Divide_out1_dlyBalance_reg[15]_i_100/O[0]
                         net (fo=3, routed)           1.557     7.531    Divide_out1_dlyBalance_reg[15]_i_100_n_7
    SLICE_X37Y152        LUT3 (Prop_lut3_I2_O)        0.123     7.654 r  Divide_out1_dlyBalance[11]_i_102/O
                         net (fo=2, routed)           0.283     7.936    Divide_out1_dlyBalance[11]_i_102_n_0
    SLICE_X36Y152        LUT5 (Prop_lut5_I4_O)        0.051     7.987 r  Divide_out1_dlyBalance[11]_i_63/O
                         net (fo=2, routed)           0.296     8.283    Divide_out1_dlyBalance[11]_i_63_n_0
    SLICE_X38Y152        LUT6 (Prop_lut6_I0_O)        0.134     8.417 r  Divide_out1_dlyBalance[11]_i_67/O
                         net (fo=1, routed)           0.000     8.417    Divide_out1_dlyBalance[11]_i_67_n_0
    SLICE_X38Y152        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.673 r  Divide_out1_dlyBalance_reg[11]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.673    Divide_out1_dlyBalance_reg[11]_i_52_n_0
    SLICE_X38Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.727 r  Divide_out1_dlyBalance_reg[15]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.727    Divide_out1_dlyBalance_reg[15]_i_52_n_0
    SLICE_X38Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.892 f  Divide_out1_dlyBalance_reg[19]_i_52/O[1]
                         net (fo=22, routed)          0.835     9.727    Sum_of_Elements_out1[21]
    SLICE_X41Y166        LUT1 (Prop_lut1_I0_O)        0.125     9.852 r  Divide_out1_dlyBalance[23]_i_61/O
                         net (fo=1, routed)           0.000     9.852    Divide_out1_dlyBalance[23]_i_61_n_0
    SLICE_X41Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    10.111 r  Divide_out1_dlyBalance_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    10.111    Divide_out1_dlyBalance_reg[23]_i_52_n_0
    SLICE_X41Y167        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    10.222 f  Divide_out1_dlyBalance_reg[27]_i_52/O[2]
                         net (fo=21, routed)          1.357    11.579    Divide_out16[27]
    SLICE_X30Y177        LUT3 (Prop_lut3_I0_O)        0.122    11.701 f  Divide_out1_dlyBalance[23]_i_54/O
                         net (fo=26, routed)          1.184    12.886    Divide_out1_dlyBalance[23]_i_54_n_0
    SLICE_X42Y166        LUT6 (Prop_lut6_I0_O)        0.043    12.929 r  Divide_out1_dlyBalance[3]_i_224/O
                         net (fo=1, routed)           0.381    13.309    Divide_out1_dlyBalance[3]_i_224_n_0
    SLICE_X39Y167        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269    13.578 r  Divide_out1_dlyBalance_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.578    Divide_out1_dlyBalance_reg[3]_i_135_n_0
    SLICE_X39Y168        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    13.727 r  Divide_out1_dlyBalance_reg[7]_i_60/O[3]
                         net (fo=2, routed)           0.473    14.201    Divide_out1_dlyBalance_reg[7]_i_60_n_4
    SLICE_X38Y168        LUT3 (Prop_lut3_I1_O)        0.123    14.324 r  Divide_out1_dlyBalance[7]_i_44/O
                         net (fo=2, routed)           0.378    14.702    Divide_out1_dlyBalance[7]_i_44_n_0
    SLICE_X38Y168        LUT4 (Prop_lut4_I3_O)        0.132    14.834 r  Divide_out1_dlyBalance[7]_i_48/O
                         net (fo=1, routed)           0.000    14.834    Divide_out1_dlyBalance[7]_i_48_n_0
    SLICE_X38Y168        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    15.014 r  Divide_out1_dlyBalance_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.014    Divide_out1_dlyBalance_reg[7]_i_19_n_0
    SLICE_X38Y169        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    15.179 r  Divide_out1_dlyBalance_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.760    15.938    Divide_out1_dlyBalance_reg[11]_i_19_n_6
    SLICE_X35Y172        LUT3 (Prop_lut3_I1_O)        0.125    16.063 r  Divide_out1_dlyBalance[7]_i_17/O
                         net (fo=2, routed)           0.353    16.416    Divide_out1_dlyBalance[7]_i_17_n_0
    SLICE_X35Y172        LUT5 (Prop_lut5_I1_O)        0.052    16.468 r  Divide_out1_dlyBalance[7]_i_6/O
                         net (fo=2, routed)           0.387    16.855    Divide_out1_dlyBalance[7]_i_6_n_0
    SLICE_X33Y171        LUT6 (Prop_lut6_I0_O)        0.132    16.987 r  Divide_out1_dlyBalance[7]_i_10/O
                         net (fo=1, routed)           0.000    16.987    Divide_out1_dlyBalance[7]_i_10_n_0
    SLICE_X33Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    17.254 r  Divide_out1_dlyBalance_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.254    Divide_out1_dlyBalance_reg[7]_i_2_n_0
    SLICE_X33Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    17.420 r  Divide_out1_dlyBalance_reg[11]_i_2/O[1]
                         net (fo=12, routed)          0.740    18.160    Divide_out1_dlyBalance_reg[11]_i_2_n_6
    SLICE_X29Y170        LUT3 (Prop_lut3_I2_O)        0.130    18.290 r  Divide_out1_dlyBalance[37]_i_230/O
                         net (fo=1, routed)           0.274    18.564    Divide_out1_dlyBalance[37]_i_230_n_0
    SLICE_X31Y170        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.279    18.843 r  Divide_out1_dlyBalance_reg[37]_i_211/CO[3]
                         net (fo=1, routed)           0.000    18.843    Divide_out1_dlyBalance_reg[37]_i_211_n_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    18.954 r  Divide_out1_dlyBalance_reg[37]_i_193/O[0]
                         net (fo=3, routed)           0.557    19.511    Divide_out1_dlyBalance_reg[37]_i_193_n_7
    SLICE_X36Y175        LUT4 (Prop_lut4_I0_O)        0.124    19.635 r  Divide_out1_dlyBalance[37]_i_206/O
                         net (fo=1, routed)           0.483    20.118    Divide_out1_dlyBalance[37]_i_206_n_0
    SLICE_X34Y170        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    20.401 r  Divide_out1_dlyBalance_reg[37]_i_184/CO[3]
                         net (fo=1, routed)           0.000    20.401    Divide_out1_dlyBalance_reg[37]_i_184_n_0
    SLICE_X34Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.455 r  Divide_out1_dlyBalance_reg[37]_i_166/CO[3]
                         net (fo=1, routed)           0.000    20.455    Divide_out1_dlyBalance_reg[37]_i_166_n_0
    SLICE_X34Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.509 r  Divide_out1_dlyBalance_reg[37]_i_148/CO[3]
                         net (fo=1, routed)           0.000    20.509    Divide_out1_dlyBalance_reg[37]_i_148_n_0
    SLICE_X34Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.563 r  Divide_out1_dlyBalance_reg[37]_i_126/CO[3]
                         net (fo=1, routed)           0.000    20.563    Divide_out1_dlyBalance_reg[37]_i_126_n_0
    SLICE_X34Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.617 r  Divide_out1_dlyBalance_reg[37]_i_78/CO[3]
                         net (fo=1, routed)           0.007    20.624    Divide_out1_dlyBalance_reg[37]_i_78_n_0
    SLICE_X34Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.678 r  Divide_out1_dlyBalance_reg[37]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.678    Divide_out1_dlyBalance_reg[37]_i_51_n_0
    SLICE_X34Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    20.732 r  Divide_out1_dlyBalance_reg[37]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.732    Divide_out1_dlyBalance_reg[37]_i_16_n_0
    SLICE_X34Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    20.808 r  Divide_out1_dlyBalance_reg[37]_i_8/CO[1]
                         net (fo=39, routed)          0.793    21.601    Divide_out1_dlyBalance_reg[37]_i_8_n_2
    SLICE_X28Y169        LUT6 (Prop_lut6_I4_O)        0.124    21.725 r  Divide_out1_dlyBalance[4]_i_7/O
                         net (fo=1, routed)           0.326    22.051    Divide_out1_dlyBalance[4]_i_7_n_0
    SLICE_X28Y170        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    22.340 r  Divide_out1_dlyBalance_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.340    Divide_out1_dlyBalance_reg[4]_i_2_n_0
    SLICE_X28Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.394 r  Divide_out1_dlyBalance_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.394    Divide_out1_dlyBalance_reg[8]_i_2_n_0
    SLICE_X28Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.448 r  Divide_out1_dlyBalance_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.448    Divide_out1_dlyBalance_reg[12]_i_2_n_0
    SLICE_X28Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.502 r  Divide_out1_dlyBalance_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.502    Divide_out1_dlyBalance_reg[16]_i_2_n_0
    SLICE_X28Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.556 r  Divide_out1_dlyBalance_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.007    22.563    Divide_out1_dlyBalance_reg[20]_i_2_n_0
    SLICE_X28Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.617 r  Divide_out1_dlyBalance_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.617    Divide_out1_dlyBalance_reg[24]_i_2_n_0
    SLICE_X28Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.671 r  Divide_out1_dlyBalance_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.671    Divide_out1_dlyBalance_reg[28]_i_2_n_0
    SLICE_X28Y177        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    22.779 r  Divide_out1_dlyBalance_reg[32]_i_2/O[0]
                         net (fo=1, routed)           0.331    23.110    Divide_out14[29]
    SLICE_X26Y177        LUT6 (Prop_lut6_I0_O)        0.123    23.233 r  Divide_out1_dlyBalance[29]_i_1/O
                         net (fo=1, routed)           0.000    23.233    p_1_in__0[29]
    SLICE_X26Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     38.462    38.462 r  
                                                      0.000    38.462 r  clk (IN)
                         net (fo=403, unset)          0.510    38.972    clk
    SLICE_X26Y177        FDRE                                         r  Divide_out1_dlyBalance_reg[29]/C
                         clock pessimism              0.000    38.972    
                         clock uncertainty           -0.035    38.937    
    SLICE_X26Y177        FDRE (Setup_fdre_C_D)        0.064    39.001    Divide_out1_dlyBalance_reg[29]
  -------------------------------------------------------------------
                         required time                         39.001    
                         arrival time                         -23.233    
  -------------------------------------------------------------------
                         slack                                 15.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Rate_Transition_out1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Rate_Transition_out1_1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.365%)  route 0.095ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X25Y187        FDRE                                         r  Rate_Transition_out1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Rate_Transition_out1_reg[27]/Q
                         net (fo=1, routed)           0.095     0.461    Rate_Transition_out1[27]
    SLICE_X26Y187        FDRE                                         r  Rate_Transition_out1_1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X26Y187        FDRE                                         r  Rate_Transition_out1_1_reg[27]/C
                         clock pessimism              0.000     0.280    
    SLICE_X26Y187        FDRE (Hold_fdre_C_D)         0.059     0.339    Rate_Transition_out1_1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.766%)  route 0.101ns (50.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X23Y174        FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Discrete_Time_Integrator_x_reg_reg[23]/Q
                         net (fo=3, routed)           0.101     0.467    Discrete_Time_Integrator_x_reg_reg_n_0_[23]
    SLICE_X22Y174        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X22Y174        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[23]/C
                         clock pessimism              0.000     0.280    
    SLICE_X22Y174        FDRE (Hold_fdre_C_D)         0.063     0.343    Unit_Delay_Enabled_Synchronous_out1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_HDL_DUT_tc/count2600_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            u_HDL_DUT_tc/phase_1_reg/D
                            (rising edge-triggered cell FDSE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.146ns (66.991%)  route 0.072ns (33.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    u_HDL_DUT_tc/clk
    SLICE_X38Y187        FDRE                                         r  u_HDL_DUT_tc/count2600_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y187        FDRE (Prop_fdre_C_Q)         0.118     0.384 f  u_HDL_DUT_tc/count2600_reg[3]/Q
                         net (fo=5, routed)           0.072     0.456    u_HDL_DUT_tc/count2600_reg_n_0_[3]
    SLICE_X39Y187        LUT6 (Prop_lut6_I4_O)        0.028     0.484 r  u_HDL_DUT_tc/phase_1_i_1/O
                         net (fo=1, routed)           0.000     0.484    u_HDL_DUT_tc/phase_1_tmp
    SLICE_X39Y187        FDSE                                         r  u_HDL_DUT_tc/phase_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    u_HDL_DUT_tc/clk
    SLICE_X39Y187        FDSE                                         r  u_HDL_DUT_tc/phase_1_reg/C
                         clock pessimism              0.000     0.280    
    SLICE_X39Y187        FDSE (Hold_fdse_C_D)         0.060     0.340    u_HDL_DUT_tc/phase_1_reg
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.984%)  route 0.117ns (54.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X23Y177        FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y177        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Discrete_Time_Integrator_x_reg_reg[32]/Q
                         net (fo=3, routed)           0.117     0.484    Discrete_Time_Integrator_x_reg_reg_n_0_[32]
    SLICE_X22Y177        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X22Y177        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[32]/C
                         clock pessimism              0.000     0.280    
    SLICE_X22Y177        FDRE (Hold_fdre_C_D)         0.059     0.339    Unit_Delay_Enabled_Synchronous_out1_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Rate_Transition_ds_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Rate_Transition_out1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.778%)  route 0.123ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X19Y185        FDRE                                         r  Rate_Transition_ds_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Rate_Transition_ds_out_reg[16]/Q
                         net (fo=1, routed)           0.123     0.490    Rate_Transition_ds_out[16]
    SLICE_X20Y186        FDRE                                         r  Rate_Transition_out1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X20Y186        FDRE                                         r  Rate_Transition_out1_reg[16]/C
                         clock pessimism              0.000     0.280    
    SLICE_X20Y186        FDRE (Hold_fdre_C_D)         0.060     0.340    Rate_Transition_out1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Rate_Transition_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Rate_Transition_out1_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.459%)  route 0.107ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X26Y184        FDRE                                         r  Rate_Transition_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y184        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  Rate_Transition_out1_reg[1]/Q
                         net (fo=1, routed)           0.107     0.491    Rate_Transition_out1[1]
    SLICE_X26Y184        FDRE                                         r  Rate_Transition_out1_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X26Y184        FDRE                                         r  Rate_Transition_out1_1_reg[1]/C
                         clock pessimism              0.000     0.280    
    SLICE_X26Y184        FDRE (Hold_fdre_C_D)         0.059     0.339    Rate_Transition_out1_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Rate_Transition_out1_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            data_out_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.118ns (57.544%)  route 0.087ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X26Y184        FDRE                                         r  Rate_Transition_out1_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y184        FDRE (Prop_fdre_C_Q)         0.118     0.384 r  Rate_Transition_out1_1_reg[0]/Q
                         net (fo=2, routed)           0.087     0.471    Rate_Transition_out1_1[0]
    SLICE_X27Y184        FDRE                                         r  data_out_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X27Y184        FDRE                                         r  data_out_tmp_reg[0]/C
                         clock pessimism              0.000     0.280    
    SLICE_X27Y184        FDRE (Hold_fdre_C_D)         0.036     0.316    data_out_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.316    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Rate_Transition_out1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Rate_Transition_out1_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X29Y184        FDRE                                         r  Rate_Transition_out1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y184        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Rate_Transition_out1_reg[14]/Q
                         net (fo=1, routed)           0.107     0.474    Rate_Transition_out1[14]
    SLICE_X29Y184        FDRE                                         r  Rate_Transition_out1_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X29Y184        FDRE                                         r  Rate_Transition_out1_1_reg[14]/C
                         clock pessimism              0.000     0.280    
    SLICE_X29Y184        FDRE (Hold_fdre_C_D)         0.038     0.318    Rate_Transition_out1_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.474    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.667%)  route 0.114ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X23Y178        FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y178        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Discrete_Time_Integrator_x_reg_reg[36]/Q
                         net (fo=3, routed)           0.114     0.481    Discrete_Time_Integrator_x_reg_reg_n_0_[36]
    SLICE_X22Y177        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X22Y177        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[36]/C
                         clock pessimism              0.000     0.280    
    SLICE_X22Y177        FDRE (Hold_fdre_C_D)         0.042     0.322    Unit_Delay_Enabled_Synchronous_out1_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Discrete_Time_Integrator_x_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@19.231ns period=38.462ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.448%)  route 0.115ns (53.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.266     0.266    clk
    SLICE_X23Y175        FDRE                                         r  Discrete_Time_Integrator_x_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  Discrete_Time_Integrator_x_reg_reg[26]/Q
                         net (fo=3, routed)           0.115     0.482    Discrete_Time_Integrator_x_reg_reg_n_0_[26]
    SLICE_X22Y175        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=403, unset)          0.280     0.280    clk
    SLICE_X22Y175        FDRE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[26]/C
                         clock pessimism              0.000     0.280    
    SLICE_X22Y175        FDRE (Hold_fdre_C_D)         0.040     0.320    Unit_Delay_Enabled_Synchronous_out1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X5Y57    Product_out1_1_reg[15]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X4Y56    Product_out1_1_reg[21]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X3Y63    Product_out1_1_reg[28]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X2Y44    Product_out1_1_reg[34]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X2Y47    Product_out1_1_reg[40]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X1Y54    Product_out1_1_reg[47]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X1Y48    Product_out1_1_reg[53]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X6Y60    Product_out1_1_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X0Y59    Product_out1_1_reg[66]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         38.462      35.690     DSP48_X2Y58    Product_out1_1_reg[72]/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y178  Discrete_Time_Integrator_x_reg_reg[37]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y178  Discrete_Time_Integrator_x_reg_reg[37]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y178  Discrete_Time_Integrator_x_reg_reg[40]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y178  Discrete_Time_Integrator_x_reg_reg[40]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y178  Discrete_Time_Integrator_x_reg_reg[41]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y178  Discrete_Time_Integrator_x_reg_reg[41]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y177  Unit_Delay_Enabled_Synchronous_out1_reg[36]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y177  Unit_Delay_Enabled_Synchronous_out1_reg[36]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y177  Unit_Delay_Enabled_Synchronous_out1_reg[37]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         19.231      18.831     SLICE_X22Y177  Unit_Delay_Enabled_Synchronous_out1_reg[37]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y180  Counter_Limited_out1_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y180  Counter_Limited_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y182  Counter_Limited_out1_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y182  Counter_Limited_out1_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y182  Counter_Limited_out1_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y182  Counter_Limited_out1_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y183  Counter_Limited_out1_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y183  Counter_Limited_out1_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y183  Counter_Limited_out1_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         19.231      18.881     SLICE_X46Y183  Counter_Limited_out1_reg[13]/C



