[0m[[0m[0minfo[0m] [0m[0mscalastyle using config /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/scalastyle-config.xml[0m
[0m[[0m[0mdebug[0m] [0m[0mStarting scalastyle[0m
[0m[[0m[0mdebug[0m] [0m[0mstart file /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/src/main/scala/accel/RegFile.scala[0m
[0m[[0m[0mdebug[0m] [0m[0mend file /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/src/main/scala/accel/RegFile.scala[0m
[0m[[0m[0mdebug[0m] [0m[0mstart file /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/src/main/scala/accel/Accel.scala[0m
[0m[[0m[0mdebug[0m] [0m[0mend file /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/src/main/scala/accel/Accel.scala[0m
[0m[[0m[0mdebug[0m] [0m[0mstart file /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/src/main/scala/accel/Compute.scala[0m
[0m[[0m[0mdebug[0m] [0m[0mend file /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/src/main/scala/accel/Compute.scala[0m
[0m[[0m[0minfo[0m] [0m[0mscalastyle Processed 3 file(s)[0m
[0m[[0m[0minfo[0m] [0m[0mscalastyle Found 0 errors[0m
[0m[[0m[0minfo[0m] [0m[0mscalastyle Found 0 warnings[0m
[0m[[0m[0minfo[0m] [0m[0mscalastyle Found 0 infos[0m
[0m[[0m[0minfo[0m] [0m[0mscalastyle Finished in 5 ms[0m
[0m[[0m[32msuccess[0m] [0m[0mcreated output: /home/balas/tvm-vta/apps/tsim_example/hardware/chisel/target[0m
