

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaKeySet192_label9105'
================================================================
* Date:           Mon Dec 12 08:59:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      185|      185|  1.850 us|  1.850 us|  185|  185|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaKeySet192_label9  |      183|      183|        18|         16|          1|    11|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idx55_i230 = alloca i32 1"   --->   Operation 21 'alloca' 'idx55_i230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%skey256_1_load_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_15"   --->   Operation 23 'read' 'skey256_1_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%skey256_1_load_14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_14"   --->   Operation 24 'read' 'skey256_1_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%skey256_1_load_13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_13"   --->   Operation 25 'read' 'skey256_1_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%skey256_1_load_12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_12"   --->   Operation 26 'read' 'skey256_1_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%skey256_1_load_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_11"   --->   Operation 27 'read' 'skey256_1_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%skey256_1_load_10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_10"   --->   Operation 28 'read' 'skey256_1_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%skey256_1_load_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_9"   --->   Operation 29 'read' 'skey256_1_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%skey256_1_load_8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_8"   --->   Operation 30 'read' 'skey256_1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%skey256_1_load_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_7"   --->   Operation 31 'read' 'skey256_1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%skey256_1_load_6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_6"   --->   Operation 32 'read' 'skey256_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%skey256_1_load_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_5"   --->   Operation 33 'read' 'skey256_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%skey256_1_load_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_4"   --->   Operation 34 'read' 'skey256_1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%skey256_1_load_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_3"   --->   Operation 35 'read' 'skey256_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%skey256_1_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_2"   --->   Operation 36 'read' 'skey256_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%skey256_1_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_1"   --->   Operation 37 'read' 'skey256_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%skey256_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load"   --->   Operation 38 'read' 'skey256_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%skey256_1_load_31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_31"   --->   Operation 39 'read' 'skey256_1_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%skey256_1_load_30_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_30"   --->   Operation 40 'read' 'skey256_1_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%skey256_1_load_29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_29"   --->   Operation 41 'read' 'skey256_1_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%skey256_1_load_28_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_28"   --->   Operation 42 'read' 'skey256_1_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%skey256_1_load_27_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_27"   --->   Operation 43 'read' 'skey256_1_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%skey256_1_load_26_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_26"   --->   Operation 44 'read' 'skey256_1_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%skey256_1_load_25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_25"   --->   Operation 45 'read' 'skey256_1_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%skey256_1_load_24_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_24"   --->   Operation 46 'read' 'skey256_1_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%skey256_1_load_23_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_23"   --->   Operation 47 'read' 'skey256_1_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%skey256_1_load_22_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_22"   --->   Operation 48 'read' 'skey256_1_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%skey256_1_load_21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_21"   --->   Operation 49 'read' 'skey256_1_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%skey256_1_load_20_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_20"   --->   Operation 50 'read' 'skey256_1_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%skey256_1_load_19_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_19"   --->   Operation 51 'read' 'skey256_1_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%skey256_1_load_18_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_18"   --->   Operation 52 'read' 'skey256_1_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%skey256_1_load_17_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_17"   --->   Operation 53 'read' 'skey256_1_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%skey256_1_load_16_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %skey256_1_load_16"   --->   Operation 54 'read' 'skey256_1_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %idx55_i230"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13.i232"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [clefia.c:341->clefia.c:399]   --->   Operation 58 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lk_2_addr_14 = getelementptr i8 %lk_2, i64 0, i64 1" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 59 'getelementptr' 'lk_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lk_2_addr_15 = getelementptr i8 %lk_2, i64 0, i64 0"   --->   Operation 60 'getelementptr' 'lk_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lk_2_addr_30 = getelementptr i8 %lk_2, i64 0, i64 17" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 61 'getelementptr' 'lk_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%lk_2_addr_31 = getelementptr i8 %lk_2, i64 0, i64 16"   --->   Operation 62 'getelementptr' 'lk_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln340 = icmp_eq  i4 %i_2, i4 11" [clefia.c:340->clefia.c:399]   --->   Operation 63 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln340 = add i4 %i_2, i4 1" [clefia.c:340->clefia.c:399]   --->   Operation 64 'add' 'add_ln340' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %for.body13.split.i238, void %while.body.i4118.preheader.exitStub" [clefia.c:340->clefia.c:399]   --->   Operation 65 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i4 %i_2" [clefia.c:341->clefia.c:399]   --->   Operation 66 'trunc' 'trunc_ln341' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 1" [clefia.c:341->clefia.c:399]   --->   Operation 67 'bitselect' 'tmp' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln348_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 0" [clefia.c:348->clefia.c:399]   --->   Operation 68 'bitconcatenate' 'shl_ln348_1' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %shl_ln348_1" [clefia.c:341->clefia.c:399]   --->   Operation 69 'zext' 'zext_ln341' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.82ns)   --->   "%add_ln121 = add i9 %zext_ln341, i9 160" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 70 'add' 'add_ln121' <Predicate = (!icmp_ln340)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i9 %add_ln121" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 71 'zext' 'zext_ln121' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%con192_addr = getelementptr i8 %con192, i64 0, i64 %zext_ln121" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 72 'getelementptr' 'con192_addr' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %tmp, void %while.body.split.i4036.0, void %while.body.split.i3951.0" [clefia.c:341->clefia.c:399]   --->   Operation 73 'br' 'br_ln341' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%lk_2_load_30 = load i5 %lk_2_addr_15" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 74 'load' 'lk_2_load_30' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%con192_load_16 = load i9 %con192_addr" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 75 'load' 'con192_load_16' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_1 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln121_77 = add i9 %zext_ln341, i9 161" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 76 'add' 'add_ln121_77' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln121_151 = zext i9 %add_ln121_77" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 77 'zext' 'zext_ln121_151' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%con192_addr_16 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_151" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 78 'getelementptr' 'con192_addr_16' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%lk_2_load = load i5 %lk_2_addr_14" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 79 'load' 'lk_2_load' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%con192_load_17 = load i9 %con192_addr_16" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 80 'load' 'con192_load_17' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %trunc_ln341, void %if.end38.i248, void %while.body.split.i4043.0" [clefia.c:349->clefia.c:399]   --->   Operation 81 'br' 'br_ln349' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%lk_2_load_31 = load i5 %lk_2_addr_31" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 82 'load' 'lk_2_load_31' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%con192_load = load i9 %con192_addr" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 83 'load' 'con192_load' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_1 : Operation 84 [1/1] (1.82ns)   --->   "%add_ln121_54 = add i9 %zext_ln341, i9 161" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 84 'add' 'add_ln121_54' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln121_121 = zext i9 %add_ln121_54" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 85 'zext' 'zext_ln121_121' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%con192_addr_1 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_121" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 86 'getelementptr' 'con192_addr_1' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (2.32ns)   --->   "%lk_2_load_15 = load i5 %lk_2_addr_30" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 87 'load' 'lk_2_load_15' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 88 [2/2] (3.25ns)   --->   "%con192_load_1 = load i9 %con192_addr_1" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 88 'load' 'con192_load_1' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %trunc_ln341, void %if.end.i243, void %while.body.split.i3958.0" [clefia.c:343->clefia.c:399]   --->   Operation 89 'br' 'br_ln343' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%lk_2_addr_12 = getelementptr i8 %lk_2, i64 0, i64 3" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 90 'getelementptr' 'lk_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%lk_2_addr_13 = getelementptr i8 %lk_2, i64 0, i64 2" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 91 'getelementptr' 'lk_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%lk_2_addr_28 = getelementptr i8 %lk_2, i64 0, i64 19" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 92 'getelementptr' 'lk_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%lk_2_addr_29 = getelementptr i8 %lk_2, i64 0, i64 18" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 93 'getelementptr' 'lk_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%lk_2_load_30 = load i5 %lk_2_addr_15" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 94 'load' 'lk_2_load_30' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%con192_load_16 = load i9 %con192_addr" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 95 'load' 'con192_load_16' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%lk_2_load = load i5 %lk_2_addr_14" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 96 'load' 'lk_2_load' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%con192_load_17 = load i9 %con192_addr_16" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 97 'load' 'con192_load_17' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 98 [1/1] (0.99ns)   --->   "%xor_ln124_139 = xor i8 %con192_load_17, i8 %lk_2_load" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 98 'xor' 'xor_ln124_139' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.82ns)   --->   "%add_ln121_78 = add i9 %zext_ln341, i9 162" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 99 'add' 'add_ln121_78' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln121_153 = zext i9 %add_ln121_78" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 100 'zext' 'zext_ln121_153' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%con192_addr_17 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_153" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 101 'getelementptr' 'con192_addr_17' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.32ns)   --->   "%lk_2_load_1 = load i5 %lk_2_addr_13" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 102 'load' 'lk_2_load_1' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%con192_load_18 = load i9 %con192_addr_17" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 103 'load' 'con192_load_18' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 104 [1/1] (1.82ns)   --->   "%add_ln121_79 = add i9 %zext_ln341, i9 163" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 104 'add' 'add_ln121_79' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln121_155 = zext i9 %add_ln121_79" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 105 'zext' 'zext_ln121_155' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%con192_addr_18 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_155" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 106 'getelementptr' 'con192_addr_18' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (2.32ns)   --->   "%lk_2_load_2 = load i5 %lk_2_addr_12" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 107 'load' 'lk_2_load_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%con192_load_19 = load i9 %con192_addr_18" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 108 'load' 'con192_load_19' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%lk_2_load_31 = load i5 %lk_2_addr_31" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 109 'load' 'lk_2_load_31' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 110 [1/2] (3.25ns)   --->   "%con192_load = load i9 %con192_addr" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 110 'load' 'con192_load' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 111 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %con192_load, i8 %lk_2_load_31" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 111 'xor' 'xor_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/2] (2.32ns)   --->   "%lk_2_load_15 = load i5 %lk_2_addr_30" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 112 'load' 'lk_2_load_15' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 113 [1/2] (3.25ns)   --->   "%con192_load_1 = load i9 %con192_addr_1" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 113 'load' 'con192_load_1' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 114 [1/1] (0.99ns)   --->   "%xor_ln124_123 = xor i8 %con192_load_1, i8 %lk_2_load_15" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 114 'xor' 'xor_ln124_123' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln121_55 = add i9 %zext_ln341, i9 162" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 115 'add' 'add_ln121_55' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln121_123 = zext i9 %add_ln121_55" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 116 'zext' 'zext_ln121_123' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%con192_addr_2 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_123" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 117 'getelementptr' 'con192_addr_2' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (2.32ns)   --->   "%lk_2_load_16 = load i5 %lk_2_addr_29" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 118 'load' 'lk_2_load_16' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 119 [2/2] (3.25ns)   --->   "%con192_load_2 = load i9 %con192_addr_2" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 119 'load' 'con192_load_2' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_2 : Operation 120 [1/1] (1.82ns)   --->   "%add_ln121_56 = add i9 %zext_ln341, i9 163" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 120 'add' 'add_ln121_56' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln121_125 = zext i9 %add_ln121_56" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 121 'zext' 'zext_ln121_125' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%con192_addr_3 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_125" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 122 'getelementptr' 'con192_addr_3' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.32ns)   --->   "%lk_2_load_17 = load i5 %lk_2_addr_28" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 123 'load' 'lk_2_load_17' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%con192_load_3 = load i9 %con192_addr_3" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 124 'load' 'con192_load_3' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%lk_2_addr_10 = getelementptr i8 %lk_2, i64 0, i64 5" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 125 'getelementptr' 'lk_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%lk_2_addr_11 = getelementptr i8 %lk_2, i64 0, i64 4" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 126 'getelementptr' 'lk_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%lk_2_addr_26 = getelementptr i8 %lk_2, i64 0, i64 21" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 127 'getelementptr' 'lk_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%lk_2_addr_27 = getelementptr i8 %lk_2, i64 0, i64 20" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 128 'getelementptr' 'lk_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%idx55_i230_load_1 = load i8 %idx55_i230" [clefia.c:326->clefia.c:399]   --->   Operation 129 'load' 'idx55_i230_load_1' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [clefia.c:326->clefia.c:399]   --->   Operation 130 'specloopname' 'specloopname_ln326' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln326 = or i8 %idx55_i230_load_1, i8 8" [clefia.c:326->clefia.c:399]   --->   Operation 131 'or' 'or_ln326' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i8 %or_ln326" [clefia.c:326->clefia.c:399]   --->   Operation 132 'zext' 'zext_ln326' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln326" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 133 'getelementptr' 'rk_addr' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.99ns)   --->   "%xor_ln124_138 = xor i8 %con192_load_16, i8 %lk_2_load_30" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 134 'xor' 'xor_ln124_138' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_138, i8 %rk_addr" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 135 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln121_33 = or i8 %idx55_i230_load_1, i8 9" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 136 'or' 'or_ln121_33' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln121_152 = zext i8 %or_ln121_33" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 137 'zext' 'zext_ln121_152' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%rk_addr_47 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_152" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 138 'getelementptr' 'rk_addr_47' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_139, i8 %rk_addr_47" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 139 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 140 [1/2] (2.32ns)   --->   "%lk_2_load_1 = load i5 %lk_2_addr_13" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 140 'load' 'lk_2_load_1' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 141 [1/2] (3.25ns)   --->   "%con192_load_18 = load i9 %con192_addr_17" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 141 'load' 'con192_load_18' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 142 [1/1] (0.99ns)   --->   "%xor_ln124_140 = xor i8 %con192_load_18, i8 %lk_2_load_1" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 142 'xor' 'xor_ln124_140' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/2] (2.32ns)   --->   "%lk_2_load_2 = load i5 %lk_2_addr_12" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 143 'load' 'lk_2_load_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%con192_load_19 = load i9 %con192_addr_18" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 144 'load' 'con192_load_19' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 145 [1/1] (0.99ns)   --->   "%xor_ln124_141 = xor i8 %con192_load_19, i8 %lk_2_load_2" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 145 'xor' 'xor_ln124_141' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (1.82ns)   --->   "%add_ln121_80 = add i9 %zext_ln341, i9 164" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 146 'add' 'add_ln121_80' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln121_157 = zext i9 %add_ln121_80" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 147 'zext' 'zext_ln121_157' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%con192_addr_19 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_157" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 148 'getelementptr' 'con192_addr_19' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (2.32ns)   --->   "%lk_2_load_3 = load i5 %lk_2_addr_11" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 149 'load' 'lk_2_load_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 150 [2/2] (3.25ns)   --->   "%con192_load_20 = load i9 %con192_addr_19" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 150 'load' 'con192_load_20' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 151 [1/1] (1.82ns)   --->   "%add_ln121_81 = add i9 %zext_ln341, i9 165" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 151 'add' 'add_ln121_81' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln121_159 = zext i9 %add_ln121_81" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 152 'zext' 'zext_ln121_159' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%con192_addr_20 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_159" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 153 'getelementptr' 'con192_addr_20' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (2.32ns)   --->   "%lk_2_load_4 = load i5 %lk_2_addr_10" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 154 'load' 'lk_2_load_4' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 155 [2/2] (3.25ns)   --->   "%con192_load_21 = load i9 %con192_addr_20" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 155 'load' 'con192_load_21' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 156 [1/1] (0.99ns)   --->   "%xor_ln124_170 = xor i8 %skey256_1_load_read, i8 %xor_ln124_138" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 156 'xor' 'xor_ln124_170' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.99ns)   --->   "%xor_ln124_171 = xor i8 %skey256_1_load_1_read, i8 %xor_ln124_139" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 157 'xor' 'xor_ln124_171' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %rk_addr" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 158 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln121 = or i8 %idx55_i230_load_1, i8 9" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 159 'or' 'or_ln121' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln121_122 = zext i8 %or_ln121" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 160 'zext' 'zext_ln121_122' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%rk_addr_32 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_122" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 161 'getelementptr' 'rk_addr_32' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_123, i8 %rk_addr_32" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 162 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 163 [1/2] (2.32ns)   --->   "%lk_2_load_16 = load i5 %lk_2_addr_29" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 163 'load' 'lk_2_load_16' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 164 [1/2] (3.25ns)   --->   "%con192_load_2 = load i9 %con192_addr_2" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 164 'load' 'con192_load_2' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 165 [1/1] (0.99ns)   --->   "%xor_ln124_124 = xor i8 %con192_load_2, i8 %lk_2_load_16" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 165 'xor' 'xor_ln124_124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/2] (2.32ns)   --->   "%lk_2_load_17 = load i5 %lk_2_addr_28" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 166 'load' 'lk_2_load_17' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 167 [1/2] (3.25ns)   --->   "%con192_load_3 = load i9 %con192_addr_3" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 167 'load' 'con192_load_3' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 168 [1/1] (0.99ns)   --->   "%xor_ln124_125 = xor i8 %con192_load_3, i8 %lk_2_load_17" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 168 'xor' 'xor_ln124_125' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.82ns)   --->   "%add_ln121_57 = add i9 %zext_ln341, i9 164" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 169 'add' 'add_ln121_57' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln121_127 = zext i9 %add_ln121_57" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 170 'zext' 'zext_ln121_127' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%con192_addr_4 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_127" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 171 'getelementptr' 'con192_addr_4' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (2.32ns)   --->   "%lk_2_load_18 = load i5 %lk_2_addr_27" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 172 'load' 'lk_2_load_18' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%con192_load_4 = load i9 %con192_addr_4" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 173 'load' 'con192_load_4' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 174 [1/1] (1.82ns)   --->   "%add_ln121_58 = add i9 %zext_ln341, i9 165" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 174 'add' 'add_ln121_58' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln121_129 = zext i9 %add_ln121_58" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 175 'zext' 'zext_ln121_129' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%con192_addr_5 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_129" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 176 'getelementptr' 'con192_addr_5' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_3 : Operation 177 [2/2] (2.32ns)   --->   "%lk_2_load_19 = load i5 %lk_2_addr_26" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 177 'load' 'lk_2_load_19' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 178 [2/2] (3.25ns)   --->   "%con192_load_5 = load i9 %con192_addr_5" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 178 'load' 'con192_load_5' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_3 : Operation 179 [1/1] (0.99ns)   --->   "%xor_ln124_154 = xor i8 %skey256_1_load_16_read, i8 %xor_ln124" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 179 'xor' 'xor_ln124_154' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.99ns)   --->   "%xor_ln124_155 = xor i8 %skey256_1_load_17_read, i8 %xor_ln124_123" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 180 'xor' 'xor_ln124_155' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%lk_2_addr_8 = getelementptr i8 %lk_2, i64 0, i64 7" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 181 'getelementptr' 'lk_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%lk_2_addr_9 = getelementptr i8 %lk_2, i64 0, i64 6" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 182 'getelementptr' 'lk_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%lk_2_addr_24 = getelementptr i8 %lk_2, i64 0, i64 23" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 183 'getelementptr' 'lk_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%lk_2_addr_25 = getelementptr i8 %lk_2, i64 0, i64 22" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 184 'getelementptr' 'lk_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln121_34 = or i8 %idx55_i230_load_1, i8 10" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 185 'or' 'or_ln121_34' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln121_154 = zext i8 %or_ln121_34" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 186 'zext' 'zext_ln121_154' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%rk_addr_48 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_154" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 187 'getelementptr' 'rk_addr_48' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_140, i8 %rk_addr_48" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 188 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln121_35 = or i8 %idx55_i230_load_1, i8 11" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 189 'or' 'or_ln121_35' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln121_156 = zext i8 %or_ln121_35" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 190 'zext' 'zext_ln121_156' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%rk_addr_49 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_156" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 191 'getelementptr' 'rk_addr_49' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_141, i8 %rk_addr_49" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 192 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 193 [1/2] (2.32ns)   --->   "%lk_2_load_3 = load i5 %lk_2_addr_11" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 193 'load' 'lk_2_load_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 194 [1/2] (3.25ns)   --->   "%con192_load_20 = load i9 %con192_addr_19" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 194 'load' 'con192_load_20' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 195 [1/1] (0.99ns)   --->   "%xor_ln124_142 = xor i8 %con192_load_20, i8 %lk_2_load_3" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 195 'xor' 'xor_ln124_142' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/2] (2.32ns)   --->   "%lk_2_load_4 = load i5 %lk_2_addr_10" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 196 'load' 'lk_2_load_4' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 197 [1/2] (3.25ns)   --->   "%con192_load_21 = load i9 %con192_addr_20" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 197 'load' 'con192_load_21' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 198 [1/1] (0.99ns)   --->   "%xor_ln124_143 = xor i8 %con192_load_21, i8 %lk_2_load_4" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 198 'xor' 'xor_ln124_143' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (1.82ns)   --->   "%add_ln121_82 = add i9 %zext_ln341, i9 166" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 199 'add' 'add_ln121_82' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln121_161 = zext i9 %add_ln121_82" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 200 'zext' 'zext_ln121_161' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%con192_addr_21 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_161" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 201 'getelementptr' 'con192_addr_21' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 202 [2/2] (2.32ns)   --->   "%lk_2_load_5 = load i5 %lk_2_addr_9" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 202 'load' 'lk_2_load_5' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 203 [2/2] (3.25ns)   --->   "%con192_load_22 = load i9 %con192_addr_21" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 203 'load' 'con192_load_22' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 204 [1/1] (1.82ns)   --->   "%add_ln121_83 = add i9 %zext_ln341, i9 167" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 204 'add' 'add_ln121_83' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln121_163 = zext i9 %add_ln121_83" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 205 'zext' 'zext_ln121_163' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%con192_addr_22 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_163" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 206 'getelementptr' 'con192_addr_22' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_4 : Operation 207 [2/2] (2.32ns)   --->   "%lk_2_load_6 = load i5 %lk_2_addr_8" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 207 'load' 'lk_2_load_6' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 208 [2/2] (3.25ns)   --->   "%con192_load_23 = load i9 %con192_addr_22" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 208 'load' 'con192_load_23' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 209 [1/1] (0.99ns)   --->   "%xor_ln124_172 = xor i8 %skey256_1_load_2_read, i8 %xor_ln124_140" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 209 'xor' 'xor_ln124_172' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.99ns)   --->   "%xor_ln124_173 = xor i8 %skey256_1_load_3_read, i8 %xor_ln124_141" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 210 'xor' 'xor_ln124_173' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%or_ln121_27 = or i8 %idx55_i230_load_1, i8 10" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 211 'or' 'or_ln121_27' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln121_124 = zext i8 %or_ln121_27" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 212 'zext' 'zext_ln121_124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%rk_addr_33 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_124" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 213 'getelementptr' 'rk_addr_33' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_124, i8 %rk_addr_33" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 214 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln121_28 = or i8 %idx55_i230_load_1, i8 11" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 215 'or' 'or_ln121_28' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln121_126 = zext i8 %or_ln121_28" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 216 'zext' 'zext_ln121_126' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%rk_addr_34 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_126" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 217 'getelementptr' 'rk_addr_34' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_125, i8 %rk_addr_34" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 218 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 219 [1/2] (2.32ns)   --->   "%lk_2_load_18 = load i5 %lk_2_addr_27" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 219 'load' 'lk_2_load_18' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 220 [1/2] (3.25ns)   --->   "%con192_load_4 = load i9 %con192_addr_4" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 220 'load' 'con192_load_4' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 221 [1/1] (0.99ns)   --->   "%xor_ln124_126 = xor i8 %con192_load_4, i8 %lk_2_load_18" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 221 'xor' 'xor_ln124_126' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/2] (2.32ns)   --->   "%lk_2_load_19 = load i5 %lk_2_addr_26" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 222 'load' 'lk_2_load_19' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 223 [1/2] (3.25ns)   --->   "%con192_load_5 = load i9 %con192_addr_5" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 223 'load' 'con192_load_5' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 224 [1/1] (0.99ns)   --->   "%xor_ln124_127 = xor i8 %con192_load_5, i8 %lk_2_load_19" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 224 'xor' 'xor_ln124_127' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (1.82ns)   --->   "%add_ln121_59 = add i9 %zext_ln341, i9 166" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 225 'add' 'add_ln121_59' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln121_131 = zext i9 %add_ln121_59" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 226 'zext' 'zext_ln121_131' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%con192_addr_6 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_131" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 227 'getelementptr' 'con192_addr_6' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 228 [2/2] (2.32ns)   --->   "%lk_2_load_20 = load i5 %lk_2_addr_25" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 228 'load' 'lk_2_load_20' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 229 [2/2] (3.25ns)   --->   "%con192_load_6 = load i9 %con192_addr_6" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 229 'load' 'con192_load_6' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 230 [1/1] (1.82ns)   --->   "%add_ln121_60 = add i9 %zext_ln341, i9 167" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 230 'add' 'add_ln121_60' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln121_133 = zext i9 %add_ln121_60" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 231 'zext' 'zext_ln121_133' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%con192_addr_7 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_133" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 232 'getelementptr' 'con192_addr_7' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_4 : Operation 233 [2/2] (2.32ns)   --->   "%lk_2_load_21 = load i5 %lk_2_addr_24" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 233 'load' 'lk_2_load_21' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 234 [2/2] (3.25ns)   --->   "%con192_load_7 = load i9 %con192_addr_7" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 234 'load' 'con192_load_7' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_4 : Operation 235 [1/1] (0.99ns)   --->   "%xor_ln124_156 = xor i8 %skey256_1_load_18_read, i8 %xor_ln124_124" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 235 'xor' 'xor_ln124_156' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.99ns)   --->   "%xor_ln124_157 = xor i8 %skey256_1_load_19_read, i8 %xor_ln124_125" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 236 'xor' 'xor_ln124_157' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%lk_2_addr_6 = getelementptr i8 %lk_2, i64 0, i64 9" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 237 'getelementptr' 'lk_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%lk_2_addr_7 = getelementptr i8 %lk_2, i64 0, i64 8" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 238 'getelementptr' 'lk_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%lk_2_addr_22 = getelementptr i8 %lk_2, i64 0, i64 25" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 239 'getelementptr' 'lk_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%lk_2_addr_23 = getelementptr i8 %lk_2, i64 0, i64 24" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 240 'getelementptr' 'lk_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln121_36 = or i8 %idx55_i230_load_1, i8 12" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 241 'or' 'or_ln121_36' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln121_158 = zext i8 %or_ln121_36" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 242 'zext' 'zext_ln121_158' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%rk_addr_50 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_158" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 243 'getelementptr' 'rk_addr_50' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_142, i8 %rk_addr_50" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 244 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln121_37 = or i8 %idx55_i230_load_1, i8 13" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 245 'or' 'or_ln121_37' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln121_160 = zext i8 %or_ln121_37" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 246 'zext' 'zext_ln121_160' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%rk_addr_51 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_160" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 247 'getelementptr' 'rk_addr_51' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_143, i8 %rk_addr_51" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 248 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 249 [1/2] (2.32ns)   --->   "%lk_2_load_5 = load i5 %lk_2_addr_9" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 249 'load' 'lk_2_load_5' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 250 [1/2] (3.25ns)   --->   "%con192_load_22 = load i9 %con192_addr_21" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 250 'load' 'con192_load_22' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 251 [1/1] (0.99ns)   --->   "%xor_ln124_144 = xor i8 %con192_load_22, i8 %lk_2_load_5" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 251 'xor' 'xor_ln124_144' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/2] (2.32ns)   --->   "%lk_2_load_6 = load i5 %lk_2_addr_8" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 252 'load' 'lk_2_load_6' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 253 [1/2] (3.25ns)   --->   "%con192_load_23 = load i9 %con192_addr_22" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 253 'load' 'con192_load_23' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 254 [1/1] (0.99ns)   --->   "%xor_ln124_145 = xor i8 %con192_load_23, i8 %lk_2_load_6" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 254 'xor' 'xor_ln124_145' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (1.82ns)   --->   "%add_ln121_84 = add i9 %zext_ln341, i9 168" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 255 'add' 'add_ln121_84' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln121_165 = zext i9 %add_ln121_84" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 256 'zext' 'zext_ln121_165' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%con192_addr_23 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_165" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 257 'getelementptr' 'con192_addr_23' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 258 [2/2] (2.32ns)   --->   "%lk_2_load_7 = load i5 %lk_2_addr_7" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 258 'load' 'lk_2_load_7' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 259 [2/2] (3.25ns)   --->   "%con192_load_24 = load i9 %con192_addr_23" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 259 'load' 'con192_load_24' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 260 [1/1] (1.82ns)   --->   "%add_ln121_86 = add i9 %zext_ln341, i9 169" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 260 'add' 'add_ln121_86' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln121_167 = zext i9 %add_ln121_86" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 261 'zext' 'zext_ln121_167' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%con192_addr_24 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_167" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 262 'getelementptr' 'con192_addr_24' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_5 : Operation 263 [2/2] (2.32ns)   --->   "%lk_2_load_8 = load i5 %lk_2_addr_6" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 263 'load' 'lk_2_load_8' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 264 [2/2] (3.25ns)   --->   "%con192_load_25 = load i9 %con192_addr_24" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 264 'load' 'con192_load_25' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 265 [1/1] (0.99ns)   --->   "%xor_ln124_174 = xor i8 %skey256_1_load_4_read, i8 %xor_ln124_142" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 265 'xor' 'xor_ln124_174' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.99ns)   --->   "%xor_ln124_175 = xor i8 %skey256_1_load_5_read, i8 %xor_ln124_143" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 266 'xor' 'xor_ln124_175' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln121_29 = or i8 %idx55_i230_load_1, i8 12" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 267 'or' 'or_ln121_29' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln121_128 = zext i8 %or_ln121_29" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 268 'zext' 'zext_ln121_128' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%rk_addr_35 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_128" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 269 'getelementptr' 'rk_addr_35' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_126, i8 %rk_addr_35" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 270 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln121_30 = or i8 %idx55_i230_load_1, i8 13" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 271 'or' 'or_ln121_30' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln121_130 = zext i8 %or_ln121_30" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 272 'zext' 'zext_ln121_130' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%rk_addr_36 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_130" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 273 'getelementptr' 'rk_addr_36' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_127, i8 %rk_addr_36" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 274 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_5 : Operation 275 [1/2] (2.32ns)   --->   "%lk_2_load_20 = load i5 %lk_2_addr_25" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 275 'load' 'lk_2_load_20' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 276 [1/2] (3.25ns)   --->   "%con192_load_6 = load i9 %con192_addr_6" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 276 'load' 'con192_load_6' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 277 [1/1] (0.99ns)   --->   "%xor_ln124_128 = xor i8 %con192_load_6, i8 %lk_2_load_20" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 277 'xor' 'xor_ln124_128' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/2] (2.32ns)   --->   "%lk_2_load_21 = load i5 %lk_2_addr_24" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 278 'load' 'lk_2_load_21' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 279 [1/2] (3.25ns)   --->   "%con192_load_7 = load i9 %con192_addr_7" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 279 'load' 'con192_load_7' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 280 [1/1] (0.99ns)   --->   "%xor_ln124_129 = xor i8 %con192_load_7, i8 %lk_2_load_21" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 280 'xor' 'xor_ln124_129' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (1.82ns)   --->   "%add_ln121_61 = add i9 %zext_ln341, i9 168" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 281 'add' 'add_ln121_61' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln121_135 = zext i9 %add_ln121_61" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 282 'zext' 'zext_ln121_135' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%con192_addr_8 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_135" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 283 'getelementptr' 'con192_addr_8' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 284 [2/2] (2.32ns)   --->   "%lk_2_load_22 = load i5 %lk_2_addr_23" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 284 'load' 'lk_2_load_22' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 285 [2/2] (3.25ns)   --->   "%con192_load_8 = load i9 %con192_addr_8" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 285 'load' 'con192_load_8' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 286 [1/1] (1.82ns)   --->   "%add_ln121_63 = add i9 %zext_ln341, i9 169" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 286 'add' 'add_ln121_63' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln121_137 = zext i9 %add_ln121_63" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 287 'zext' 'zext_ln121_137' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%con192_addr_9 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_137" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 288 'getelementptr' 'con192_addr_9' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_5 : Operation 289 [2/2] (2.32ns)   --->   "%lk_2_load_23 = load i5 %lk_2_addr_22" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 289 'load' 'lk_2_load_23' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 290 [2/2] (3.25ns)   --->   "%con192_load_9 = load i9 %con192_addr_9" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 290 'load' 'con192_load_9' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_5 : Operation 291 [1/1] (0.99ns)   --->   "%xor_ln124_158 = xor i8 %skey256_1_load_20_read, i8 %xor_ln124_126" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 291 'xor' 'xor_ln124_158' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.99ns)   --->   "%xor_ln124_159 = xor i8 %skey256_1_load_21_read, i8 %xor_ln124_127" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 292 'xor' 'xor_ln124_159' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%lk_2_addr_4 = getelementptr i8 %lk_2, i64 0, i64 11" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 293 'getelementptr' 'lk_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%lk_2_addr_5 = getelementptr i8 %lk_2, i64 0, i64 10" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 294 'getelementptr' 'lk_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%lk_2_addr_20 = getelementptr i8 %lk_2, i64 0, i64 27" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 295 'getelementptr' 'lk_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%lk_2_addr_21 = getelementptr i8 %lk_2, i64 0, i64 26" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 296 'getelementptr' 'lk_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln121_38 = or i8 %idx55_i230_load_1, i8 14" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 297 'or' 'or_ln121_38' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln121_162 = zext i8 %or_ln121_38" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 298 'zext' 'zext_ln121_162' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%rk_addr_52 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_162" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 299 'getelementptr' 'rk_addr_52' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_144, i8 %rk_addr_52" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 300 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%or_ln121_39 = or i8 %idx55_i230_load_1, i8 15" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 301 'or' 'or_ln121_39' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln121_164 = zext i8 %or_ln121_39" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 302 'zext' 'zext_ln121_164' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%rk_addr_53 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_164" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 303 'getelementptr' 'rk_addr_53' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_145, i8 %rk_addr_53" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 304 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 305 [1/2] (2.32ns)   --->   "%lk_2_load_7 = load i5 %lk_2_addr_7" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 305 'load' 'lk_2_load_7' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 306 [1/2] (3.25ns)   --->   "%con192_load_24 = load i9 %con192_addr_23" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 306 'load' 'con192_load_24' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 307 [1/1] (0.99ns)   --->   "%xor_ln124_146 = xor i8 %con192_load_24, i8 %lk_2_load_7" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 307 'xor' 'xor_ln124_146' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/2] (2.32ns)   --->   "%lk_2_load_8 = load i5 %lk_2_addr_6" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 308 'load' 'lk_2_load_8' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 309 [1/2] (3.25ns)   --->   "%con192_load_25 = load i9 %con192_addr_24" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 309 'load' 'con192_load_25' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 310 [1/1] (0.99ns)   --->   "%xor_ln124_147 = xor i8 %con192_load_25, i8 %lk_2_load_8" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 310 'xor' 'xor_ln124_147' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (1.82ns)   --->   "%add_ln121_88 = add i9 %zext_ln341, i9 170" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 311 'add' 'add_ln121_88' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln121_169 = zext i9 %add_ln121_88" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 312 'zext' 'zext_ln121_169' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%con192_addr_25 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_169" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 313 'getelementptr' 'con192_addr_25' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 314 [2/2] (2.32ns)   --->   "%lk_2_load_9 = load i5 %lk_2_addr_5" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 314 'load' 'lk_2_load_9' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 315 [2/2] (3.25ns)   --->   "%con192_load_26 = load i9 %con192_addr_25" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 315 'load' 'con192_load_26' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 316 [1/1] (1.82ns)   --->   "%add_ln121_90 = add i9 %zext_ln341, i9 171" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 316 'add' 'add_ln121_90' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln121_171 = zext i9 %add_ln121_90" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 317 'zext' 'zext_ln121_171' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%con192_addr_26 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_171" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 318 'getelementptr' 'con192_addr_26' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_6 : Operation 319 [2/2] (2.32ns)   --->   "%lk_2_load_10 = load i5 %lk_2_addr_4" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 319 'load' 'lk_2_load_10' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 320 [2/2] (3.25ns)   --->   "%con192_load_27 = load i9 %con192_addr_26" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 320 'load' 'con192_load_27' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 321 [1/1] (0.99ns)   --->   "%xor_ln124_176 = xor i8 %skey256_1_load_6_read, i8 %xor_ln124_144" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 321 'xor' 'xor_ln124_176' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (0.99ns)   --->   "%xor_ln124_177 = xor i8 %skey256_1_load_7_read, i8 %xor_ln124_145" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 322 'xor' 'xor_ln124_177' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%or_ln121_31 = or i8 %idx55_i230_load_1, i8 14" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 323 'or' 'or_ln121_31' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln121_132 = zext i8 %or_ln121_31" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 324 'zext' 'zext_ln121_132' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%rk_addr_37 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_132" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 325 'getelementptr' 'rk_addr_37' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_128, i8 %rk_addr_37" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 326 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%or_ln121_32 = or i8 %idx55_i230_load_1, i8 15" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 327 'or' 'or_ln121_32' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln121_134 = zext i8 %or_ln121_32" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 328 'zext' 'zext_ln121_134' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%rk_addr_38 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_134" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 329 'getelementptr' 'rk_addr_38' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_129, i8 %rk_addr_38" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 330 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_6 : Operation 331 [1/2] (2.32ns)   --->   "%lk_2_load_22 = load i5 %lk_2_addr_23" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 331 'load' 'lk_2_load_22' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 332 [1/2] (3.25ns)   --->   "%con192_load_8 = load i9 %con192_addr_8" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 332 'load' 'con192_load_8' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 333 [1/1] (0.99ns)   --->   "%xor_ln124_130 = xor i8 %con192_load_8, i8 %lk_2_load_22" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 333 'xor' 'xor_ln124_130' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/2] (2.32ns)   --->   "%lk_2_load_23 = load i5 %lk_2_addr_22" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 334 'load' 'lk_2_load_23' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 335 [1/2] (3.25ns)   --->   "%con192_load_9 = load i9 %con192_addr_9" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 335 'load' 'con192_load_9' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 336 [1/1] (0.99ns)   --->   "%xor_ln124_131 = xor i8 %con192_load_9, i8 %lk_2_load_23" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 336 'xor' 'xor_ln124_131' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (1.82ns)   --->   "%add_ln121_65 = add i9 %zext_ln341, i9 170" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 337 'add' 'add_ln121_65' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln121_139 = zext i9 %add_ln121_65" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 338 'zext' 'zext_ln121_139' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%con192_addr_10 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_139" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 339 'getelementptr' 'con192_addr_10' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 340 [2/2] (2.32ns)   --->   "%lk_2_load_24 = load i5 %lk_2_addr_21" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 340 'load' 'lk_2_load_24' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 341 [2/2] (3.25ns)   --->   "%con192_load_10 = load i9 %con192_addr_10" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 341 'load' 'con192_load_10' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 342 [1/1] (1.82ns)   --->   "%add_ln121_67 = add i9 %zext_ln341, i9 171" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 342 'add' 'add_ln121_67' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln121_141 = zext i9 %add_ln121_67" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 343 'zext' 'zext_ln121_141' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%con192_addr_11 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_141" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 344 'getelementptr' 'con192_addr_11' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_6 : Operation 345 [2/2] (2.32ns)   --->   "%lk_2_load_25 = load i5 %lk_2_addr_20" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 345 'load' 'lk_2_load_25' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 346 [2/2] (3.25ns)   --->   "%con192_load_11 = load i9 %con192_addr_11" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 346 'load' 'con192_load_11' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_6 : Operation 347 [1/1] (0.99ns)   --->   "%xor_ln124_160 = xor i8 %skey256_1_load_22_read, i8 %xor_ln124_128" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 347 'xor' 'xor_ln124_160' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 348 [1/1] (0.99ns)   --->   "%xor_ln124_161 = xor i8 %skey256_1_load_23_read, i8 %xor_ln124_129" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 348 'xor' 'xor_ln124_161' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%lk_2_addr_2 = getelementptr i8 %lk_2, i64 0, i64 13" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 349 'getelementptr' 'lk_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%lk_2_addr_3 = getelementptr i8 %lk_2, i64 0, i64 12" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 350 'getelementptr' 'lk_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%lk_2_addr_18 = getelementptr i8 %lk_2, i64 0, i64 29" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 351 'getelementptr' 'lk_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%lk_2_addr_19 = getelementptr i8 %lk_2, i64 0, i64 28" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 352 'getelementptr' 'lk_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (1.91ns)   --->   "%add_ln121_85 = add i8 %or_ln326, i8 8" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 353 'add' 'add_ln121_85' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln121_166 = zext i8 %add_ln121_85" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 354 'zext' 'zext_ln121_166' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%rk_addr_54 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_166" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 355 'getelementptr' 'rk_addr_54' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_146, i8 %rk_addr_54" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 356 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 357 [1/1] (1.91ns)   --->   "%add_ln121_87 = add i8 %or_ln326, i8 9" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 357 'add' 'add_ln121_87' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln121_168 = zext i8 %add_ln121_87" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 358 'zext' 'zext_ln121_168' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%rk_addr_55 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_168" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 359 'getelementptr' 'rk_addr_55' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_147, i8 %rk_addr_55" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 360 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 361 [1/2] (2.32ns)   --->   "%lk_2_load_9 = load i5 %lk_2_addr_5" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 361 'load' 'lk_2_load_9' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 362 [1/2] (3.25ns)   --->   "%con192_load_26 = load i9 %con192_addr_25" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 362 'load' 'con192_load_26' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 363 [1/1] (0.99ns)   --->   "%xor_ln124_148 = xor i8 %con192_load_26, i8 %lk_2_load_9" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 363 'xor' 'xor_ln124_148' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 364 [1/2] (2.32ns)   --->   "%lk_2_load_10 = load i5 %lk_2_addr_4" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 364 'load' 'lk_2_load_10' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 365 [1/2] (3.25ns)   --->   "%con192_load_27 = load i9 %con192_addr_26" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 365 'load' 'con192_load_27' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 366 [1/1] (0.99ns)   --->   "%xor_ln124_149 = xor i8 %con192_load_27, i8 %lk_2_load_10" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 366 'xor' 'xor_ln124_149' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (1.82ns)   --->   "%add_ln121_92 = add i9 %zext_ln341, i9 172" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 367 'add' 'add_ln121_92' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln121_173 = zext i9 %add_ln121_92" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 368 'zext' 'zext_ln121_173' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%con192_addr_27 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_173" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 369 'getelementptr' 'con192_addr_27' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 370 [2/2] (2.32ns)   --->   "%lk_2_load_11 = load i5 %lk_2_addr_3" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 370 'load' 'lk_2_load_11' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 371 [2/2] (3.25ns)   --->   "%con192_load_28 = load i9 %con192_addr_27" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 371 'load' 'con192_load_28' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 372 [1/1] (1.82ns)   --->   "%add_ln121_94 = add i9 %zext_ln341, i9 173" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 372 'add' 'add_ln121_94' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln121_175 = zext i9 %add_ln121_94" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 373 'zext' 'zext_ln121_175' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%con192_addr_28 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_175" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 374 'getelementptr' 'con192_addr_28' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_7 : Operation 375 [2/2] (2.32ns)   --->   "%lk_2_load_12 = load i5 %lk_2_addr_2" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 375 'load' 'lk_2_load_12' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 376 [2/2] (3.25ns)   --->   "%con192_load_29 = load i9 %con192_addr_28" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 376 'load' 'con192_load_29' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 377 [1/1] (0.99ns)   --->   "%xor_ln124_178 = xor i8 %skey256_1_load_8_read, i8 %xor_ln124_146" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 377 'xor' 'xor_ln124_178' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.99ns)   --->   "%xor_ln124_179 = xor i8 %skey256_1_load_9_read, i8 %xor_ln124_147" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 378 'xor' 'xor_ln124_179' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (1.91ns)   --->   "%add_ln121_62 = add i8 %or_ln326, i8 8" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 379 'add' 'add_ln121_62' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln121_136 = zext i8 %add_ln121_62" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 380 'zext' 'zext_ln121_136' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%rk_addr_39 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_136" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 381 'getelementptr' 'rk_addr_39' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_130, i8 %rk_addr_39" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 382 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 383 [1/1] (1.91ns)   --->   "%add_ln121_64 = add i8 %or_ln326, i8 9" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 383 'add' 'add_ln121_64' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln121_138 = zext i8 %add_ln121_64" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 384 'zext' 'zext_ln121_138' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%rk_addr_40 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_138" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 385 'getelementptr' 'rk_addr_40' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_131, i8 %rk_addr_40" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 386 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_7 : Operation 387 [1/2] (2.32ns)   --->   "%lk_2_load_24 = load i5 %lk_2_addr_21" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 387 'load' 'lk_2_load_24' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 388 [1/2] (3.25ns)   --->   "%con192_load_10 = load i9 %con192_addr_10" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 388 'load' 'con192_load_10' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 389 [1/1] (0.99ns)   --->   "%xor_ln124_132 = xor i8 %con192_load_10, i8 %lk_2_load_24" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 389 'xor' 'xor_ln124_132' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/2] (2.32ns)   --->   "%lk_2_load_25 = load i5 %lk_2_addr_20" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 390 'load' 'lk_2_load_25' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 391 [1/2] (3.25ns)   --->   "%con192_load_11 = load i9 %con192_addr_11" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 391 'load' 'con192_load_11' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 392 [1/1] (0.99ns)   --->   "%xor_ln124_133 = xor i8 %con192_load_11, i8 %lk_2_load_25" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 392 'xor' 'xor_ln124_133' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (1.82ns)   --->   "%add_ln121_69 = add i9 %zext_ln341, i9 172" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 393 'add' 'add_ln121_69' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln121_143 = zext i9 %add_ln121_69" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 394 'zext' 'zext_ln121_143' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%con192_addr_12 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_143" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 395 'getelementptr' 'con192_addr_12' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 396 [2/2] (2.32ns)   --->   "%lk_2_load_26 = load i5 %lk_2_addr_19" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 396 'load' 'lk_2_load_26' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 397 [2/2] (3.25ns)   --->   "%con192_load_12 = load i9 %con192_addr_12" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 397 'load' 'con192_load_12' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 398 [1/1] (1.82ns)   --->   "%add_ln121_71 = add i9 %zext_ln341, i9 173" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 398 'add' 'add_ln121_71' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln121_145 = zext i9 %add_ln121_71" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 399 'zext' 'zext_ln121_145' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%con192_addr_13 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_145" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 400 'getelementptr' 'con192_addr_13' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_7 : Operation 401 [2/2] (2.32ns)   --->   "%lk_2_load_27 = load i5 %lk_2_addr_18" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 401 'load' 'lk_2_load_27' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 402 [2/2] (3.25ns)   --->   "%con192_load_13 = load i9 %con192_addr_13" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 402 'load' 'con192_load_13' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_7 : Operation 403 [1/1] (0.99ns)   --->   "%xor_ln124_162 = xor i8 %skey256_1_load_24_read, i8 %xor_ln124_130" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 403 'xor' 'xor_ln124_162' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 404 [1/1] (0.99ns)   --->   "%xor_ln124_163 = xor i8 %skey256_1_load_25_read, i8 %xor_ln124_131" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 404 'xor' 'xor_ln124_163' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%lk_2_addr = getelementptr i8 %lk_2, i64 0, i64 15" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 405 'getelementptr' 'lk_2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%lk_2_addr_1 = getelementptr i8 %lk_2, i64 0, i64 14" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 406 'getelementptr' 'lk_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%lk_2_addr_16 = getelementptr i8 %lk_2, i64 0, i64 31" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 407 'getelementptr' 'lk_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%lk_2_addr_17 = getelementptr i8 %lk_2, i64 0, i64 30" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 408 'getelementptr' 'lk_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 409 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 410 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 411 [1/1] (1.91ns)   --->   "%add_ln121_89 = add i8 %or_ln326, i8 10" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 411 'add' 'add_ln121_89' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln121_170 = zext i8 %add_ln121_89" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 412 'zext' 'zext_ln121_170' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%rk_addr_56 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_170" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 413 'getelementptr' 'rk_addr_56' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_148, i8 %rk_addr_56" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 414 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 415 [1/1] (1.91ns)   --->   "%add_ln121_91 = add i8 %or_ln326, i8 11" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 415 'add' 'add_ln121_91' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln121_172 = zext i8 %add_ln121_91" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 416 'zext' 'zext_ln121_172' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%rk_addr_57 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_172" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 417 'getelementptr' 'rk_addr_57' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_149, i8 %rk_addr_57" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 418 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 419 [1/2] (2.32ns)   --->   "%lk_2_load_11 = load i5 %lk_2_addr_3" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 419 'load' 'lk_2_load_11' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 420 [1/2] (3.25ns)   --->   "%con192_load_28 = load i9 %con192_addr_27" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 420 'load' 'con192_load_28' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 421 [1/1] (0.99ns)   --->   "%xor_ln124_150 = xor i8 %con192_load_28, i8 %lk_2_load_11" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 421 'xor' 'xor_ln124_150' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 422 [1/2] (2.32ns)   --->   "%lk_2_load_12 = load i5 %lk_2_addr_2" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 422 'load' 'lk_2_load_12' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 423 [1/2] (3.25ns)   --->   "%con192_load_29 = load i9 %con192_addr_28" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 423 'load' 'con192_load_29' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 424 [1/1] (0.99ns)   --->   "%xor_ln124_151 = xor i8 %con192_load_29, i8 %lk_2_load_12" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 424 'xor' 'xor_ln124_151' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 425 [1/1] (1.82ns)   --->   "%add_ln121_96 = add i9 %zext_ln341, i9 174" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 425 'add' 'add_ln121_96' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln121_177 = zext i9 %add_ln121_96" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 426 'zext' 'zext_ln121_177' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%con192_addr_29 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_177" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 427 'getelementptr' 'con192_addr_29' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 428 [2/2] (2.32ns)   --->   "%lk_2_load_13 = load i5 %lk_2_addr_1" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 428 'load' 'lk_2_load_13' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 429 [2/2] (3.25ns)   --->   "%con192_load_30 = load i9 %con192_addr_29" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 429 'load' 'con192_load_30' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 430 [1/1] (1.82ns)   --->   "%add_ln121_98 = add i9 %zext_ln341, i9 175" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 430 'add' 'add_ln121_98' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln121_179 = zext i9 %add_ln121_98" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 431 'zext' 'zext_ln121_179' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%con192_addr_30 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_179" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 432 'getelementptr' 'con192_addr_30' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_8 : Operation 433 [2/2] (2.32ns)   --->   "%lk_2_load_14 = load i5 %lk_2_addr" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 433 'load' 'lk_2_load_14' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 434 [2/2] (3.25ns)   --->   "%con192_load_31 = load i9 %con192_addr_30" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 434 'load' 'con192_load_31' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 435 [1/1] (0.99ns)   --->   "%xor_ln124_180 = xor i8 %skey256_1_load_10_read, i8 %xor_ln124_148" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 435 'xor' 'xor_ln124_180' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 436 [1/1] (0.99ns)   --->   "%xor_ln124_181 = xor i8 %skey256_1_load_11_read, i8 %xor_ln124_149" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 436 'xor' 'xor_ln124_181' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 437 [1/1] (1.91ns)   --->   "%add_ln121_66 = add i8 %or_ln326, i8 10" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 437 'add' 'add_ln121_66' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln121_140 = zext i8 %add_ln121_66" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 438 'zext' 'zext_ln121_140' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (0.00ns)   --->   "%rk_addr_41 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_140" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 439 'getelementptr' 'rk_addr_41' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 440 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_132, i8 %rk_addr_41" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 440 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 441 [1/1] (1.91ns)   --->   "%add_ln121_68 = add i8 %or_ln326, i8 11" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 441 'add' 'add_ln121_68' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln121_142 = zext i8 %add_ln121_68" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 442 'zext' 'zext_ln121_142' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 443 [1/1] (0.00ns)   --->   "%rk_addr_42 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_142" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 443 'getelementptr' 'rk_addr_42' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_133, i8 %rk_addr_42" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 444 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_8 : Operation 445 [1/2] (2.32ns)   --->   "%lk_2_load_26 = load i5 %lk_2_addr_19" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 445 'load' 'lk_2_load_26' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 446 [1/2] (3.25ns)   --->   "%con192_load_12 = load i9 %con192_addr_12" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 446 'load' 'con192_load_12' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 447 [1/1] (0.99ns)   --->   "%xor_ln124_134 = xor i8 %con192_load_12, i8 %lk_2_load_26" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 447 'xor' 'xor_ln124_134' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 448 [1/2] (2.32ns)   --->   "%lk_2_load_27 = load i5 %lk_2_addr_18" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 448 'load' 'lk_2_load_27' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 449 [1/2] (3.25ns)   --->   "%con192_load_13 = load i9 %con192_addr_13" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 449 'load' 'con192_load_13' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 450 [1/1] (0.99ns)   --->   "%xor_ln124_135 = xor i8 %con192_load_13, i8 %lk_2_load_27" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 450 'xor' 'xor_ln124_135' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 451 [1/1] (1.82ns)   --->   "%add_ln121_73 = add i9 %zext_ln341, i9 174" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 451 'add' 'add_ln121_73' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln121_147 = zext i9 %add_ln121_73" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 452 'zext' 'zext_ln121_147' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%con192_addr_14 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_147" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 453 'getelementptr' 'con192_addr_14' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 454 [2/2] (2.32ns)   --->   "%lk_2_load_28 = load i5 %lk_2_addr_17" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 454 'load' 'lk_2_load_28' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 455 [2/2] (3.25ns)   --->   "%con192_load_14 = load i9 %con192_addr_14" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 455 'load' 'con192_load_14' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 456 [1/1] (1.82ns)   --->   "%add_ln121_75 = add i9 %zext_ln341, i9 175" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 456 'add' 'add_ln121_75' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln121_149 = zext i9 %add_ln121_75" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 457 'zext' 'zext_ln121_149' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "%con192_addr_15 = getelementptr i8 %con192, i64 0, i64 %zext_ln121_149" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 458 'getelementptr' 'con192_addr_15' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_8 : Operation 459 [2/2] (2.32ns)   --->   "%lk_2_load_29 = load i5 %lk_2_addr_16" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 459 'load' 'lk_2_load_29' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 460 [2/2] (3.25ns)   --->   "%con192_load_15 = load i9 %con192_addr_15" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 460 'load' 'con192_load_15' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_8 : Operation 461 [1/1] (0.99ns)   --->   "%xor_ln124_164 = xor i8 %skey256_1_load_26_read, i8 %xor_ln124_132" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 461 'xor' 'xor_ln124_164' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [1/1] (0.99ns)   --->   "%xor_ln124_165 = xor i8 %skey256_1_load_27_read, i8 %xor_ln124_133" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 462 'xor' 'xor_ln124_165' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 684 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 684 'ret' 'ret_ln0' <Predicate = (icmp_ln340)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 463 [1/1] (1.91ns)   --->   "%add_ln121_93 = add i8 %or_ln326, i8 12" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 463 'add' 'add_ln121_93' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln121_174 = zext i8 %add_ln121_93" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 464 'zext' 'zext_ln121_174' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.00ns)   --->   "%rk_addr_58 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_174" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 465 'getelementptr' 'rk_addr_58' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 466 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_150, i8 %rk_addr_58" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 466 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 467 [1/1] (1.91ns)   --->   "%add_ln121_95 = add i8 %or_ln326, i8 13" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 467 'add' 'add_ln121_95' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln121_176 = zext i8 %add_ln121_95" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 468 'zext' 'zext_ln121_176' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%rk_addr_59 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_176" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 469 'getelementptr' 'rk_addr_59' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_151, i8 %rk_addr_59" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 470 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 471 [1/2] (2.32ns)   --->   "%lk_2_load_13 = load i5 %lk_2_addr_1" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 471 'load' 'lk_2_load_13' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 472 [1/2] (3.25ns)   --->   "%con192_load_30 = load i9 %con192_addr_29" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 472 'load' 'con192_load_30' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_9 : Operation 473 [1/1] (0.99ns)   --->   "%xor_ln124_152 = xor i8 %con192_load_30, i8 %lk_2_load_13" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 473 'xor' 'xor_ln124_152' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 474 [1/2] (2.32ns)   --->   "%lk_2_load_14 = load i5 %lk_2_addr" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 474 'load' 'lk_2_load_14' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln124_3 = trunc i8 %lk_2_load_14" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 475 'trunc' 'trunc_ln124_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 476 [1/2] (3.25ns)   --->   "%con192_load_31 = load i9 %con192_addr_30" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 476 'load' 'con192_load_31' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_9 : Operation 477 [1/1] (0.99ns)   --->   "%xor_ln124_153 = xor i8 %con192_load_31, i8 %lk_2_load_14" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 477 'xor' 'xor_ln124_153' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 478 [1/1] (0.99ns)   --->   "%xor_ln124_182 = xor i8 %skey256_1_load_12_read, i8 %xor_ln124_150" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 478 'xor' 'xor_ln124_182' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (0.99ns)   --->   "%xor_ln124_183 = xor i8 %skey256_1_load_13_read, i8 %xor_ln124_151" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 479 'xor' 'xor_ln124_183' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln246_3 = trunc i8 %lk_2_load_30" [clefia.c:246->clefia.c:352->clefia.c:399]   --->   Operation 480 'trunc' 'trunc_ln246_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%lshr_ln246_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load, i32 1, i32 7" [clefia.c:246->clefia.c:352->clefia.c:399]   --->   Operation 481 'partselect' 'lshr_ln246_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln246_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246_3, i7 %lshr_ln246_2" [clefia.c:246->clefia.c:352->clefia.c:399]   --->   Operation 482 'bitconcatenate' 'or_ln246_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln247_3 = trunc i8 %lk_2_load" [clefia.c:247->clefia.c:352->clefia.c:399]   --->   Operation 483 'trunc' 'trunc_ln247_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%lshr_ln247_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_1, i32 1, i32 7" [clefia.c:247->clefia.c:352->clefia.c:399]   --->   Operation 484 'partselect' 'lshr_ln247_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln247_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247_3, i7 %lshr_ln247_2" [clefia.c:247->clefia.c:352->clefia.c:399]   --->   Operation 485 'bitconcatenate' 'or_ln247_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln248_3 = trunc i8 %lk_2_load_1" [clefia.c:248->clefia.c:352->clefia.c:399]   --->   Operation 486 'trunc' 'trunc_ln248_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_30, i32 1, i32 7" [clefia.c:255->clefia.c:352->clefia.c:399]   --->   Operation 487 'partselect' 'tmp_12' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_14, i32 7" [clefia.c:262->clefia.c:352->clefia.c:399]   --->   Operation 488 'bitselect' 'tmp_49' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_9 : Operation 489 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln246_2, i5 %lk_2_addr_15" [clefia.c:117]   --->   Operation 489 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 490 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln247_2, i5 %lk_2_addr_14" [clefia.c:117]   --->   Operation 490 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 491 [1/1] (1.91ns)   --->   "%add_ln121_70 = add i8 %or_ln326, i8 12" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 491 'add' 'add_ln121_70' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln121_144 = zext i8 %add_ln121_70" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 492 'zext' 'zext_ln121_144' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%rk_addr_43 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_144" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 493 'getelementptr' 'rk_addr_43' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 494 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_134, i8 %rk_addr_43" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 494 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 495 [1/1] (1.91ns)   --->   "%add_ln121_72 = add i8 %or_ln326, i8 13" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 495 'add' 'add_ln121_72' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln121_146 = zext i8 %add_ln121_72" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 496 'zext' 'zext_ln121_146' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 497 [1/1] (0.00ns)   --->   "%rk_addr_44 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_146" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 497 'getelementptr' 'rk_addr_44' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 498 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_135, i8 %rk_addr_44" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 498 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_9 : Operation 499 [1/2] (2.32ns)   --->   "%lk_2_load_28 = load i5 %lk_2_addr_17" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 499 'load' 'lk_2_load_28' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 500 [1/2] (3.25ns)   --->   "%con192_load_14 = load i9 %con192_addr_14" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 500 'load' 'con192_load_14' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_9 : Operation 501 [1/1] (0.99ns)   --->   "%xor_ln124_136 = xor i8 %con192_load_14, i8 %lk_2_load_28" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 501 'xor' 'xor_ln124_136' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 502 [1/2] (2.32ns)   --->   "%lk_2_load_29 = load i5 %lk_2_addr_16" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 502 'load' 'lk_2_load_29' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i8 %lk_2_load_29" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 503 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 504 [1/2] (3.25ns)   --->   "%con192_load_15 = load i9 %con192_addr_15" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 504 'load' 'con192_load_15' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 336> <ROM>
ST_9 : Operation 505 [1/1] (0.99ns)   --->   "%xor_ln124_137 = xor i8 %con192_load_15, i8 %lk_2_load_29" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 505 'xor' 'xor_ln124_137' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 506 [1/1] (0.99ns)   --->   "%xor_ln124_166 = xor i8 %skey256_1_load_28_read, i8 %xor_ln124_134" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 506 'xor' 'xor_ln124_166' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 507 [1/1] (0.99ns)   --->   "%xor_ln124_167 = xor i8 %skey256_1_load_29_read, i8 %xor_ln124_135" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 507 'xor' 'xor_ln124_167' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_2_load_31" [clefia.c:246->clefia.c:346->clefia.c:399]   --->   Operation 508 'trunc' 'trunc_ln246' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (0.00ns)   --->   "%lshr_ln246_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_15, i32 1, i32 7" [clefia.c:246->clefia.c:346->clefia.c:399]   --->   Operation 509 'partselect' 'lshr_ln246_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%or_ln246_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln246_s" [clefia.c:246->clefia.c:346->clefia.c:399]   --->   Operation 510 'bitconcatenate' 'or_ln246_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_2_load_15" [clefia.c:247->clefia.c:346->clefia.c:399]   --->   Operation 511 'trunc' 'trunc_ln247' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (0.00ns)   --->   "%lshr_ln247_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_16, i32 1, i32 7" [clefia.c:247->clefia.c:346->clefia.c:399]   --->   Operation 512 'partselect' 'lshr_ln247_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln247_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln247_s" [clefia.c:247->clefia.c:346->clefia.c:399]   --->   Operation 513 'bitconcatenate' 'or_ln247_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_2_load_16" [clefia.c:248->clefia.c:346->clefia.c:399]   --->   Operation 514 'trunc' 'trunc_ln248' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_31, i32 1, i32 7" [clefia.c:255->clefia.c:346->clefia.c:399]   --->   Operation 515 'partselect' 'tmp_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_29, i32 7" [clefia.c:262->clefia.c:346->clefia.c:399]   --->   Operation 516 'bitselect' 'tmp_41' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_9 : Operation 517 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln246_s, i5 %lk_2_addr_31" [clefia.c:117]   --->   Operation 517 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 518 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln247_s, i5 %lk_2_addr_30" [clefia.c:117]   --->   Operation 518 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 5.16>
ST_10 : Operation 519 [1/1] (1.91ns)   --->   "%add_ln121_97 = add i8 %or_ln326, i8 14" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 519 'add' 'add_ln121_97' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln121_178 = zext i8 %add_ln121_97" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 520 'zext' 'zext_ln121_178' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "%rk_addr_60 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_178" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 521 'getelementptr' 'rk_addr_60' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_152, i8 %rk_addr_60" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 522 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 523 [1/1] (1.91ns)   --->   "%add_ln121_99 = add i8 %or_ln326, i8 15" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 523 'add' 'add_ln121_99' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln121_180 = zext i8 %add_ln121_99" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 524 'zext' 'zext_ln121_180' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "%rk_addr_61 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_180" [clefia.c:121->clefia.c:348->clefia.c:399]   --->   Operation 525 'getelementptr' 'rk_addr_61' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_153, i8 %rk_addr_61" [clefia.c:124->clefia.c:348->clefia.c:399]   --->   Operation 526 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 527 [1/1] (0.99ns)   --->   "%xor_ln124_184 = xor i8 %skey256_1_load_14_read, i8 %xor_ln124_152" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 527 'xor' 'xor_ln124_184' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 528 [1/1] (0.99ns)   --->   "%xor_ln124_185 = xor i8 %skey256_1_load_15_read, i8 %xor_ln124_153" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 528 'xor' 'xor_ln124_185' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 529 [1/1] (0.00ns)   --->   "%lshr_ln248_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_2, i32 1, i32 7" [clefia.c:248->clefia.c:352->clefia.c:399]   --->   Operation 529 'partselect' 'lshr_ln248_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%or_ln248_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248_3, i7 %lshr_ln248_2" [clefia.c:248->clefia.c:352->clefia.c:399]   --->   Operation 530 'bitconcatenate' 'or_ln248_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln249_3 = trunc i8 %lk_2_load_2" [clefia.c:249->clefia.c:352->clefia.c:399]   --->   Operation 531 'trunc' 'trunc_ln249_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns)   --->   "%lshr_ln249_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_3, i32 1, i32 7" [clefia.c:249->clefia.c:352->clefia.c:399]   --->   Operation 532 'partselect' 'lshr_ln249_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns)   --->   "%or_ln249_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249_3, i7 %lshr_ln249_2" [clefia.c:249->clefia.c:352->clefia.c:399]   --->   Operation 533 'bitconcatenate' 'or_ln249_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln250_3 = trunc i8 %lk_2_load_3" [clefia.c:250->clefia.c:352->clefia.c:399]   --->   Operation 534 'trunc' 'trunc_ln250_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln248_2, i5 %lk_2_addr_13" [clefia.c:117]   --->   Operation 535 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 536 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln249_2, i5 %lk_2_addr_12" [clefia.c:117]   --->   Operation 536 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 537 [1/1] (1.91ns)   --->   "%add_ln121_74 = add i8 %or_ln326, i8 14" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 537 'add' 'add_ln121_74' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln121_148 = zext i8 %add_ln121_74" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 538 'zext' 'zext_ln121_148' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 539 [1/1] (0.00ns)   --->   "%rk_addr_45 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_148" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 539 'getelementptr' 'rk_addr_45' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 540 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_136, i8 %rk_addr_45" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 540 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 541 [1/1] (1.91ns)   --->   "%add_ln121_76 = add i8 %or_ln326, i8 15" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 541 'add' 'add_ln121_76' <Predicate = (!icmp_ln340 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln121_150 = zext i8 %add_ln121_76" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 542 'zext' 'zext_ln121_150' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%rk_addr_46 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_150" [clefia.c:121->clefia.c:342->clefia.c:399]   --->   Operation 543 'getelementptr' 'rk_addr_46' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 544 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_137, i8 %rk_addr_46" [clefia.c:124->clefia.c:342->clefia.c:399]   --->   Operation 544 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_10 : Operation 545 [1/1] (0.99ns)   --->   "%xor_ln124_168 = xor i8 %skey256_1_load_30_read, i8 %xor_ln124_136" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 545 'xor' 'xor_ln124_168' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 546 [1/1] (0.99ns)   --->   "%xor_ln124_169 = xor i8 %skey256_1_load_31_read, i8 %xor_ln124_137" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 546 'xor' 'xor_ln124_169' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%lshr_ln248_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_17, i32 1, i32 7" [clefia.c:248->clefia.c:346->clefia.c:399]   --->   Operation 547 'partselect' 'lshr_ln248_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln248_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln248_s" [clefia.c:248->clefia.c:346->clefia.c:399]   --->   Operation 548 'bitconcatenate' 'or_ln248_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_2_load_17" [clefia.c:249->clefia.c:346->clefia.c:399]   --->   Operation 549 'trunc' 'trunc_ln249' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (0.00ns)   --->   "%lshr_ln249_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_18, i32 1, i32 7" [clefia.c:249->clefia.c:346->clefia.c:399]   --->   Operation 550 'partselect' 'lshr_ln249_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%or_ln249_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln249_s" [clefia.c:249->clefia.c:346->clefia.c:399]   --->   Operation 551 'bitconcatenate' 'or_ln249_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_2_load_18" [clefia.c:250->clefia.c:346->clefia.c:399]   --->   Operation 552 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_10 : Operation 553 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln248_s, i5 %lk_2_addr_29" [clefia.c:117]   --->   Operation 553 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 554 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln249_s, i5 %lk_2_addr_28" [clefia.c:117]   --->   Operation 554 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 555 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_170, i8 %rk_addr" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 555 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 556 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_171, i8 %rk_addr_47" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 556 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 557 [1/1] (0.00ns)   --->   "%lshr_ln250_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_4, i32 1, i32 7" [clefia.c:250->clefia.c:352->clefia.c:399]   --->   Operation 557 'partselect' 'lshr_ln250_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_11 : Operation 558 [1/1] (0.00ns)   --->   "%or_ln250_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250_3, i7 %lshr_ln250_2" [clefia.c:250->clefia.c:352->clefia.c:399]   --->   Operation 558 'bitconcatenate' 'or_ln250_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_11 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln251_3 = trunc i8 %lk_2_load_4" [clefia.c:251->clefia.c:352->clefia.c:399]   --->   Operation 559 'trunc' 'trunc_ln251_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_11 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln251_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_5, i32 1, i32 7" [clefia.c:251->clefia.c:352->clefia.c:399]   --->   Operation 560 'partselect' 'lshr_ln251_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_11 : Operation 561 [1/1] (0.00ns)   --->   "%or_ln251_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251_3, i7 %lshr_ln251_2" [clefia.c:251->clefia.c:352->clefia.c:399]   --->   Operation 561 'bitconcatenate' 'or_ln251_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln252_3 = trunc i8 %lk_2_load_5" [clefia.c:252->clefia.c:352->clefia.c:399]   --->   Operation 562 'trunc' 'trunc_ln252_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln250_2, i5 %lk_2_addr_11" [clefia.c:117]   --->   Operation 563 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 564 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln251_2, i5 %lk_2_addr_10" [clefia.c:117]   --->   Operation 564 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 565 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_154, i8 %rk_addr" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 565 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_155, i8 %rk_addr_32" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 566 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%lshr_ln250_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_19, i32 1, i32 7" [clefia.c:250->clefia.c:346->clefia.c:399]   --->   Operation 567 'partselect' 'lshr_ln250_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%or_ln250_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln250_s" [clefia.c:250->clefia.c:346->clefia.c:399]   --->   Operation 568 'bitconcatenate' 'or_ln250_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_2_load_19" [clefia.c:251->clefia.c:346->clefia.c:399]   --->   Operation 569 'trunc' 'trunc_ln251' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_11 : Operation 570 [1/1] (0.00ns)   --->   "%lshr_ln251_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_20, i32 1, i32 7" [clefia.c:251->clefia.c:346->clefia.c:399]   --->   Operation 570 'partselect' 'lshr_ln251_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%or_ln251_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln251_s" [clefia.c:251->clefia.c:346->clefia.c:399]   --->   Operation 571 'bitconcatenate' 'or_ln251_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_2_load_20" [clefia.c:252->clefia.c:346->clefia.c:399]   --->   Operation 572 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_11 : Operation 573 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln250_s, i5 %lk_2_addr_27" [clefia.c:117]   --->   Operation 573 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 574 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln251_s, i5 %lk_2_addr_26" [clefia.c:117]   --->   Operation 574 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 575 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_172, i8 %rk_addr_48" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 575 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_173, i8 %rk_addr_49" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 576 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 577 [1/1] (0.00ns)   --->   "%lshr_ln252_2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_6, i32 1, i32 7" [clefia.c:252->clefia.c:352->clefia.c:399]   --->   Operation 577 'partselect' 'lshr_ln252_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%or_ln252_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252_3, i7 %lshr_ln252_2" [clefia.c:252->clefia.c:352->clefia.c:399]   --->   Operation 578 'bitconcatenate' 'or_ln252_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln253_3 = trunc i8 %lk_2_load_6" [clefia.c:253->clefia.c:352->clefia.c:399]   --->   Operation 579 'trunc' 'trunc_ln253_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%or_ln253_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_3, i7 %trunc_ln124_3" [clefia.c:253->clefia.c:352->clefia.c:399]   --->   Operation 580 'bitconcatenate' 'or_ln253_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln252_2, i5 %lk_2_addr_9" [clefia.c:117]   --->   Operation 581 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 582 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln253_2, i5 %lk_2_addr_8" [clefia.c:117]   --->   Operation 582 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 583 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_156, i8 %rk_addr_33" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 583 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_157, i8 %rk_addr_34" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 584 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%lshr_ln252_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_2_load_21, i32 1, i32 7" [clefia.c:252->clefia.c:346->clefia.c:399]   --->   Operation 585 'partselect' 'lshr_ln252_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%or_ln252_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln252_s" [clefia.c:252->clefia.c:346->clefia.c:399]   --->   Operation 586 'bitconcatenate' 'or_ln252_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_2_load_21" [clefia.c:253->clefia.c:346->clefia.c:399]   --->   Operation 587 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%or_ln253_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253, i7 %trunc_ln124" [clefia.c:253->clefia.c:346->clefia.c:399]   --->   Operation 588 'bitconcatenate' 'or_ln253_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_12 : Operation 589 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln252_s, i5 %lk_2_addr_25" [clefia.c:117]   --->   Operation 589 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 590 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln253_s, i5 %lk_2_addr_24" [clefia.c:117]   --->   Operation 590 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 591 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_174, i8 %rk_addr_50" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 591 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 592 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_175, i8 %rk_addr_51" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 592 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_7, i32 7" [clefia.c:255->clefia.c:352->clefia.c:399]   --->   Operation 593 'bitselect' 'tmp_42' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%or_ln255_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_12, i1 %tmp_42" [clefia.c:255->clefia.c:352->clefia.c:399]   --->   Operation 594 'bitconcatenate' 'or_ln255_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_8, i32 7" [clefia.c:256->clefia.c:352->clefia.c:399]   --->   Operation 595 'bitselect' 'tmp_43' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln256_3 = trunc i8 %lk_2_load_7" [clefia.c:256->clefia.c:352->clefia.c:399]   --->   Operation 596 'trunc' 'trunc_ln256_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (0.00ns)   --->   "%or_ln256_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256_3, i1 %tmp_43" [clefia.c:256->clefia.c:352->clefia.c:399]   --->   Operation 597 'bitconcatenate' 'or_ln256_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln257_3 = trunc i8 %lk_2_load_8" [clefia.c:257->clefia.c:352->clefia.c:399]   --->   Operation 598 'trunc' 'trunc_ln257_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln255_2, i5 %lk_2_addr_7" [clefia.c:117]   --->   Operation 599 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 600 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln256_2, i5 %lk_2_addr_6" [clefia.c:117]   --->   Operation 600 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 601 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_158, i8 %rk_addr_35" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 601 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 602 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_159, i8 %rk_addr_36" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 602 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_13 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_22, i32 7" [clefia.c:255->clefia.c:346->clefia.c:399]   --->   Operation 603 'bitselect' 'tmp_34' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%or_ln255_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 %tmp_34" [clefia.c:255->clefia.c:346->clefia.c:399]   --->   Operation 604 'bitconcatenate' 'or_ln255_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_13 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_23, i32 7" [clefia.c:256->clefia.c:346->clefia.c:399]   --->   Operation 605 'bitselect' 'tmp_35' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_13 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_2_load_22" [clefia.c:256->clefia.c:346->clefia.c:399]   --->   Operation 606 'trunc' 'trunc_ln256' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_13 : Operation 607 [1/1] (0.00ns)   --->   "%or_ln256_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_35" [clefia.c:256->clefia.c:346->clefia.c:399]   --->   Operation 607 'bitconcatenate' 'or_ln256_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_13 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_2_load_23" [clefia.c:257->clefia.c:346->clefia.c:399]   --->   Operation 608 'trunc' 'trunc_ln257' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_13 : Operation 609 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln255_s, i5 %lk_2_addr_23" [clefia.c:117]   --->   Operation 609 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 610 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln256_s, i5 %lk_2_addr_22" [clefia.c:117]   --->   Operation 610 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 611 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_176, i8 %rk_addr_52" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 611 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 612 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_177, i8 %rk_addr_53" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 612 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_9, i32 7" [clefia.c:257->clefia.c:352->clefia.c:399]   --->   Operation 613 'bitselect' 'tmp_44' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_14 : Operation 614 [1/1] (0.00ns)   --->   "%or_ln257_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257_3, i1 %tmp_44" [clefia.c:257->clefia.c:352->clefia.c:399]   --->   Operation 614 'bitconcatenate' 'or_ln257_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_14 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_10, i32 7" [clefia.c:258->clefia.c:352->clefia.c:399]   --->   Operation 615 'bitselect' 'tmp_45' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_14 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln258_3 = trunc i8 %lk_2_load_9" [clefia.c:258->clefia.c:352->clefia.c:399]   --->   Operation 616 'trunc' 'trunc_ln258_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_14 : Operation 617 [1/1] (0.00ns)   --->   "%or_ln258_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258_3, i1 %tmp_45" [clefia.c:258->clefia.c:352->clefia.c:399]   --->   Operation 617 'bitconcatenate' 'or_ln258_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_14 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln259_3 = trunc i8 %lk_2_load_10" [clefia.c:259->clefia.c:352->clefia.c:399]   --->   Operation 618 'trunc' 'trunc_ln259_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_14 : Operation 619 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln257_2, i5 %lk_2_addr_5" [clefia.c:117]   --->   Operation 619 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 620 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln258_2, i5 %lk_2_addr_4" [clefia.c:117]   --->   Operation 620 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 621 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_160, i8 %rk_addr_37" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 621 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 622 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_161, i8 %rk_addr_38" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 622 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_14 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_24, i32 7" [clefia.c:257->clefia.c:346->clefia.c:399]   --->   Operation 623 'bitselect' 'tmp_36' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_14 : Operation 624 [1/1] (0.00ns)   --->   "%or_ln257_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_36" [clefia.c:257->clefia.c:346->clefia.c:399]   --->   Operation 624 'bitconcatenate' 'or_ln257_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_14 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_25, i32 7" [clefia.c:258->clefia.c:346->clefia.c:399]   --->   Operation 625 'bitselect' 'tmp_37' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_14 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_2_load_24" [clefia.c:258->clefia.c:346->clefia.c:399]   --->   Operation 626 'trunc' 'trunc_ln258' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_14 : Operation 627 [1/1] (0.00ns)   --->   "%or_ln258_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_37" [clefia.c:258->clefia.c:346->clefia.c:399]   --->   Operation 627 'bitconcatenate' 'or_ln258_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_14 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_2_load_25" [clefia.c:259->clefia.c:346->clefia.c:399]   --->   Operation 628 'trunc' 'trunc_ln259' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_14 : Operation 629 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln257_s, i5 %lk_2_addr_21" [clefia.c:117]   --->   Operation 629 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 630 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln258_s, i5 %lk_2_addr_20" [clefia.c:117]   --->   Operation 630 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 631 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_178, i8 %rk_addr_54" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 631 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 632 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_179, i8 %rk_addr_55" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 632 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_11, i32 7" [clefia.c:259->clefia.c:352->clefia.c:399]   --->   Operation 633 'bitselect' 'tmp_46' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_15 : Operation 634 [1/1] (0.00ns)   --->   "%or_ln259_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259_3, i1 %tmp_46" [clefia.c:259->clefia.c:352->clefia.c:399]   --->   Operation 634 'bitconcatenate' 'or_ln259_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_15 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_12, i32 7" [clefia.c:260->clefia.c:352->clefia.c:399]   --->   Operation 635 'bitselect' 'tmp_47' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_15 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln260_3 = trunc i8 %lk_2_load_11" [clefia.c:260->clefia.c:352->clefia.c:399]   --->   Operation 636 'trunc' 'trunc_ln260_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_15 : Operation 637 [1/1] (0.00ns)   --->   "%or_ln260_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260_3, i1 %tmp_47" [clefia.c:260->clefia.c:352->clefia.c:399]   --->   Operation 637 'bitconcatenate' 'or_ln260_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_15 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln261_3 = trunc i8 %lk_2_load_12" [clefia.c:261->clefia.c:352->clefia.c:399]   --->   Operation 638 'trunc' 'trunc_ln261_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_15 : Operation 639 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln259_2, i5 %lk_2_addr_3" [clefia.c:117]   --->   Operation 639 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 640 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln260_2, i5 %lk_2_addr_2" [clefia.c:117]   --->   Operation 640 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 641 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_162, i8 %rk_addr_39" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 641 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 642 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_163, i8 %rk_addr_40" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 642 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_26, i32 7" [clefia.c:259->clefia.c:346->clefia.c:399]   --->   Operation 643 'bitselect' 'tmp_38' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_15 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln259_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_38" [clefia.c:259->clefia.c:346->clefia.c:399]   --->   Operation 644 'bitconcatenate' 'or_ln259_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_27, i32 7" [clefia.c:260->clefia.c:346->clefia.c:399]   --->   Operation 645 'bitselect' 'tmp_39' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_2_load_26" [clefia.c:260->clefia.c:346->clefia.c:399]   --->   Operation 646 'trunc' 'trunc_ln260' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_15 : Operation 647 [1/1] (0.00ns)   --->   "%or_ln260_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_39" [clefia.c:260->clefia.c:346->clefia.c:399]   --->   Operation 647 'bitconcatenate' 'or_ln260_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_15 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_2_load_27" [clefia.c:261->clefia.c:346->clefia.c:399]   --->   Operation 648 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_15 : Operation 649 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln259_s, i5 %lk_2_addr_19" [clefia.c:117]   --->   Operation 649 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 650 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln260_s, i5 %lk_2_addr_18" [clefia.c:117]   --->   Operation 650 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 651 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_180, i8 %rk_addr_56" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 651 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 652 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_181, i8 %rk_addr_57" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 652 'store' 'store_ln124' <Predicate = (!icmp_ln340 & !tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_13, i32 7" [clefia.c:261->clefia.c:352->clefia.c:399]   --->   Operation 653 'bitselect' 'tmp_48' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_16 : Operation 654 [1/1] (0.00ns)   --->   "%or_ln261_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261_3, i1 %tmp_48" [clefia.c:261->clefia.c:352->clefia.c:399]   --->   Operation 654 'bitconcatenate' 'or_ln261_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_16 : Operation 655 [1/1] (0.00ns)   --->   "%trunc_ln262_3 = trunc i8 %lk_2_load_13" [clefia.c:262->clefia.c:352->clefia.c:399]   --->   Operation 655 'trunc' 'trunc_ln262_3' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_16 : Operation 656 [1/1] (0.00ns)   --->   "%or_ln262_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262_3, i1 %tmp_49" [clefia.c:262->clefia.c:352->clefia.c:399]   --->   Operation 656 'bitconcatenate' 'or_ln262_2' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_16 : Operation 657 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln261_2, i5 %lk_2_addr_1" [clefia.c:117]   --->   Operation 657 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 658 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln262_2, i5 %lk_2_addr" [clefia.c:117]   --->   Operation 658 'store' 'store_ln117' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 659 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43.i251"   --->   Operation 659 'br' 'br_ln0' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 0.00>
ST_16 : Operation 660 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_164, i8 %rk_addr_41" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 660 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 661 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_165, i8 %rk_addr_42" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 661 'store' 'store_ln124' <Predicate = (!icmp_ln340 & tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_16 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_2_load_28, i32 7" [clefia.c:261->clefia.c:346->clefia.c:399]   --->   Operation 662 'bitselect' 'tmp_40' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_16 : Operation 663 [1/1] (0.00ns)   --->   "%or_ln261_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_40" [clefia.c:261->clefia.c:346->clefia.c:399]   --->   Operation 663 'bitconcatenate' 'or_ln261_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_16 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_2_load_28" [clefia.c:262->clefia.c:346->clefia.c:399]   --->   Operation 664 'trunc' 'trunc_ln262' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_16 : Operation 665 [1/1] (0.00ns)   --->   "%or_ln262_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_41" [clefia.c:262->clefia.c:346->clefia.c:399]   --->   Operation 665 'bitconcatenate' 'or_ln262_s' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_16 : Operation 666 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln261_s, i5 %lk_2_addr_17" [clefia.c:117]   --->   Operation 666 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 667 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %or_ln262_s, i5 %lk_2_addr_16" [clefia.c:117]   --->   Operation 667 'store' 'store_ln117' <Predicate = (!icmp_ln340 & tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43.i251"   --->   Operation 668 'br' 'br_ln0' <Predicate = (!icmp_ln340 & tmp)> <Delay = 0.00>
ST_16 : Operation 669 [1/1] (1.58ns)   --->   "%store_ln340 = store i4 %add_ln340, i4 %i" [clefia.c:340->clefia.c:399]   --->   Operation 669 'store' 'store_ln340' <Predicate = (!icmp_ln340)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 670 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_182, i8 %rk_addr_58" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 670 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 671 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_183, i8 %rk_addr_59" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 671 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 672 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_166, i8 %rk_addr_43" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 672 'store' 'store_ln124' <Predicate = (tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_17 : Operation 673 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_167, i8 %rk_addr_44" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 673 'store' 'store_ln124' <Predicate = (tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 18 <SV = 17> <Delay = 3.50>
ST_18 : Operation 674 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_184, i8 %rk_addr_60" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 674 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 675 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_185, i8 %rk_addr_61" [clefia.c:124->clefia.c:350->clefia.c:399]   --->   Operation 675 'store' 'store_ln124' <Predicate = (!tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end38.i248"   --->   Operation 676 'br' 'br_ln0' <Predicate = (!tmp & trunc_ln341)> <Delay = 0.00>
ST_18 : Operation 677 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_168, i8 %rk_addr_45" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 677 'store' 'store_ln124' <Predicate = (tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 678 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_169, i8 %rk_addr_46" [clefia.c:124->clefia.c:344->clefia.c:399]   --->   Operation 678 'store' 'store_ln124' <Predicate = (tmp & trunc_ln341)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_18 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i243"   --->   Operation 679 'br' 'br_ln0' <Predicate = (tmp & trunc_ln341)> <Delay = 0.00>
ST_18 : Operation 680 [1/1] (0.00ns)   --->   "%idx55_i230_load = load i8 %idx55_i230" [clefia.c:354->clefia.c:399]   --->   Operation 680 'load' 'idx55_i230_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 681 [1/1] (1.91ns)   --->   "%add_ln354 = add i8 %idx55_i230_load, i8 16" [clefia.c:354->clefia.c:399]   --->   Operation 681 'add' 'add_ln354' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 682 [1/1] (1.58ns)   --->   "%store_ln340 = store i8 %add_ln354, i8 %idx55_i230" [clefia.c:340->clefia.c:399]   --->   Operation 682 'store' 'store_ln340' <Predicate = true> <Delay = 1.58>
ST_18 : Operation 683 [1/1] (0.00ns)   --->   "%br_ln340 = br void %for.body13.i232" [clefia.c:340->clefia.c:399]   --->   Operation 683 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('i') [37]  (0 ns)
	'load' operation ('i', clefia.c:341->clefia.c:399) on local variable 'i' [74]  (0 ns)
	'add' operation ('add_ln121', clefia.c:121->clefia.c:348->clefia.c:399) [121]  (1.82 ns)
	'getelementptr' operation ('con192_addr', clefia.c:121->clefia.c:348->clefia.c:399) [123]  (0 ns)
	'load' operation ('con192_load_16', clefia.c:124->clefia.c:348->clefia.c:399) on array 'con192' [128]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_78', clefia.c:121->clefia.c:348->clefia.c:399) [141]  (1.82 ns)
	'getelementptr' operation ('con192_addr_17', clefia.c:121->clefia.c:348->clefia.c:399) [143]  (0 ns)
	'load' operation ('con192_load_18', clefia.c:124->clefia.c:348->clefia.c:399) on array 'con192' [148]  (3.25 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_80', clefia.c:121->clefia.c:348->clefia.c:399) [161]  (1.82 ns)
	'getelementptr' operation ('con192_addr_19', clefia.c:121->clefia.c:348->clefia.c:399) [163]  (0 ns)
	'load' operation ('con192_load_20', clefia.c:124->clefia.c:348->clefia.c:399) on array 'con192' [168]  (3.25 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_82', clefia.c:121->clefia.c:348->clefia.c:399) [181]  (1.82 ns)
	'getelementptr' operation ('con192_addr_21', clefia.c:121->clefia.c:348->clefia.c:399) [183]  (0 ns)
	'load' operation ('con192_load_22', clefia.c:124->clefia.c:348->clefia.c:399) on array 'con192' [188]  (3.25 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_84', clefia.c:121->clefia.c:348->clefia.c:399) [201]  (1.82 ns)
	'getelementptr' operation ('con192_addr_23', clefia.c:121->clefia.c:348->clefia.c:399) [203]  (0 ns)
	'load' operation ('con192_load_24', clefia.c:124->clefia.c:348->clefia.c:399) on array 'con192' [208]  (3.25 ns)

 <State 6>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln121_88', clefia.c:121->clefia.c:348->clefia.c:399) [221]  (1.82 ns)
	'getelementptr' operation ('con192_addr_25', clefia.c:121->clefia.c:348->clefia.c:399) [223]  (0 ns)
	'load' operation ('con192_load_26', clefia.c:124->clefia.c:348->clefia.c:399) on array 'con192' [228]  (3.25 ns)

 <State 7>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_62', clefia.c:121->clefia.c:342->clefia.c:399) [460]  (1.92 ns)
	'getelementptr' operation ('rk_addr_39', clefia.c:121->clefia.c:342->clefia.c:399) [462]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:342->clefia.c:399) of variable 'xor_ln124_130', clefia.c:124->clefia.c:342->clefia.c:399 on array 'rk' [466]  (3.25 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_89', clefia.c:121->clefia.c:348->clefia.c:399) [224]  (1.92 ns)
	'getelementptr' operation ('rk_addr_56', clefia.c:121->clefia.c:348->clefia.c:399) [226]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:348->clefia.c:399) of variable 'xor_ln124_148', clefia.c:124->clefia.c:348->clefia.c:399 on array 'rk' [230]  (3.25 ns)

 <State 9>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_93', clefia.c:121->clefia.c:348->clefia.c:399) [244]  (1.92 ns)
	'getelementptr' operation ('rk_addr_58', clefia.c:121->clefia.c:348->clefia.c:399) [246]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:348->clefia.c:399) of variable 'xor_ln124_150', clefia.c:124->clefia.c:348->clefia.c:399 on array 'rk' [250]  (3.25 ns)

 <State 10>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln121_97', clefia.c:121->clefia.c:348->clefia.c:399) [264]  (1.92 ns)
	'getelementptr' operation ('rk_addr_60', clefia.c:121->clefia.c:348->clefia.c:399) [266]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124->clefia.c:348->clefia.c:399) of variable 'xor_ln124_152', clefia.c:124->clefia.c:348->clefia.c:399 on array 'rk' [270]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln124', clefia.c:124->clefia.c:344->clefia.c:399) of variable 'xor_ln124_154', clefia.c:124->clefia.c:344->clefia.c:399 on array 'rk' [541]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln124', clefia.c:124->clefia.c:350->clefia.c:399) of variable 'xor_ln124_172', clefia.c:124->clefia.c:350->clefia.c:399 on array 'rk' [289]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln124', clefia.c:124->clefia.c:350->clefia.c:399) of variable 'xor_ln124_174', clefia.c:124->clefia.c:350->clefia.c:399 on array 'rk' [293]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln124', clefia.c:124->clefia.c:344->clefia.c:399) of variable 'xor_ln124_160', clefia.c:124->clefia.c:344->clefia.c:399 on array 'rk' [553]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln124', clefia.c:124->clefia.c:350->clefia.c:399) of variable 'xor_ln124_178', clefia.c:124->clefia.c:350->clefia.c:399 on array 'rk' [301]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln124', clefia.c:124->clefia.c:350->clefia.c:399) of variable 'xor_ln124_180', clefia.c:124->clefia.c:350->clefia.c:399 on array 'rk' [305]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln124', clefia.c:124->clefia.c:350->clefia.c:399) of variable 'xor_ln124_182', clefia.c:124->clefia.c:350->clefia.c:399 on array 'rk' [309]  (3.25 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	'load' operation ('idx55_i230_load', clefia.c:354->clefia.c:399) on local variable 'idx55_i230' [639]  (0 ns)
	'add' operation ('add_ln354', clefia.c:354->clefia.c:399) [640]  (1.92 ns)
	'store' operation ('store_ln340', clefia.c:340->clefia.c:399) of variable 'add_ln354', clefia.c:354->clefia.c:399 on local variable 'idx55_i230' [642]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
