[
    {
        "age": null,
        "album": "",
        "author": "/u/Emerson_Wallace_9272",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-15T18:29:28.057022+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-15T18:28:38+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><ul> <li><a href=\"https://linuxgizmos.com/milk-v-titan-brings-risc-v-performance-in-mini-itx-form-with-ultrarisc-ur-dp1000/\">Milk-V Titan Brings RISC-V Performance in Mini-ITX Form with UltraRISC UR-DP1000</a></li> <li><a href=\"https://milkv.io/titan\">product page</a></li> </ul> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Emerson_Wallace_9272\"> /u/Emerson_Wallace_9272 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1m0pn8p/new_miniitx_board_with_an_octacore_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1m0pn8p/new_miniitx_board_with_an_octacore_riscv/\">[comments]</a></span>",
        "id": 3172815,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1m0pn8p/new_miniitx_board_with_an_octacore_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "New mini-ITX board with an octacore RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/HighLevelAssembler",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-15T14:54:05.258649+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-15T13:59:01+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I have an 8 bay server case that fits ITX boards, curious about using a RISC-V board like the HiFive Unmatched. Pretty cheap and seems to be supported by FreeBSD.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/HighLevelAssembler\"> /u/HighLevelAssembler </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1m0ii6z/would_something_like_a_sifive_hifive_unmatched_be/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1m0ii6z/would_something_like_a_sifive_hifive_unmatched_be/\">[comments]</a></span>",
        "id": 3170766,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1m0ii6z/would_something_like_a_sifive_hifive_unmatched_be",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Would something like a SiFive HiFive Unmatched be suitible for a for a home server/NAS build? Unsure if these \"development\" boards are meant for \"production\" use.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/superkoning",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-15T11:36:56.755614+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-15T11:17:03+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1m0f2av/milkv_titan_eta_15_oct_2025_no_vextension_price/\"> <img src=\"https://external-preview.redd.it/3u5K5C-ox6XBUAwH-BMFSMCEglN7LHgSB5AT6vhMnWo.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=732a9ec4f4e9be226e481923b18ac6dfc1b43c07\" alt=\"Milk-V Titan, ETA 15 Oct 2025, no V-extension, price not mentioned (only discount coupon for sale)\" title=\"Milk-V Titan, ETA 15 Oct 2025, no V-extension, price not mentioned (only discount coupon for sale)\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>From the pictures on the twitter link</p> <p>Fully Compliant with RVA22</p> <p>Compliant with RVA23* (Excluding &quot;V&quot; Extension)</p> <p>&quot;Get $50 off for just $5&quot; but no price of the board itself</p> <p>The Milk-V Titan is expected to be available in 90 days.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/superkoning\"> /u/superkoning </a> <br/> <span><a href=\"https://x.com",
        "id": 3169118,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1m0f2av/milkv_titan_eta_15_oct_2025_no_vextension_price",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/3u5K5C-ox6XBUAwH-BMFSMCEglN7LHgSB5AT6vhMnWo.jpg?width=320&crop=smart&auto=webp&s=732a9ec4f4e9be226e481923b18ac6dfc1b43c07",
        "title": "Milk-V Titan, ETA 15 Oct 2025, no V-extension, price not mentioned (only discount coupon for sale)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/taichi730",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-15T08:21:59.748651+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-15T07:57:43+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/taichi730\"> /u/taichi730 </a> <br/> <span><a href=\"/r/u_taichi730/comments/1m0bu8a/riscv_core_written_in_veryl_lang/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1m0bv6s/riscv_core_written_in_veryl_lang/\">[comments]</a></span>",
        "id": 3167712,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1m0bv6s/riscv_core_written_in_veryl_lang",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V core written in Veryl lang",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/No_Positive_9354",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-15T01:54:05.569531+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-15T01:28:54+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi, guys, I am working on some study with operating systems on RISCV, but I found something confusing in the ISA manual, version 20240411.</p> <p>As we know, the code of a trap(exception and interrupt) is recognized from mcause or scause register. I found in section 3.1.15 in the document, that code 18 in mcause is &quot;Software Check&quot;, code 19 is &quot;Hardware Error&quot;, so as scause, stated in section 10.1.8.</p> <p>But in section 18.6.1, as &quot;H&quot; extension is added, the code 18 and 19 of trap is stated as &quot;Reserved&quot;, is it suggesting thar when &quot;H&quot; extension is implemented, the so-called &quot;Software Check&quot; and &quot;Hardware Error&quot; is no longer handled? If so, is it kind of strange, in compatibility design?</p> <p>Also, I have little clue about what &quot;Software Check&quot; means, could anyone give me some?</p> <p>Thanks a lot, for concerning, and replying.</p> </div><!-- SC_ON --> &#32; submitted ",
        "id": 3166191,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1m04rqc/riscv_trap_code_18_and_19_in_mcause_and_scause",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISCV trap code 18 and 19 in mcause and scause?",
        "vote": 0
    }
]