<stg><name>gemmBufferC<float, 2u, 2u, 10u>_Pipeline_VITIS_LOOP_119_8</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mat4, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i4 0, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc87:0 %n_1 = load i4 %n

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc87:1 %icmp_ln119 = icmp_eq  i4 %n_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc87:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc87:3 %add_ln119 = add i4 %n_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc87:4 %br_ln119 = br i1 %icmp_ln119, void %for.inc87.split, void %for.end93.exitStub

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="4">
<![CDATA[
for.inc87.split:0 %trunc_ln119 = trunc i4 %n_1

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="3">
<![CDATA[
for.inc87.split:3 %zext_ln124 = zext i3 %trunc_ln119

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:4 %l_bufferC_addr = getelementptr i32 %l_bufferC, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l_bufferC_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
for.inc87.split:5 %l_bufferC_load = load i3 %l_bufferC_addr

]]></Node>
<StgValue><ssdm name="l_bufferC_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:6 %l_bufferC_1_addr = getelementptr i32 %l_bufferC_1, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="l_bufferC_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
for.inc87.split:7 %l_bufferC_1_load = load i3 %l_bufferC_1_addr

]]></Node>
<StgValue><ssdm name="l_bufferC_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc87.split:12 %store_ln119 = store i4 %add_ln119, i4 %n

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.end93.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc87.split:1 %specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26

]]></Node>
<StgValue><ssdm name="specpipeline_ln120"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc87.split:2 %specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="3">
<![CDATA[
for.inc87.split:5 %l_bufferC_load = load i3 %l_bufferC_addr

]]></Node>
<StgValue><ssdm name="l_bufferC_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="3">
<![CDATA[
for.inc87.split:7 %l_bufferC_1_load = load i3 %l_bufferC_1_addr

]]></Node>
<StgValue><ssdm name="l_bufferC_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
for.inc87.split:8 %l_val_V = bitcast i32 %l_bufferC_load

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc87.split:9 %l_val_V_9 = bitcast i32 %l_bufferC_1_load

]]></Node>
<StgValue><ssdm name="l_val_V_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc87.split:10 %p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_9, i32 %l_val_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc87.split:11 %write_ln126 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_mat4, i64 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc87.split:13 %br_ln119 = br void %for.inc87

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="l_bufferC" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="l_bufferC"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="l_bufferC_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="l_bufferC_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="l_mat4" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="l_mat4"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="n" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="l_mat4" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="49" from="empty_11" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="54" from="empty_26" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="57" from="empty_26" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="58" from="empty_26" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="59" from="empty_26" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="64" from="empty_26" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="65" from="empty_26" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="6">
</dataflow>
<dataflow id="68" from="StgValue_50" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="n" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="72" from="n" to="n_1" fromId="5" toId="9">
</dataflow>
<dataflow id="73" from="n_1" to="icmp_ln119" fromId="9" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln119" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_78" to="empty" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_78" to="empty" fromId="78" toId="11">
</dataflow>
<dataflow id="82" from="n_1" to="add_ln119" fromId="9" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_83" to="add_ln119" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="icmp_ln119" to="br_ln119" fromId="10" toId="13">
</dataflow>
<dataflow id="86" from="n_1" to="trunc_ln119" fromId="9" toId="14">
</dataflow>
<dataflow id="87" from="trunc_ln119" to="zext_ln124" fromId="14" toId="15">
</dataflow>
<dataflow id="88" from="l_bufferC" to="l_bufferC_addr" fromId="40" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_89" to="l_bufferC_addr" fromId="89" toId="16">
</dataflow>
<dataflow id="91" from="zext_ln124" to="l_bufferC_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="92" from="l_bufferC_addr" to="l_bufferC_load" fromId="16" toId="17">
</dataflow>
<dataflow id="93" from="l_bufferC_1" to="l_bufferC_1_addr" fromId="41" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_89" to="l_bufferC_1_addr" fromId="89" toId="18">
</dataflow>
<dataflow id="95" from="zext_ln124" to="l_bufferC_1_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="96" from="l_bufferC_1_addr" to="l_bufferC_1_load" fromId="18" toId="19">
</dataflow>
<dataflow id="97" from="add_ln119" to="store_ln119" fromId="12" toId="20">
</dataflow>
<dataflow id="98" from="n" to="store_ln119" fromId="5" toId="20">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecPipeline" to="specpipeline_ln120" fromId="99" toId="21">
</dataflow>
<dataflow id="101" from="StgValue_66" to="specpipeline_ln120" fromId="66" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_50" to="specpipeline_ln120" fromId="50" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_50" to="specpipeline_ln120" fromId="50" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_50" to="specpipeline_ln120" fromId="50" toId="21">
</dataflow>
<dataflow id="105" from="empty_26" to="specpipeline_ln120" fromId="53" toId="21">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopName" to="specloopname_ln119" fromId="106" toId="22">
</dataflow>
<dataflow id="109" from="empty_15" to="specloopname_ln119" fromId="108" toId="22">
</dataflow>
<dataflow id="110" from="l_bufferC_addr" to="l_bufferC_load" fromId="16" toId="23">
</dataflow>
<dataflow id="111" from="l_bufferC_1_addr" to="l_bufferC_1_load" fromId="18" toId="24">
</dataflow>
<dataflow id="112" from="l_bufferC_load" to="l_val_V" fromId="23" toId="25">
</dataflow>
<dataflow id="113" from="l_bufferC_1_load" to="l_val_V_9" fromId="24" toId="26">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="p_Result_s" fromId="114" toId="27">
</dataflow>
<dataflow id="116" from="l_val_V_9" to="p_Result_s" fromId="26" toId="27">
</dataflow>
<dataflow id="117" from="l_val_V" to="p_Result_s" fromId="25" toId="27">
</dataflow>
<dataflow id="119" from="_ssdm_op_Write.ap_fifo.volatile.i64P0A" to="write_ln126" fromId="118" toId="28">
</dataflow>
<dataflow id="120" from="l_mat4" to="write_ln126" fromId="42" toId="28">
</dataflow>
<dataflow id="121" from="p_Result_s" to="write_ln126" fromId="27" toId="28">
</dataflow>
<dataflow id="122" from="icmp_ln119" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
