$date
	Fri Dec  2 11:26:28 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module spShiftReg_testbench $end
$var wire 10 ! parallelOut [9:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ serialIn $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 10 % parallelOut [9:0] $end
$var wire 1 # rst $end
$var wire 1 $ serialIn $end
$var reg 10 & data [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
x$
1#
0"
b0 !
$end
#5
1$
0#
1"
#10
0"
#15
b1 !
b1 %
b1 &
1"
#20
0"
#25
b11 !
b11 %
b11 &
1"
#30
0"
#35
0$
b111 !
b111 %
b111 &
1"
#40
0"
#45
1$
b1110 !
b1110 %
b1110 &
1"
#50
0"
#55
b11101 !
b11101 %
b11101 &
1"
#60
0"
#65
0$
b111011 !
b111011 %
b111011 &
1"
#70
0"
#75
b1110110 !
b1110110 %
b1110110 &
1"
#80
0"
#85
b11101100 !
b11101100 %
b11101100 &
1"
#90
0"
#95
1$
b111011000 !
b111011000 %
b111011000 &
1"
#100
0"
#105
0$
b1110110001 !
b1110110001 %
b1110110001 &
1"
#110
0"
#115
b1101100010 !
b1101100010 %
b1101100010 &
1"
#120
0"
#125
b1011000100 !
b1011000100 %
b1011000100 &
1"
