
/*******************************************************************************
    Verilog netlist generated by IPGEN Lattice Propel (64-bit)
    2.2.2206081127
    Soft IP Version: 1.1.2
    2023 09 25 15:51:48
*******************************************************************************/
/*******************************************************************************
    Wrapper Module generated per user settings.
*******************************************************************************/
module sysmem0 (ahbl_hclk_i,
        ahbl_hresetn_i,
        ahbl_s0_hsel_i,
        ahbl_s0_hready_i,
        ahbl_s0_haddr_i,
        ahbl_s0_hburst_i,
        ahbl_s0_hsize_i,
        ahbl_s0_hmastlock_i,
        ahbl_s0_hprot_i,
        ahbl_s0_htrans_i,
        ahbl_s0_hwrite_i,
        ahbl_s0_hwdata_i,
        ahbl_s0_hreadyout_o,
        ahbl_s0_hresp_o,
        ahbl_s0_hrdata_o,
        ahbl_s1_hsel_i,
        ahbl_s1_hready_i,
        ahbl_s1_haddr_i,
        ahbl_s1_hburst_i,
        ahbl_s1_hsize_i,
        ahbl_s1_hmastlock_i,
        ahbl_s1_hprot_i,
        ahbl_s1_htrans_i,
        ahbl_s1_hwrite_i,
        ahbl_s1_hwdata_i,
        ahbl_s1_hreadyout_o,
        ahbl_s1_hresp_o,
        ahbl_s1_hrdata_o) ;
    input ahbl_hclk_i ;
    input ahbl_hresetn_i ;
    input ahbl_s0_hsel_i ;
    input ahbl_s0_hready_i ;
    input [31:0] ahbl_s0_haddr_i ;
    input [2:0] ahbl_s0_hburst_i ;
    input [2:0] ahbl_s0_hsize_i ;
    input ahbl_s0_hmastlock_i ;
    input [3:0] ahbl_s0_hprot_i ;
    input [1:0] ahbl_s0_htrans_i ;
    input ahbl_s0_hwrite_i ;
    input [31:0] ahbl_s0_hwdata_i ;
    output ahbl_s0_hreadyout_o ;
    output ahbl_s0_hresp_o ;
    output [31:0] ahbl_s0_hrdata_o ;
    input ahbl_s1_hsel_i ;
    input ahbl_s1_hready_i ;
    input [31:0] ahbl_s1_haddr_i ;
    input [2:0] ahbl_s1_hburst_i ;
    input [2:0] ahbl_s1_hsize_i ;
    input ahbl_s1_hmastlock_i ;
    input [3:0] ahbl_s1_hprot_i ;
    input [1:0] ahbl_s1_htrans_i ;
    input ahbl_s1_hwrite_i ;
    input [31:0] ahbl_s1_hwdata_i ;
    output ahbl_s1_hreadyout_o ;
    output ahbl_s1_hresp_o ;
    output [31:0] ahbl_s1_hrdata_o ;
    parameter MEM_ID = "1.1.2" ;
    parameter TOTAL_TRAGEN_AXI = 2;

    generate
      if(TOTAL_TRAGEN_AXI==2) begin
        sysmem2 #(.MEM_ID(MEM_ID)) sysmem2_inst (.ahbl_s0_haddr_i(ahbl_s0_haddr_i),
              .ahbl_s0_hburst_i(ahbl_s0_hburst_i),
              .ahbl_s0_hprot_i(ahbl_s0_hprot_i),
              .ahbl_s0_hrdata_o(ahbl_s0_hrdata_o),
              .ahbl_s0_hsize_i(ahbl_s0_hsize_i),
              .ahbl_s0_htrans_i(ahbl_s0_htrans_i),
              .ahbl_s0_hwdata_i(ahbl_s0_hwdata_i),
              .ahbl_s1_haddr_i(ahbl_s1_haddr_i),
              .ahbl_s1_hburst_i(ahbl_s1_hburst_i),
              .ahbl_s1_hprot_i(ahbl_s1_hprot_i),
              .ahbl_s1_hrdata_o(ahbl_s1_hrdata_o),
              .ahbl_s1_hsize_i(ahbl_s1_hsize_i),
              .ahbl_s1_htrans_i(ahbl_s1_htrans_i),
              .ahbl_s1_hwdata_i(ahbl_s1_hwdata_i),
              .ahbl_hclk_i(ahbl_hclk_i), .ahbl_hresetn_i(ahbl_hresetn_i),
              .ahbl_s0_hmastlock_i(ahbl_s0_hmastlock_i),
              .ahbl_s0_hready_i(ahbl_s0_hready_i),
              .ahbl_s0_hreadyout_o(ahbl_s0_hreadyout_o),
              .ahbl_s0_hresp_o(ahbl_s0_hresp_o),
              .ahbl_s0_hsel_i(ahbl_s0_hsel_i), .ahbl_s0_hwrite_i(ahbl_s0_hwrite_i),
              .ahbl_s1_hmastlock_i(ahbl_s1_hmastlock_i),
              .ahbl_s1_hready_i(ahbl_s1_hready_i),
              .ahbl_s1_hreadyout_o(ahbl_s1_hreadyout_o),
              .ahbl_s1_hresp_o(ahbl_s1_hresp_o),
              .ahbl_s1_hsel_i(ahbl_s1_hsel_i),
              .ahbl_s1_hwrite_i(ahbl_s1_hwrite_i));
      end else if (TOTAL_TRAGEN_AXI==3) begin
        sysmem3 #(.MEM_ID(MEM_ID)) sysmem3_inst (.ahbl_s0_haddr_i(ahbl_s0_haddr_i),
              .ahbl_s0_hburst_i(ahbl_s0_hburst_i),
              .ahbl_s0_hprot_i(ahbl_s0_hprot_i),
              .ahbl_s0_hrdata_o(ahbl_s0_hrdata_o),
              .ahbl_s0_hsize_i(ahbl_s0_hsize_i),
              .ahbl_s0_htrans_i(ahbl_s0_htrans_i),
              .ahbl_s0_hwdata_i(ahbl_s0_hwdata_i),
              .ahbl_s1_haddr_i(ahbl_s1_haddr_i),
              .ahbl_s1_hburst_i(ahbl_s1_hburst_i),
              .ahbl_s1_hprot_i(ahbl_s1_hprot_i),
              .ahbl_s1_hrdata_o(ahbl_s1_hrdata_o),
              .ahbl_s1_hsize_i(ahbl_s1_hsize_i),
              .ahbl_s1_htrans_i(ahbl_s1_htrans_i),
              .ahbl_s1_hwdata_i(ahbl_s1_hwdata_i),
              .ahbl_hclk_i(ahbl_hclk_i), .ahbl_hresetn_i(ahbl_hresetn_i),
              .ahbl_s0_hmastlock_i(ahbl_s0_hmastlock_i),
              .ahbl_s0_hready_i(ahbl_s0_hready_i),
              .ahbl_s0_hreadyout_o(ahbl_s0_hreadyout_o),
              .ahbl_s0_hresp_o(ahbl_s0_hresp_o),
              .ahbl_s0_hsel_i(ahbl_s0_hsel_i), .ahbl_s0_hwrite_i(ahbl_s0_hwrite_i),
              .ahbl_s1_hmastlock_i(ahbl_s1_hmastlock_i),
              .ahbl_s1_hready_i(ahbl_s1_hready_i),
              .ahbl_s1_hreadyout_o(ahbl_s1_hreadyout_o),
              .ahbl_s1_hresp_o(ahbl_s1_hresp_o),
              .ahbl_s1_hsel_i(ahbl_s1_hsel_i),
              .ahbl_s1_hwrite_i(ahbl_s1_hwrite_i));
      end else if (TOTAL_TRAGEN_AXI==4) begin
        sysmem4 #(.MEM_ID(MEM_ID)) sysmem4_inst (.ahbl_s0_haddr_i(ahbl_s0_haddr_i),
              .ahbl_s0_hburst_i(ahbl_s0_hburst_i),
              .ahbl_s0_hprot_i(ahbl_s0_hprot_i),
              .ahbl_s0_hrdata_o(ahbl_s0_hrdata_o),
              .ahbl_s0_hsize_i(ahbl_s0_hsize_i),
              .ahbl_s0_htrans_i(ahbl_s0_htrans_i),
              .ahbl_s0_hwdata_i(ahbl_s0_hwdata_i),
              .ahbl_s1_haddr_i(ahbl_s1_haddr_i),
              .ahbl_s1_hburst_i(ahbl_s1_hburst_i),
              .ahbl_s1_hprot_i(ahbl_s1_hprot_i),
              .ahbl_s1_hrdata_o(ahbl_s1_hrdata_o),
              .ahbl_s1_hsize_i(ahbl_s1_hsize_i),
              .ahbl_s1_htrans_i(ahbl_s1_htrans_i),
              .ahbl_s1_hwdata_i(ahbl_s1_hwdata_i),
              .ahbl_hclk_i(ahbl_hclk_i), .ahbl_hresetn_i(ahbl_hresetn_i),
              .ahbl_s0_hmastlock_i(ahbl_s0_hmastlock_i),
              .ahbl_s0_hready_i(ahbl_s0_hready_i),
              .ahbl_s0_hreadyout_o(ahbl_s0_hreadyout_o),
              .ahbl_s0_hresp_o(ahbl_s0_hresp_o),
              .ahbl_s0_hsel_i(ahbl_s0_hsel_i), .ahbl_s0_hwrite_i(ahbl_s0_hwrite_i),
              .ahbl_s1_hmastlock_i(ahbl_s1_hmastlock_i),
              .ahbl_s1_hready_i(ahbl_s1_hready_i),
              .ahbl_s1_hreadyout_o(ahbl_s1_hreadyout_o),
              .ahbl_s1_hresp_o(ahbl_s1_hresp_o),
              .ahbl_s1_hsel_i(ahbl_s1_hsel_i),
              .ahbl_s1_hwrite_i(ahbl_s1_hwrite_i));
      end
    endgenerate;
endmodule