Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Sep 30 16:12:34 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Checking platform address map ...

Checking platform configuration ...

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:504 - (GLOBAL) - atleast 1 toplevel output/input needs to be
   defined!
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 3.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile
C:/software/electronica/xilinx/14.1/ISE_DS/ISE/xilinx/data/fpga.flw into working
directory U:/hlocal/implementation 

Using Flow File: U:/hlocal/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "U:/hlocal/implementation/system.ngc" ...
Loading design module "U:/hlocal/implementation/system.ngc"...
WARNING:NgdBuild:578 - Design contains no instances.
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
ERROR:NgdBuild:605 - logical root block 'system' with type 'system' is
   unexpanded. Symbol 'system' is not supported in target 'spartan3'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   1

Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   2 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Assigned Driver cpu 1.13.a for instance microblaze_0
microblaze_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver generic 1.00.a for instance plb_v46_0
plb_v46_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
bram_block_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
Assigned Driver uartlite 2.00.a for instance xps_uartlite_0
xps_uartlite_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_uartlite, INSTANCE: xps_uartlite_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_0
xps_gpio_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver gpio 3.00.a for instance xps_gpio_1
xps_gpio_1 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_1, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_gpio, INSTANCE: xps_gpio_1, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 3.01.a for instance xps_bram_if_cntlr_0
xps_bram_if_cntlr_0 has been added to the project
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_bram_if_cntlr, INSTANCE: xps_bram_if_cntlr_0, PARAMETER: C_SPLB_NATIVE_DWIDTH - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_uartlite_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_bram_if_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance plb_v46_0 port PLB_Clk external with net as port name
Instance plb_v46_0 port PLB_Clk connector undefined, using plb_v46_0_PLB_Clk
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_uartlite_0 port RX external with net as port name
Instance xps_uartlite_0 port RX connector undefined, using xps_uartlite_0_RX
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance xps_uartlite_0 port TX external with net as port name
Instance xps_uartlite_0 port TX connector undefined, using xps_uartlite_0_TX
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_uartlite (xps_uartlite_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 22 
WARNING:EDK:3967 - xps_gpio (xps_gpio_1) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 37 
WARNING:EDK:3967 - xps_bram_if_cntlr (xps_bram_if_cntlr_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - U:\hlocal\system.mhs line 44 
WARNING:EDK:2191 - Processor microblaze_0 has no memory mapped at its reset vector. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - short length caused truncation
ERROR:EDK - short length caused truncation
WARNING:EDK:2137 - Peripheral xps_gpio_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_gpio_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
ERROR:EDK:4056 - INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff and INST:xps_gpio_0 BASEADDR-HIGHADDR:0000000000-0x0000ffff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Make instance plb_v46_0 port SYS_Rst external with net as port name
Instance plb_v46_0 port SYS_Rst connector undefined, using plb_v46_0_SYS_Rst
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Sep 30 16:58:32 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 30 16:59:05 2019
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:3371 - Conversion to XML failed.
make: *** [SDK\SDK_Export\hw/system.xml] Error 64
Done!

********************************************************************************
At Local date and time: Mon Sep 30 17:11:01 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 30 17:11:50 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Sep 30 17:16:06 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure
   "::hw_microblaze_v8_30_a::check_syslevel_settings" line 26
   microblaze_0 (microblaze) - The RESET or MB_RESET signal is not connected.
   MicroBlaze cannot work without a correct reset input. 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Mon Sep 30 17:27:13 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 30 17:27:25 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 30 17:41:58 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 30 17:44:14 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
Generated Addresses Successfully
Make instance microblaze_0 port MB_RESET external with net as port name
Instance microblaze_0 port MB_RESET connector undefined, using microblaze_0_MB_RESET

********************************************************************************
At Local date and time: Mon Sep 30 17:49:33 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 30 17:54:56 2019
 make -f system.make download started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Mon Sep 30 17:57:18 2019
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 

INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_plb' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: MB_RESET, CONNECTOR: microblaze_0_MB_RESET - No driver
   found. Port will be driven to GND - U:\hlocal\system.mhs line 18 
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
ERROR:EDK:4197 - SIGNAL: plb_v46_0_PLB_Clk - multiple drivers found:
   PORT:Clk_pin - U:\hlocal\system.mhs line 5!
   PORT:Clk_plb - U:\hlocal\system.mhs line 9!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_microblaze_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Oct 07 12:23:13 2019
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable
   is set to '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
   INFO:Security:71 - If a license for part 'xc3s1000' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse U:/hlocal/PR2_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) xps_gpio_1	plb_v46_0
  (0x81420000-0x8142ffff) xps_gpio_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \plb_v46_v1_05_a\data\plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \bram_block_v1_00_a\data\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_uartlite_v1_02_a\data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_gpio_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \xps_gpio_v2_00_a\data\xps_gpio_v2_1_0.mpd line 81 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 - U:\hlocal\PR2_SE\system.mhs line 28 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 - U:\hlocal\PR2_SE\system.mhs line 13 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
INSTANCE:plb_v46_0 - U:\hlocal\PR2_SE\system.mhs line 21 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:bram_block_0 - U:\hlocal\PR2_SE\system.mhs line 28 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_uartlite_0 - U:\hlocal\PR2_SE\system.mhs line 34 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_0 - U:\hlocal\PR2_SE\system.mhs line 46 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_gpio_1 - U:\hlocal\PR2_SE\system.mhs line 56 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_bram_if_cntlr_0 - U:\hlocal\PR2_SE\system.mhs line 66 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
U:\hlocal\PR2_SE\system.mhs line 13 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe
-p xc3s1000ft256-5 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"U:/hlocal/PR2_SE/implementation/microblaze_0_wrapper/system_microblaze_0_wrappe
r.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 254.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: U:/hlocal/PR2_SE/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/PR2_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/PR2_SE/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/PR2_SE/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "U:/hlocal/PR2_SE/implementation/system.ngc" ...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_bram_block_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_uartlite_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_gpio_1_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_bram_if_cntlr_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<0> LOC=P12;> [system.ucf(17)]:
   NET "DIPSW<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<0> LOC=P12;> [system.ucf(17)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<1> LOC=J1;> [system.ucf(18)]:
   NET "DIPSW<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<1> LOC=J1;> [system.ucf(18)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<2> LOC=H1;> [system.ucf(19)]:
   NET "DIPSW<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<2> LOC=H1;> [system.ucf(19)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<3> LOC=H3;> [system.ucf(20)]:
   NET "DIPSW<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<3> LOC=H3;> [system.ucf(20)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<4> LOC=G2;> [system.ucf(21)]:
   NET "DIPSW<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<4> LOC=G2;> [system.ucf(21)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<5> LOC=K15;> [system.ucf(22)]:
   NET "DIPSW<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<5> LOC=K15;> [system.ucf(22)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<6> LOC=K16;> [system.ucf(23)]:
   NET "DIPSW<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<6> LOC=K16;> [system.ucf(23)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET DIPSW<7> LOC=F15;> [system.ucf(24)]:
   NET "DIPSW<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DIPSW<7> LOC=F15;> [system.ucf(24)]' could not be found and so the
   Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<0>" float;> [system.ucf(25)]:
   NET "DIPSW<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<1>" float;> [system.ucf(26)]:
   NET "DIPSW<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<2>" float;> [system.ucf(27)]:
   NET "DIPSW<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<3>" float;> [system.ucf(28)]:
   NET "DIPSW<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<4>" float;> [system.ucf(29)]:
   NET "DIPSW<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<5>" float;> [system.ucf(30)]:
   NET "DIPSW<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<6>" float;> [system.ucf(31)]:
   NET "DIPSW<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

ERROR:ConstraintSystem:59 - Constraint <NET "DIPSW<7>" float;> [system.ucf(32)]:
   NET "DIPSW<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    16
  Number of warnings:  13

Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   13 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:32:01 2019
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: U:/hlocal/PR2_SE/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/PR2_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/PR2_SE/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/PR2_SE/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "U:/hlocal/PR2_SE/implementation/system.ngc" ...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_bram_block_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_uartlite_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_gpio_1_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_bram_if_cntlr_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  13 sec
Total CPU time to NGDBUILD completion:   13 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d9baf320) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d9baf320) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d9baf320) REAL time: 6 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:9c49d570) REAL time: 7 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9c49d570) REAL time: 7 secs 

Phase 6.4  Local Placement Optimization
....................................................
Phase 6.4  Local Placement Optimization (Checksum:9c49d570) REAL time: 8 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:9c49d570) REAL time: 8 secs 

Phase 8.8  Global Placement
........................................
...................
.......................................................................................................................................
...................
Phase 8.8  Global Placement (Checksum:bfbaaeb8) REAL time: 11 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:bfbaaeb8) REAL time: 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bfbaaeb8) REAL time: 12 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:b6f3778d) REAL time: 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:b6f3778d) REAL time: 20 secs 

Total REAL time to Placer completion: 20 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,172 out of  15,360    7
  Number of 4 input LUTs:             2,230 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,519 out of   7,680   19
    Number of Slices containing only related logic:   1,519 out of   1,519 100
    Number of Slices containing unrelated logic:          0 out of   1,519   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,271 out of  15,360   14
    Number used as logic:             1,746
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     173   11
    IOB Flip Flops:                      20
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4551 MB
Total REAL time to MAP completion:  21 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  20 out of 173    11
      Number of LOCed IOBs                  20 out of 20    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1519 out of 7680   19
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12684 unrouted;      REAL time: 3 secs 

Phase  2  : 11069 unrouted;      REAL time: 4 secs 

Phase  3  : 3704 unrouted;      REAL time: 5 secs 

Phase  4  : 3970 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 14 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 36 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 36 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 37 secs 

Total REAL time to Router completion: 37 secs 
Total CPU time to Router completion: 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1271 |  0.433     |  1.046      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.549ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.545ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 38 secs 
Total CPU time to PAR completion: 36 secs 

Peak Memory Usage:  4505 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Oct 07 12:33:22 2019
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Mon Oct 07 12:33:25 2019

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:34:01 2019
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\software\electronica\xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores
   \microblaze_v8_30_a\data\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_gpio_0.jpg.....
Rasterizing xps_gpio_1.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:34:14 2019
 xsdk.exe -hwspec U:\hlocal\PR2_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:36:44 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:36:49 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:37:28 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR2_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR2_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Oct 07 12:40:11 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Oct 07 12:40:25 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:40:31 2019
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 12:40:31 2019
 xsdk.exe -hwspec U:\hlocal\PR2_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Oct 07 16:25:27 2019
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: U:/hlocal/PR2_SE/implementation/fpga.flw 
Using Option File(s): 
 U:/hlocal/PR2_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"U:/hlocal/PR2_SE/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line:
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-p xc3s1000ft256-5 -nt timestamp -bm system.bmm
U:/hlocal/PR2_SE/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "U:/hlocal/PR2_SE/implementation/system.ngc" ...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_microblaze_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_bram_block_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_uartlite_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_gpio_0_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_gpio_1_wrapper.ngc"...
Loading design module
"U:/hlocal/PR2_SE/implementation/system_xps_bram_if_cntlr_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  14 sec
Total CPU time to NGDBUILD completion:   13 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 5 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b26b0c0c) REAL time: 6 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b26b0c0c) REAL time: 6 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b26b0c0c) REAL time: 6 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:74f9ee5c) REAL time: 7 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:74f9ee5c) REAL time: 7 secs 

Phase 6.4  Local Placement Optimization
..................................
Phase 6.4  Local Placement Optimization (Checksum:74f9ee5c) REAL time: 8 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:74f9ee5c) REAL time: 8 secs 

Phase 8.8  Global Placement
.....................................................................................
......................................
..................................................................................................................................................
.....................................................
...........................................................................
Phase 8.8  Global Placement (Checksum:dce56f26) REAL time: 13 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:dce56f26) REAL time: 13 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:dce56f26) REAL time: 13 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7cab944e) REAL time: 19 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7cab944e) REAL time: 19 secs 

Total REAL time to Placer completion: 19 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,172 out of  15,360    7
  Number of 4 input LUTs:             2,230 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,502 out of   7,680   19
    Number of Slices containing only related logic:   1,502 out of   1,502 100
    Number of Slices containing unrelated logic:          0 out of   1,502   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,271 out of  15,360   14
    Number used as logic:             1,746
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     100

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 20 out of     173   11
    IOB Flip Flops:                      20
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                4.07

Peak Memory Usage:  4548 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  20 out of 173    11
      Number of LOCed IOBs                  20 out of 20    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1502 out of 7680   19
      Number of SLICEMs                    252 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12638 unrouted;      REAL time: 3 secs 

Phase  2  : 11083 unrouted;      REAL time: 4 secs 

Phase  3  : 3947 unrouted;      REAL time: 5 secs 

Phase  4  : 4273 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 29 secs 

Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1252 |  0.502     |  1.113      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.612ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.628ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 28 secs 

Peak Memory Usage:  4503 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3
-xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Mon Oct 07 16:26:43 2019
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/software/electronica/xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with
local file
<C:/software/electronica/xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\software\electronica\xilinx\14.1\ISE_DS\ISE\;C:\software\electronica\xilinx\1
4.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Mon Oct 07 16:26:46 2019

Running DRC.
DRC detected 0 errors and 0 warnings.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@fdilicencias1.fdi.ucm.es;2100@fdilicencias1.fdi.ucm.es'.
INFO:Security:54 - 'xc3s1000' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Oct 07 16:29:11 2019
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Mon Oct 07 16:29:11 2019
 xsdk.exe -hwspec U:\hlocal\PR2_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR2_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR2_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Oct 21 17:20:32 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Mon Oct 21 17:20:45 2019
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Oct 21 17:20:45 2019
 xsdk.exe -hwspec C:\hlocal\PR2_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Mon Oct 21 17:31:44 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\hlocal\PR2_SE\etc\system.filters
Done writing Tab View settings to:
	C:\hlocal\PR2_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Oct 30 15:01:04 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Oct 30 15:01:18 2019
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Oct 30 15:01:18 2019
 xsdk.exe -hwspec U:\hlocal\PR2_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Nov 06 13:51:41 2019
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Nov 06 13:51:48 2019
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Nov 06 13:51:48 2019
 xsdk.exe -hwspec U:\hlocal\PR2_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

xps_gpio_1 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   leds
xps_gpio_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   switches
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR2_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR2_SE\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR2_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR2_SE\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR2_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR2_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR5_SE\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR5_SE\etc\system.gui
Assigned Driver teclado 1.00.a for instance teclado_0
teclado_0 has been added to the project
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral teclado_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:teclado_0 BASEADDR-HIGHADDR:0000000000-0x00003fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
ERROR:EDK:4056 - INST:teclado_0 BASEADDR-HIGHADDR:0000000000-0x00003fff and INST:xps_bram_if_cntlr_0 BASEADDR-HIGHADDR:0000000000-0x00007fff - address space overlap!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Make instance teclado_0 port S external with net as port name
Instance teclado_0 port S connector undefined, using teclado_0_S
Make instance teclado_0 port R external with net as port name
Instance teclado_0 port R connector undefined, using teclado_0_R
Overriding Xilinx file <TextEditor.cfg> with local file <C:/software/electronica/xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	U:\hlocal\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	U:\hlocal\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Jan 25 12:36:06 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 12 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 27 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 33 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 45 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 27 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 20 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Sat Jan 25 12:38:19 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 46 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 21 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:525 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 144. Generic S must be of mode in.
ERROR:HDLParsers:3010 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 231. Entity teclado does not exist.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Undefined symbol 'C_BASEADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. C_BASEADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Undefined symbol 'C_HIGHADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. C_HIGHADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Undefined symbol 'SLV64_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. SLV64_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 242. Undefined symbol 'USER_SLV_BASEADDR'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 243. Undefined symbol 'USER_SLV_HIGHADDR'.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Undefined symbol 'INTEGER_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. INTEGER_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:842 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 254. The type of the element in aggregate does not correspond to any array type.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Undefined symbol 'C_SPLB_NATIVE_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. C_SPLB_NATIVE_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Deferred constant are allowed only in packages.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 269. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'calc_start_ce_index'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. calc_start_ce_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'IPIF_ARD_NUM_CE_ARRAY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. IPIF_ARD_NUM_CE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3313 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Undefined symbol 'USER_SLV_CE_INDEX'.  Should it be: USER_SLV_Cs_INDEX?
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. USER_SLV_CE_INDEX: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. Undefined symbol 'IPIF_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. IPIF_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. Undefined symbol 'C_SPLB_AWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. C_SPLB_AWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 292. Undefined symbol 'IPIF_ARD_ADDR_RANGE_ARRAY'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. Undefined symbol 'calc_num_ce'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. calc_num_ce: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. Undefined symbol 'USER_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. USER_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 310. IPIF_ARD_ADDR_RANGE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. Undefined symbol 'C_SPLB_P2P'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. C_SPLB_P2P: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. Undefined symbol 'C_SPLB_MID_WIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. C_SPLB_MID_WIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. Undefined symbol 'C_SPLB_NUM_MASTERS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. C_SPLB_NUM_MASTERS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. Undefined symbol 'C_SPLB_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. C_SPLB_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. Undefined symbol 'C_INCLUDE_DPHASE_TIMER'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. C_INCLUDE_DPHASE_TIMER: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. Undefined symbol 'C_FAMILY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. C_FAMILY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. Undefined symbol 'SPLB_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. SPLB_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. Undefined symbol 'SPLB_Rst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. SPLB_Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. Undefined symbol 'PLB_ABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. PLB_ABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. Undefined symbol 'PLB_UABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. PLB_UABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. Undefined symbol 'PLB_PAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. PLB_PAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. Undefined symbol 'PLB_SAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. PLB_SAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. Undefined symbol 'PLB_rdPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. PLB_rdPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. Undefined symbol 'PLB_wrPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. PLB_wrPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. Undefined symbol 'PLB_masterID'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. PLB_masterID: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. Undefined symbol 'PLB_abort'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. PLB_abort: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. Undefined symbol 'PLB_busLock'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. PLB_busLock: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. Undefined symbol 'PLB_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. PLB_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. Undefined symbol 'PLB_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. PLB_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. Undefined symbol 'PLB_MSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. PLB_MSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. Undefined symbol 'PLB_size'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. PLB_size: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. Undefined symbol 'PLB_type'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. PLB_type: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. Undefined symbol 'PLB_lockErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. PLB_lockErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. Undefined symbol 'PLB_wrDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. PLB_wrDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. Undefined symbol 'PLB_wrBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. PLB_wrBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. Undefined symbol 'PLB_rdBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. PLB_rdBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. Undefined symbol 'PLB_wrPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. PLB_wrPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. Undefined symbol 'PLB_rdPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. PLB_rdPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. Undefined symbol 'PLB_wrPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. PLB_wrPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. Undefined symbol 'PLB_rdPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. PLB_rdPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. Undefined symbol 'PLB_reqPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. PLB_reqPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. Undefined symbol 'PLB_TAttribute'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. PLB_TAttribute: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Undefined symbol 'Sl_addrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Sl_addrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Undefined symbol 'Sl_SSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Sl_SSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Undefined symbol 'Sl_wait'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Sl_wait: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Undefined symbol 'Sl_rearbitrate'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Sl_rearbitrate: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Undefined symbol 'Sl_wrDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Sl_wrDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Undefined symbol 'Sl_wrComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Sl_wrComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Undefined symbol 'Sl_wrBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Sl_wrBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Undefined symbol 'Sl_rdDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Sl_rdDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Undefined symbol 'Sl_rdWdAddr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Sl_rdWdAddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Undefined symbol 'Sl_rdDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Sl_rdDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Undefined symbol 'Sl_rdComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Sl_rdComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Undefined symbol 'Sl_rdBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Sl_rdBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Undefined symbol 'Sl_MBusy'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Sl_MBusy: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Undefined symbol 'Sl_MWrErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Sl_MWrErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Undefined symbol 'Sl_MRdErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Sl_MRdErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Undefined symbol 'Sl_MIRQ'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Sl_MIRQ: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. Undefined symbol 'ipif_Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. ipif_Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. Undefined symbol 'ipif_Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. ipif_Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. Undefined symbol 'ipif_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. ipif_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. Undefined symbol 'ipif_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. ipif_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. Undefined symbol 'ipif_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. ipif_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. Undefined symbol 'ipif_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. ipif_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. Undefined symbol 'ipif_Bus2IP_Addr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. ipif_Bus2IP_Addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. Undefined symbol 'ipif_Bus2IP_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. ipif_Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. Undefined symbol 'ipif_Bus2IP_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. ipif_Bus2IP_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. Undefined symbol 'ipif_Bus2IP_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. ipif_Bus2IP_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. Undefined symbol 'ipif_Bus2IP_CS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. ipif_Bus2IP_CS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. Undefined symbol 'ipif_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. ipif_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. Undefined symbol 'ipif_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. ipif_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. Undefined symbol 'S'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. Undefined symbol 'R'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. R: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. Undefined symbol 'user_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. user_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. Undefined symbol 'user_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. user_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. Undefined symbol 'user_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. user_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. Undefined symbol 'user_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. user_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. Undefined symbol 'user_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. user_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. Undefined symbol 'user_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. user_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. Undefined symbol 'USER_CE_INDEX'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. USER_CE_INDEX: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Blanzas\Desktop\PR5_SE\synthesis\system_teclado_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Sat Jan 25 12:39:18 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 21 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 46 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:525 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 144. Generic S must be of mode in.
ERROR:HDLParsers:3010 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 231. Entity teclado does not exist.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Undefined symbol 'C_BASEADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. C_BASEADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Undefined symbol 'C_HIGHADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. C_HIGHADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Undefined symbol 'SLV64_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. SLV64_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 242. Undefined symbol 'USER_SLV_BASEADDR'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 243. Undefined symbol 'USER_SLV_HIGHADDR'.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Undefined symbol 'INTEGER_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. INTEGER_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:842 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 254. The type of the element in aggregate does not correspond to any array type.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Undefined symbol 'C_SPLB_NATIVE_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. C_SPLB_NATIVE_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Deferred constant are allowed only in packages.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 269. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'calc_start_ce_index'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. calc_start_ce_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'IPIF_ARD_NUM_CE_ARRAY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. IPIF_ARD_NUM_CE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3313 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Undefined symbol 'USER_SLV_CE_INDEX'.  Should it be: USER_SLV_Cs_INDEX?
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. USER_SLV_CE_INDEX: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. Undefined symbol 'IPIF_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. IPIF_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. Undefined symbol 'C_SPLB_AWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. C_SPLB_AWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 292. Undefined symbol 'IPIF_ARD_ADDR_RANGE_ARRAY'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. Undefined symbol 'calc_num_ce'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. calc_num_ce: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. Undefined symbol 'USER_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. USER_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 310. IPIF_ARD_ADDR_RANGE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. Undefined symbol 'C_SPLB_P2P'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. C_SPLB_P2P: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. Undefined symbol 'C_SPLB_MID_WIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. C_SPLB_MID_WIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. Undefined symbol 'C_SPLB_NUM_MASTERS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. C_SPLB_NUM_MASTERS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. Undefined symbol 'C_SPLB_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. C_SPLB_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. Undefined symbol 'C_INCLUDE_DPHASE_TIMER'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. C_INCLUDE_DPHASE_TIMER: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. Undefined symbol 'C_FAMILY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. C_FAMILY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. Undefined symbol 'SPLB_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. SPLB_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. Undefined symbol 'SPLB_Rst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. SPLB_Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. Undefined symbol 'PLB_ABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. PLB_ABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. Undefined symbol 'PLB_UABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. PLB_UABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. Undefined symbol 'PLB_PAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. PLB_PAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. Undefined symbol 'PLB_SAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. PLB_SAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. Undefined symbol 'PLB_rdPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. PLB_rdPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. Undefined symbol 'PLB_wrPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. PLB_wrPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. Undefined symbol 'PLB_masterID'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. PLB_masterID: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. Undefined symbol 'PLB_abort'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. PLB_abort: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. Undefined symbol 'PLB_busLock'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. PLB_busLock: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. Undefined symbol 'PLB_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. PLB_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. Undefined symbol 'PLB_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. PLB_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. Undefined symbol 'PLB_MSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. PLB_MSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. Undefined symbol 'PLB_size'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. PLB_size: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. Undefined symbol 'PLB_type'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. PLB_type: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. Undefined symbol 'PLB_lockErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. PLB_lockErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. Undefined symbol 'PLB_wrDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. PLB_wrDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. Undefined symbol 'PLB_wrBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. PLB_wrBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. Undefined symbol 'PLB_rdBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. PLB_rdBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. Undefined symbol 'PLB_wrPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. PLB_wrPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. Undefined symbol 'PLB_rdPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. PLB_rdPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. Undefined symbol 'PLB_wrPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. PLB_wrPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. Undefined symbol 'PLB_rdPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. PLB_rdPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. Undefined symbol 'PLB_reqPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. PLB_reqPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. Undefined symbol 'PLB_TAttribute'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. PLB_TAttribute: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Undefined symbol 'Sl_addrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Sl_addrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Undefined symbol 'Sl_SSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Sl_SSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Undefined symbol 'Sl_wait'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Sl_wait: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Undefined symbol 'Sl_rearbitrate'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Sl_rearbitrate: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Undefined symbol 'Sl_wrDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Sl_wrDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Undefined symbol 'Sl_wrComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Sl_wrComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Undefined symbol 'Sl_wrBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Sl_wrBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Undefined symbol 'Sl_rdDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Sl_rdDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Undefined symbol 'Sl_rdWdAddr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Sl_rdWdAddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Undefined symbol 'Sl_rdDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Sl_rdDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Undefined symbol 'Sl_rdComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Sl_rdComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Undefined symbol 'Sl_rdBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Sl_rdBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Undefined symbol 'Sl_MBusy'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Sl_MBusy: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Undefined symbol 'Sl_MWrErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Sl_MWrErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Undefined symbol 'Sl_MRdErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Sl_MRdErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Undefined symbol 'Sl_MIRQ'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Sl_MIRQ: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. Undefined symbol 'ipif_Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. ipif_Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. Undefined symbol 'ipif_Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. ipif_Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. Undefined symbol 'ipif_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. ipif_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. Undefined symbol 'ipif_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. ipif_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. Undefined symbol 'ipif_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. ipif_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. Undefined symbol 'ipif_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. ipif_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. Undefined symbol 'ipif_Bus2IP_Addr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. ipif_Bus2IP_Addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. Undefined symbol 'ipif_Bus2IP_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. ipif_Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. Undefined symbol 'ipif_Bus2IP_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. ipif_Bus2IP_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. Undefined symbol 'ipif_Bus2IP_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. ipif_Bus2IP_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. Undefined symbol 'ipif_Bus2IP_CS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. ipif_Bus2IP_CS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. Undefined symbol 'ipif_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. ipif_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. Undefined symbol 'ipif_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. ipif_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. Undefined symbol 'S'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. Undefined symbol 'R'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. R: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. Undefined symbol 'user_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. user_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. Undefined symbol 'user_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. user_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. Undefined symbol 'user_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. user_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. Undefined symbol 'user_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. user_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. Undefined symbol 'user_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. user_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. Undefined symbol 'user_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. user_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. Undefined symbol 'USER_CE_INDEX'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. USER_CE_INDEX: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Blanzas\Desktop\PR5_SE\synthesis\system_teclado_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_teclado_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Sat Jan 25 12:42:15 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 21 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 46 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:525 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 144. Generic S must be of mode in.
ERROR:HDLParsers:3010 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 231. Entity teclado does not exist.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Undefined symbol 'C_BASEADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. C_BASEADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Undefined symbol 'C_HIGHADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. C_HIGHADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Undefined symbol 'SLV64_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. SLV64_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 242. Undefined symbol 'USER_SLV_BASEADDR'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 243. Undefined symbol 'USER_SLV_HIGHADDR'.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Undefined symbol 'INTEGER_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. INTEGER_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:842 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 254. The type of the element in aggregate does not correspond to any array type.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Undefined symbol 'C_SPLB_NATIVE_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. C_SPLB_NATIVE_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Deferred constant are allowed only in packages.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 269. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'calc_start_ce_index'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. calc_start_ce_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'IPIF_ARD_NUM_CE_ARRAY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. IPIF_ARD_NUM_CE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3313 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Undefined symbol 'USER_SLV_CE_INDEX'.  Should it be: USER_SLV_Cs_INDEX?
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. USER_SLV_CE_INDEX: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. Undefined symbol 'IPIF_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. IPIF_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. Undefined symbol 'C_SPLB_AWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. C_SPLB_AWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 292. Undefined symbol 'IPIF_ARD_ADDR_RANGE_ARRAY'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. Undefined symbol 'calc_num_ce'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. calc_num_ce: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. Undefined symbol 'USER_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. USER_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 310. IPIF_ARD_ADDR_RANGE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. Undefined symbol 'C_SPLB_P2P'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. C_SPLB_P2P: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. Undefined symbol 'C_SPLB_MID_WIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. C_SPLB_MID_WIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. Undefined symbol 'C_SPLB_NUM_MASTERS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. C_SPLB_NUM_MASTERS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. Undefined symbol 'C_SPLB_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. C_SPLB_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. Undefined symbol 'C_INCLUDE_DPHASE_TIMER'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. C_INCLUDE_DPHASE_TIMER: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. Undefined symbol 'C_FAMILY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. C_FAMILY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. Undefined symbol 'SPLB_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. SPLB_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. Undefined symbol 'SPLB_Rst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. SPLB_Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. Undefined symbol 'PLB_ABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. PLB_ABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. Undefined symbol 'PLB_UABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. PLB_UABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. Undefined symbol 'PLB_PAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. PLB_PAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. Undefined symbol 'PLB_SAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. PLB_SAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. Undefined symbol 'PLB_rdPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. PLB_rdPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. Undefined symbol 'PLB_wrPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. PLB_wrPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. Undefined symbol 'PLB_masterID'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. PLB_masterID: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. Undefined symbol 'PLB_abort'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. PLB_abort: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. Undefined symbol 'PLB_busLock'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. PLB_busLock: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. Undefined symbol 'PLB_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. PLB_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. Undefined symbol 'PLB_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. PLB_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. Undefined symbol 'PLB_MSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. PLB_MSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. Undefined symbol 'PLB_size'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. PLB_size: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. Undefined symbol 'PLB_type'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. PLB_type: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. Undefined symbol 'PLB_lockErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. PLB_lockErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. Undefined symbol 'PLB_wrDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. PLB_wrDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. Undefined symbol 'PLB_wrBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. PLB_wrBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. Undefined symbol 'PLB_rdBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. PLB_rdBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. Undefined symbol 'PLB_wrPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. PLB_wrPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. Undefined symbol 'PLB_rdPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. PLB_rdPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. Undefined symbol 'PLB_wrPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. PLB_wrPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. Undefined symbol 'PLB_rdPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. PLB_rdPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. Undefined symbol 'PLB_reqPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. PLB_reqPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. Undefined symbol 'PLB_TAttribute'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. PLB_TAttribute: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Undefined symbol 'Sl_addrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Sl_addrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Undefined symbol 'Sl_SSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Sl_SSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Undefined symbol 'Sl_wait'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Sl_wait: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Undefined symbol 'Sl_rearbitrate'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Sl_rearbitrate: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Undefined symbol 'Sl_wrDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Sl_wrDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Undefined symbol 'Sl_wrComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Sl_wrComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Undefined symbol 'Sl_wrBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Sl_wrBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Undefined symbol 'Sl_rdDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Sl_rdDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Undefined symbol 'Sl_rdWdAddr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Sl_rdWdAddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Undefined symbol 'Sl_rdDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Sl_rdDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Undefined symbol 'Sl_rdComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Sl_rdComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Undefined symbol 'Sl_rdBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Sl_rdBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Undefined symbol 'Sl_MBusy'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Sl_MBusy: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Undefined symbol 'Sl_MWrErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Sl_MWrErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Undefined symbol 'Sl_MRdErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Sl_MRdErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Undefined symbol 'Sl_MIRQ'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Sl_MIRQ: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. Undefined symbol 'ipif_Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. ipif_Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. Undefined symbol 'ipif_Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. ipif_Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. Undefined symbol 'ipif_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. ipif_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. Undefined symbol 'ipif_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. ipif_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. Undefined symbol 'ipif_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. ipif_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. Undefined symbol 'ipif_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. ipif_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. Undefined symbol 'ipif_Bus2IP_Addr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. ipif_Bus2IP_Addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. Undefined symbol 'ipif_Bus2IP_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. ipif_Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. Undefined symbol 'ipif_Bus2IP_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. ipif_Bus2IP_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. Undefined symbol 'ipif_Bus2IP_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. ipif_Bus2IP_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. Undefined symbol 'ipif_Bus2IP_CS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. ipif_Bus2IP_CS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. Undefined symbol 'ipif_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. ipif_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. Undefined symbol 'ipif_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. ipif_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. Undefined symbol 'S'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. Undefined symbol 'R'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. R: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. Undefined symbol 'user_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. user_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. Undefined symbol 'user_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. user_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. Undefined symbol 'user_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. user_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. Undefined symbol 'user_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. user_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. Undefined symbol 'user_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. user_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. Undefined symbol 'user_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. user_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. Undefined symbol 'USER_CE_INDEX'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. USER_CE_INDEX: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Blanzas\Desktop\PR5_SE\synthesis\system_teclado_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_teclado_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sat Jan 25 12:49:03 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 21 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 46 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:525 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 144. Generic S must be of mode in.
ERROR:HDLParsers:3010 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 231. Entity teclado does not exist.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 236. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Undefined symbol 'C_BASEADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. C_BASEADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 237. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Undefined symbol 'C_HIGHADDR'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. C_HIGHADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 238. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Undefined symbol 'SLV64_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. SLV64_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 242. Undefined symbol 'USER_SLV_BASEADDR'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 243. Undefined symbol 'USER_SLV_HIGHADDR'.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 240. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Undefined symbol 'INTEGER_ARRAY_TYPE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. INTEGER_ARRAY_TYPE: Undefined symbol (last report in this block)
ERROR:HDLParsers:842 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 254. The type of the element in aggregate does not correspond to any array type.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 252. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Undefined symbol 'C_SPLB_NATIVE_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. C_SPLB_NATIVE_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 267. Deferred constant are allowed only in packages.
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 269. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'calc_start_ce_index'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. calc_start_ce_index: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Undefined symbol 'IPIF_ARD_NUM_CE_ARRAY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. IPIF_ARD_NUM_CE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 275. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3313 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Undefined symbol 'USER_SLV_CE_INDEX'.  Should it be: USER_SLV_Cs_INDEX?
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. USER_SLV_CE_INDEX: Undefined symbol (last report in this block)
ERROR:HDLParsers:532 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 277. Deferred constant are allowed only in packages.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 282. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. Undefined symbol 'IPIF_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 284. IPIF_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. Undefined symbol 'C_SPLB_AWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 288. C_SPLB_AWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 292. Undefined symbol 'IPIF_ARD_ADDR_RANGE_ARRAY'.
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. Undefined symbol 'calc_num_ce'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 293. calc_num_ce: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. Undefined symbol 'USER_SLV_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 297. USER_SLV_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 310. IPIF_ARD_ADDR_RANGE_ARRAY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. Undefined symbol 'C_SPLB_P2P'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 312. C_SPLB_P2P: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. Undefined symbol 'C_SPLB_MID_WIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 314. C_SPLB_MID_WIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. Undefined symbol 'C_SPLB_NUM_MASTERS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 315. C_SPLB_NUM_MASTERS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. Undefined symbol 'C_SPLB_DWIDTH'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 317. C_SPLB_DWIDTH: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. Undefined symbol 'C_INCLUDE_DPHASE_TIMER'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 319. C_INCLUDE_DPHASE_TIMER: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. Undefined symbol 'C_FAMILY'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 321. C_FAMILY: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. Undefined symbol 'SPLB_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 324. SPLB_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. Undefined symbol 'SPLB_Rst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 325. SPLB_Rst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. Undefined symbol 'PLB_ABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 326. PLB_ABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. Undefined symbol 'PLB_UABus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 327. PLB_UABus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. Undefined symbol 'PLB_PAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 328. PLB_PAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. Undefined symbol 'PLB_SAValid'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 329. PLB_SAValid: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. Undefined symbol 'PLB_rdPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 330. PLB_rdPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. Undefined symbol 'PLB_wrPrim'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 331. PLB_wrPrim: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. Undefined symbol 'PLB_masterID'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 332. PLB_masterID: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. Undefined symbol 'PLB_abort'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 333. PLB_abort: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. Undefined symbol 'PLB_busLock'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 334. PLB_busLock: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. Undefined symbol 'PLB_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 335. PLB_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. Undefined symbol 'PLB_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 336. PLB_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. Undefined symbol 'PLB_MSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 337. PLB_MSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. Undefined symbol 'PLB_size'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 338. PLB_size: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. Undefined symbol 'PLB_type'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 339. PLB_type: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. Undefined symbol 'PLB_lockErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 340. PLB_lockErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. Undefined symbol 'PLB_wrDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 341. PLB_wrDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. Undefined symbol 'PLB_wrBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 342. PLB_wrBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. Undefined symbol 'PLB_rdBurst'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 343. PLB_rdBurst: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. Undefined symbol 'PLB_wrPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 344. PLB_wrPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. Undefined symbol 'PLB_rdPendReq'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 345. PLB_rdPendReq: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. Undefined symbol 'PLB_wrPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 346. PLB_wrPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. Undefined symbol 'PLB_rdPendPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 347. PLB_rdPendPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. Undefined symbol 'PLB_reqPri'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 348. PLB_reqPri: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. Undefined symbol 'PLB_TAttribute'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 349. PLB_TAttribute: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Undefined symbol 'Sl_addrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 350. Sl_addrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Undefined symbol 'Sl_SSize'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 351. Sl_SSize: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Undefined symbol 'Sl_wait'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 352. Sl_wait: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Undefined symbol 'Sl_rearbitrate'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 353. Sl_rearbitrate: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Undefined symbol 'Sl_wrDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 354. Sl_wrDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Undefined symbol 'Sl_wrComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 355. Sl_wrComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Undefined symbol 'Sl_wrBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 356. Sl_wrBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Undefined symbol 'Sl_rdDBus'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 357. Sl_rdDBus: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Undefined symbol 'Sl_rdWdAddr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 358. Sl_rdWdAddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Undefined symbol 'Sl_rdDAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 359. Sl_rdDAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Undefined symbol 'Sl_rdComp'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 360. Sl_rdComp: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Undefined symbol 'Sl_rdBTerm'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 361. Sl_rdBTerm: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Undefined symbol 'Sl_MBusy'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 362. Sl_MBusy: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Undefined symbol 'Sl_MWrErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 363. Sl_MWrErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Undefined symbol 'Sl_MRdErr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 364. Sl_MRdErr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Undefined symbol 'Sl_MIRQ'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 365. Sl_MIRQ: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. Undefined symbol 'ipif_Bus2IP_Clk'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 366. ipif_Bus2IP_Clk: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. Undefined symbol 'ipif_Bus2IP_Reset'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 367. ipif_Bus2IP_Reset: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. Undefined symbol 'ipif_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 368. ipif_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. Undefined symbol 'ipif_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 369. ipif_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. Undefined symbol 'ipif_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 370. ipif_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. Undefined symbol 'ipif_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 371. ipif_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. Undefined symbol 'ipif_Bus2IP_Addr'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 372. ipif_Bus2IP_Addr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. Undefined symbol 'ipif_Bus2IP_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 373. ipif_Bus2IP_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. Undefined symbol 'ipif_Bus2IP_RNW'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 374. ipif_Bus2IP_RNW: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. Undefined symbol 'ipif_Bus2IP_BE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 375. ipif_Bus2IP_BE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. Undefined symbol 'ipif_Bus2IP_CS'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 376. ipif_Bus2IP_CS: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. Undefined symbol 'ipif_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 377. ipif_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. Undefined symbol 'ipif_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 379. ipif_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. Undefined symbol 'S'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 398. S: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. Undefined symbol 'R'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 399. R: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. Undefined symbol 'user_Bus2IP_RdCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 408. user_Bus2IP_RdCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. Undefined symbol 'user_Bus2IP_WrCE'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 409. user_Bus2IP_WrCE: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. Undefined symbol 'user_IP2Bus_Data'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 410. user_IP2Bus_Data: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. Undefined symbol 'user_IP2Bus_RdAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 411. user_IP2Bus_RdAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. Undefined symbol 'user_IP2Bus_WrAck'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 412. user_IP2Bus_WrAck: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. Undefined symbol 'user_IP2Bus_Error'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 414. user_IP2Bus_Error: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. Undefined symbol 'USER_CE_INDEX'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR5_SE/pcores/teclado_v1_00_a/hdl/vhdl/teclado.vhd" Line 424. USER_CE_INDEX: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Blanzas\Desktop\PR5_SE\synthesis\system_teclado_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Jan 25 13:09:03 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 3 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 13 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 21 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 46 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 28 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 56 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 8.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR5_SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR5_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_bram_block_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_teclado_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c7711257) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c7711257) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c7711257) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:abf28460) REAL time: 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:abf28460) REAL time: 4 secs 

Phase 6.4  Local Placement Optimization
...........................................................................................................
Phase 6.4  Local Placement Optimization (Checksum:abf28460) REAL time: 5 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:abf28460) REAL time: 5 secs 

Phase 8.8  Global Placement
...................................................................................................................................
.................
................................................................................................................
.................................
..........................................
Phase 8.8  Global Placement (Checksum:a8de6cf4) REAL time: 9 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:a8de6cf4) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:a8de6cf4) REAL time: 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:94ec4e94) REAL time: 15 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:94ec4e94) REAL time: 15 secs 

Total REAL time to Placer completion: 15 secs 
Total CPU  time to Placer completion: 15 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,133 out of  15,360    7
  Number of 4 input LUTs:             2,256 out of  15,360   14
Logic Distribution:
  Number of occupied Slices:          1,409 out of   7,680   18
    Number of Slices containing only related logic:   1,409 out of   1,409 100
    Number of Slices containing unrelated logic:          0 out of   1,409   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,297 out of  15,360   14
    Number used as logic:             1,788
    Number used as a route-thru:         41
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 12 out of     173    6
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.08

Peak Memory Usage:  4477 MB
Total REAL time to MAP completion:  16 secs 
Total CPU time to MAP completion:   16 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  12 out of 173     6
      Number of LOCed IOBs                  12 out of 12    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1409 out of 7680   18
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 12391 unrouted;      REAL time: 3 secs 

Phase  2  : 10991 unrouted;      REAL time: 4 secs 

Phase  3  : 3891 unrouted;      REAL time: 4 secs 

Phase  4  : 4173 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1158 |  0.433     |  1.047      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   22 |  0.176     |  0.921      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.757ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.650ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.366ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.858ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 21 secs 

Peak Memory Usage:  4471 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Sat Jan 25 13:10:57 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Sat Jan 25 13:10:59 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Sat Jan 25 13:28:37 2020
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing teclado_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Sat Jan 25 13:28:45 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Assigned Driver my_plb_rgb_leds 1.00.a for instance my_plb_rgb_leds_0
my_plb_rgb_leds_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_rgb_leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_rgb_leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Make instance my_plb_rgb_leds_0 port red external with net as port name
Instance my_plb_rgb_leds_0 port red connector undefined, using my_plb_rgb_leds_0_red
Make instance my_plb_rgb_leds_0 port green external with net as port name
Instance my_plb_rgb_leds_0 port green connector undefined, using my_plb_rgb_leds_0_green
Make instance my_plb_rgb_leds_0 port blue external with net as port name
Instance my_plb_rgb_leds_0 port blue connector undefined, using my_plb_rgb_leds_0_blue
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui

********************************************************************************
At Local date and time: Tue Jan 28 00:19:15 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 59 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 24 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 59 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 23.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR5_SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR5_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_bram_block_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_teclado_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_my_plb_rgb_leds_0_wrapper
.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5e5e814f) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5e5e814f) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5e5e814f) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:5c863076) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5c863076) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
.....................................
....................................
Phase 6.4  Local Placement Optimization (Checksum:5c863076) REAL time: 6 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:5c863076) REAL time: 6 secs 

Phase 8.8  Global Placement
.....................................
.....................................................
........................
.......................................................................................................
...................................................................
................................................................................................
Phase 8.8  Global Placement (Checksum:119e3a3c) REAL time: 10 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:119e3a3c) REAL time: 10 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:119e3a3c) REAL time: 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a520a9ff) REAL time: 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a520a9ff) REAL time: 18 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,365 out of  15,360    8
  Number of 4 input LUTs:             2,409 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,678 out of   7,680   21
    Number of Slices containing only related logic:   1,678 out of   1,678 100
    Number of Slices containing unrelated logic:          0 out of   1,678   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,471 out of  15,360   16
    Number used as logic:             1,941
    Number used as a route-thru:         62
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  4485 MB
Total REAL time to MAP completion:  19 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1678 out of 7680   21
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13648 unrouted;      REAL time: 3 secs 

Phase  2  : 11997 unrouted;      REAL time: 4 secs 

Phase  3  : 4031 unrouted;      REAL time: 5 secs 

Phase  4  : 4282 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 30 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 31 secs 

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1361 |  0.486     |  1.098      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   22 |  0.204     |  0.864      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.203ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.647ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.129ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.849ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 31 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  4468 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 28 00:21:37 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Tue Jan 28 00:21:39 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 00:22:22 2020
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing teclado_0.jpg.....
Rasterizing my_plb_rgb_leds_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 00:22:31 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Make instance my_plb_rgb_leds_0 port in_red external with net as port name
Instance my_plb_rgb_leds_0 port in_red connector undefined, using my_plb_rgb_leds_0_in_red
Make instance my_plb_rgb_leds_0 port in_blue external with net as port name
Instance my_plb_rgb_leds_0 port in_blue connector undefined, using my_plb_rgb_leds_0_in_blue
Make instance my_plb_rgb_leds_0 port in_green external with net as port name
Instance my_plb_rgb_leds_0 port in_green connector undefined, using my_plb_rgb_leds_0_in_green

********************************************************************************
At Local date and time: Tue Jan 28 00:35:08 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 19 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 27 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 40 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 62 - Copying cache implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 72 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 14.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR5_SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR5_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_bram_block_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_teclado_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_my_plb_rgb_leds_0_wrapper
.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5e62ad0b) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 39 IOs, 15 are locked
   and 24 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5e62ad0b) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5e62ad0b) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement
...
Phase 4.2  Initial Clock and IO Placement (Checksum:fabd57da) REAL time: 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:fabd57da) REAL time: 4 secs 

Phase 6.3  Local Placement Optimization
...
Phase 6.3  Local Placement Optimization (Checksum:4387d52f) REAL time: 4 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:4387d52f) REAL time: 4 secs 

Phase 8.4  Local Placement Optimization
........................................

..........
Phase 8.4  Local Placement Optimization (Checksum:4387d52f) REAL time: 6 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:4387d52f) REAL time: 6 secs 

Phase 10.8  Global Placement
.....................................
.................
..........
.............................................................................................................................
.........................................................................
................................................................................................
Phase 10.8  Global Placement (Checksum:ba0fd528) REAL time: 10 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:ba0fd528) REAL time: 10 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:ba0fd528) REAL time: 10 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:46e40c73) REAL time: 19 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:46e40c73) REAL time: 19 secs 

Total REAL time to Placer completion: 19 secs 
Total CPU  time to Placer completion: 19 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,365 out of  15,360    8
  Number of 4 input LUTs:             2,409 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,731 out of   7,680   22
    Number of Slices containing only related logic:   1,731 out of   1,731 100
    Number of Slices containing unrelated logic:          0 out of   1,731   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,471 out of  15,360   16
    Number used as logic:             1,941
    Number used as a route-thru:         62
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 39 out of     173   22
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  4484 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   20 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  39 out of 173    22
      Number of LOCed IOBs                  15 out of 39     38

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1731 out of 7680   22
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13750 unrouted;      REAL time: 3 secs 

Phase  2  : 12077 unrouted;      REAL time: 4 secs 

Phase  3  : 3834 unrouted;      REAL time: 5 secs 

Phase  4  : 4196 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1395 |  0.442     |  1.053      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   23 |  0.218     |  0.867      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.114ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.525ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.957ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.881ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 22 secs 

Peak Memory Usage:  4471 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 28 00:37:15 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Tue Jan 28 00:37:17 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 00:38:24 2020
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing teclado_0.jpg.....
Rasterizing my_plb_rgb_leds_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 00:38:32 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Jan 28 00:51:00 2020
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 00:51:01 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui

********************************************************************************
At Local date and time: Tue Jan 28 01:14:32 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 19 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 27 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 40 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 62 - Copying cache implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 72 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 34 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 62 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 72
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 15.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR5_SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR5_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_bram_block_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_teclado_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_my_plb_rgb_leds_0_wrapper
.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
WARNING:MapLib:701 - Signal in_green<0> connected to top level port in_green<0>
   has been removed.
WARNING:MapLib:701 - Signal in_green<1> connected to top level port in_green<1>
   has been removed.
WARNING:MapLib:701 - Signal in_green<2> connected to top level port in_green<2>
   has been removed.
WARNING:MapLib:701 - Signal in_green<3> connected to top level port in_green<3>
   has been removed.
WARNING:MapLib:701 - Signal in_green<4> connected to top level port in_green<4>
   has been removed.
WARNING:MapLib:701 - Signal in_green<5> connected to top level port in_green<5>
   has been removed.
WARNING:MapLib:701 - Signal in_green<6> connected to top level port in_green<6>
   has been removed.
WARNING:MapLib:701 - Signal in_green<7> connected to top level port in_green<7>
   has been removed.
WARNING:MapLib:701 - Signal in_red<0> connected to top level port in_red<0> has
   been removed.
WARNING:MapLib:701 - Signal in_red<1> connected to top level port in_red<1> has
   been removed.
WARNING:MapLib:701 - Signal in_red<2> connected to top level port in_red<2> has
   been removed.
WARNING:MapLib:701 - Signal in_red<3> connected to top level port in_red<3> has
   been removed.
WARNING:MapLib:701 - Signal in_red<4> connected to top level port in_red<4> has
   been removed.
WARNING:MapLib:701 - Signal in_red<5> connected to top level port in_red<5> has
   been removed.
WARNING:MapLib:701 - Signal in_red<6> connected to top level port in_red<6> has
   been removed.
WARNING:MapLib:701 - Signal in_red<7> connected to top level port in_red<7> has
   been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5e5f0cfb) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 23 IOs, 15 are locked
   and 8 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:5e5f0cfb) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5e5f0cfb) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement
......
Phase 4.2  Initial Clock and IO Placement (Checksum:9142655a) REAL time: 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9142655a) REAL time: 4 secs 

Phase 6.3  Local Placement Optimization
......
Phase 6.3  Local Placement Optimization (Checksum:f71d680e) REAL time: 4 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f71d680e) REAL time: 4 secs 

Phase 8.4  Local Placement Optimization
....................................
.................
Phase 8.4  Local Placement Optimization (Checksum:f71d680e) REAL time: 6 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:f71d680e) REAL time: 6 secs 

Phase 10.8  Global Placement
..................................
.................................
...........
...........................................
.........................................................................
....................................................
Phase 10.8  Global Placement (Checksum:8edd1ee7) REAL time: 9 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:8edd1ee7) REAL time: 9 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8edd1ee7) REAL time: 9 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:1662f6b5) REAL time: 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:1662f6b5) REAL time: 17 secs 

Total REAL time to Placer completion: 17 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:   16
Logic Utilization:
  Number of Slice Flip Flops:         1,365 out of  15,360    8
  Number of 4 input LUTs:             2,409 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,670 out of   7,680   21
    Number of Slices containing only related logic:   1,670 out of   1,670 100
    Number of Slices containing unrelated logic:          0 out of   1,670   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,471 out of  15,360   16
    Number used as logic:             1,941
    Number used as a route-thru:         62
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 23 out of     173   13
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.01

Peak Memory Usage:  4484 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  23 out of 173    13
      Number of LOCed IOBs                  15 out of 23     65

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1670 out of 7680   21
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13652 unrouted;      REAL time: 3 secs 

Phase  2  : 12024 unrouted;      REAL time: 4 secs 

Phase  3  : 3747 unrouted;      REAL time: 5 secs 

Phase  4  : 4223 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 38 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 39 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 39 secs 

Phase 10  : 0 unrouted; (Par is working to improve performance)     REAL time: 40 secs 

Total REAL time to Router completion: 40 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1359 |  0.420     |  1.041      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   24 |  0.220     |  0.883      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|     9.723ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.621ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.064ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.981ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 40 secs 
Total CPU time to PAR completion: 38 secs 

Peak Memory Usage:  4471 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 28 01:16:52 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Tue Jan 28 01:16:54 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 01:17:10 2020
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Jan 28 01:17:10 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 28 01:33:10 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4180 - PORT: in_green, CONNECTOR: my_plb_rgb_leds_0_in_green - No
   driver found. Port will be driven to GND -
   C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 78 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 24 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: my_plb_rgb_leds_0, PORT: in_green - port is driven by
   a sourceless connector - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 28 01:35:46 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4180 - PORT: in_green, CONNECTOR: my_plb_rgb_leds_0_in_green - No
   driver found. Port will be driven to GND -
   C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 78 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 24 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: my_plb_rgb_leds_0, PORT: in_green - port is driven by
   a sourceless connector - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 28 01:37:45 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
WARNING:EDK:4180 - PORT: in_green, CONNECTOR: my_plb_rgb_leds_0_in_green - No
   driver found. Port will be driven to GND -
   C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 78 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 24 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: my_plb_rgb_leds_0, PORT: in_green - port is driven by
   a sourceless connector - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Tue Jan 28 01:38:50 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 24 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 59 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:761 - "C:/Users/Blanzas/Desktop/PR5_SE/hdl/system_my_plb_rgb_leds_0_wrapper.vhd" line 138: No default binding for component: <my_plb_rgb_leds>. Ports <in_red,in_blue,in_green> do not match.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Blanzas\Desktop\PR5_SE\synthesis\system_my_plb_rgb_leds_0_wrapper_xs
   t.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Deleting External port : red 
Deleting Internal port my_plb_rgb_leds_0:red 
Deleting External port : green 
Deleting Internal port my_plb_rgb_leds_0:green 
Deleting External port : blue 
Deleting Internal port my_plb_rgb_leds_0:blue 
my_plb_rgb_leds_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   blue
   green
   red
ERROR:EDK:1405 - File not found in any repository 'my_plb_rgb_leds_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'my_plb_rgb_leds_v1_00_a/hdl/vhdl/my_plb_rgb_leds.vhd'
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Assigned Driver my_plb_rgb_leds 1.00.a for instance my_plb_rgb_leds_0
my_plb_rgb_leds_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_plb_rgb_leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_plb_rgb_leds_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Make instance my_plb_rgb_leds_0 port red external with net as port name
Instance my_plb_rgb_leds_0 port red connector undefined, using my_plb_rgb_leds_0_red
Make instance my_plb_rgb_leds_0 port blue external with net as port name
Instance my_plb_rgb_leds_0 port blue connector undefined, using my_plb_rgb_leds_0_blue
Make instance my_plb_rgb_leds_0 port green external with net as port name
Instance my_plb_rgb_leds_0 port green connector undefined, using my_plb_rgb_leds_0_green

********************************************************************************
At Local date and time: Tue Jan 28 01:53:37 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 15 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 23 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 30 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 36 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 58 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 30 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 23 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui

********************************************************************************
At Local date and time: Tue Jan 28 01:55:28 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 15 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 23 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 30 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 36 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 48 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 58 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 30 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 23 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Jan 28 01:56:15 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR5_SE/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\teclado_v1_00_a\data\teclado_v2_1_0.mp
   d line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR5_SE\pcores\my_plb_rgb_leds_v1_00_a\data\my_plb_rg
   b_leds_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 24 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 49 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs
line 59 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 59 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR5_SE\system.mhs line 69
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 14.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR5_SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR5_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_bram_block_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_teclado_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_my_plb_rgb_leds_0_wrapper
.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5e5e814f) REAL time: 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5e5e814f) REAL time: 3 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5e5e814f) REAL time: 3 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:5c863076) REAL time: 4 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5c863076) REAL time: 4 secs 

Phase 6.4  Local Placement Optimization
......................................
.............
Phase 6.4  Local Placement Optimization (Checksum:5c863076) REAL time: 6 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:5c863076) REAL time: 6 secs 

Phase 8.8  Global Placement
....................................
.............
...........
......................................................
................................
......................................................
Phase 8.8  Global Placement (Checksum:965d5393) REAL time: 9 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:965d5393) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:965d5393) REAL time: 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:8d564673) REAL time: 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8d564673) REAL time: 18 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,365 out of  15,360    8
  Number of 4 input LUTs:             2,409 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,663 out of   7,680   21
    Number of Slices containing only related logic:   1,663 out of   1,663 100
    Number of Slices containing unrelated logic:          0 out of   1,663   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,471 out of  15,360   16
    Number used as logic:             1,941
    Number used as a route-thru:         62
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  4485 MB
Total REAL time to MAP completion:  19 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1663 out of 7680   21
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13634 unrouted;      REAL time: 3 secs 

Phase  2  : 12019 unrouted;      REAL time: 4 secs 

Phase  3  : 3773 unrouted;      REAL time: 5 secs 

Phase  4  : 4133 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1356 |  0.463     |  1.076      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   22 |  0.226     |  0.887      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.187ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.666ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.394ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.891ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  4475 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 28 01:58:44 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Tue Jan 28 01:58:46 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 01:59:01 2020
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing teclado_0.jpg.....
Rasterizing my_plb_rgb_leds_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 01:59:08 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 28 19:19:05 2020
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 19:19:06 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Jan 28 19:22:00 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR5_SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR5_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_bram_block_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_teclado_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_my_plb_rgb_leds_0_wrapper
.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J14) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "red_OBUF" (Output Signal = red)
   	PAD symbol "red" (Pad Signal = red)
   	PAD symbol "R<3>" (Pad Signal = R<3>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jan 28 19:29:09 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR5_SE/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR5_SE/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR5_SE/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_microblaze_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_plb_v46_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_bram_block_0_wrapper.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_uartlite_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_xps_bram_if_cntlr_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_teclado_0_wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR5_SE/implementation/system_my_plb_rgb_leds_0_wrapper
.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   5

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 2 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5e5e814f) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5e5e814f) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5e5e814f) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:5c863076) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:5c863076) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
......................................
.............
Phase 6.4  Local Placement Optimization (Checksum:5c863076) REAL time: 6 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:5c863076) REAL time: 6 secs 

Phase 8.8  Global Placement
....................................
.............
...........
......................................................
................................
......................................................
Phase 8.8  Global Placement (Checksum:965d5393) REAL time: 9 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:965d5393) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:965d5393) REAL time: 10 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:8d564673) REAL time: 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:8d564673) REAL time: 18 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,365 out of  15,360    8
  Number of 4 input LUTs:             2,409 out of  15,360   15
Logic Distribution:
  Number of occupied Slices:          1,663 out of   7,680   21
    Number of Slices containing only related logic:   1,663 out of   1,663 100
    Number of Slices containing unrelated logic:          0 out of   1,663   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,471 out of  15,360   16
    Number used as logic:             1,941
    Number used as a route-thru:         62
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 15 out of     173    8
    IOB Flip Flops:                       4
  Number of RAMB16s:                     16 out of      24   66
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                4.02

Peak Memory Usage:  4485 MB
Total REAL time to MAP completion:  19 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  15 out of 173     8
      Number of LOCed IOBs                  15 out of 15    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        16 out of 24     66
   Number of Slices                       1663 out of 7680   21
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13634 unrouted;      REAL time: 3 secs 

Phase  2  : 12019 unrouted;      REAL time: 4 secs 

Phase  3  : 3773 unrouted;      REAL time: 5 secs 

Phase  4  : 4133 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Total REAL time to Router completion: 46 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1356 |  0.463     |  1.076      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   22 |  0.226     |  0.887      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.187ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.666ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.394ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.891ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 47 secs 
Total CPU time to PAR completion: 45 secs 

Peak Memory Usage:  4474 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Tue Jan 28 19:30:33 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Tue Jan 28 19:30:35 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Jan 28 19:32:03 2020
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Tue Jan 28 19:32:03 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR5_SE\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR5_SE\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Assigned Driver my_lcd 1.00.a for instance my_lcd_0
my_lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Make instance my_lcd_0 port lcd_data external with net as port name
Instance my_lcd_0 port lcd_data connector undefined, using my_lcd_0_lcd_data
Make instance my_lcd_0 port rw external with net as port name
Instance my_lcd_0 port rw connector undefined, using my_lcd_0_rw
Make instance my_lcd_0 port e external with net as port name
Instance my_lcd_0 port e connector undefined, using my_lcd_0_e
Make instance my_lcd_0 port rs external with net as port name
Instance my_lcd_0 port rs connector undefined, using my_lcd_0_rs
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Jan 28 23:47:03 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6-entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 41 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 63 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 73 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 35 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 33.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=H1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "e_OBUF" (Output Signal = e)
   	PAD symbol "e" (Pad Signal = e)
   	PAD symbol "green" (Pad Signal = green)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "rw_OBUF" (Output Signal = rw)
   	PAD symbol "rw" (Pad Signal = rw)
   	PAD symbol "blue" (Pad Signal = blue)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=P12) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "rs_OBUF" (Output Signal = rs)
   	PAD symbol "rs" (Pad Signal = rs)
   	PAD symbol "red" (Pad Signal = red)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   e
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   rs
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   rw

********************************************************************************
At Local date and time: Tue Jan 28 23:51:51 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6-entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 41 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 63 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 84 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 35 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 24.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <NET rs LOC=P12;> [system.ucf(95)]: NET
   "rs" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET rs LOC=P12;> [system.ucf(95)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET rw LOC=J1;> [system.ucf(97)]: NET
   "rw" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET rw LOC=J1;> [system.ucf(97)]' could not be found and so the Locate
   constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <NET e LOC=H1;> [system.ucf(98)]: NET "e"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET e LOC=H1;> [system.ucf(98)]' could not be found and so the Locate
   constraint will be removed.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings:  10

Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jan 28 23:56:20 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=H1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_e_OBUF" (Output Signal = lcd_e)
   	PAD symbol "lcd_e" (Pad Signal = lcd_e)
   	PAD symbol "green" (Pad Signal = green)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "blue_OBUF" (Output Signal = blue)
   	PAD symbol "blue" (Pad Signal = blue)
   	PAD symbol "lcd_rw" (Pad Signal = lcd_rw)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=P12) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "red_OBUF" (Output Signal = red)
   	PAD symbol "red" (Pad Signal = red)
   	PAD symbol "lcd_rs" (Pad Signal = lcd_rs)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Jan 29 00:06:07 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=H1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_e_OBUF" (Output Signal = lcd_e)
   	PAD symbol "lcd_e" (Pad Signal = lcd_e)
   	PAD symbol "green" (Pad Signal = green)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=P12) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "red_OBUF" (Output Signal = red)
   	PAD symbol "red" (Pad Signal = red)
   	PAD symbol "lcd_rs" (Pad Signal = lcd_rs)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Jan 29 00:07:58 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ef14298c) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 26 IOs, 23 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:ef14298c) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ef14298c) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:b17e6c24) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b17e6c24) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:b64e4886) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:b64e4886) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
.................................
..........................
Phase 8.4  Local Placement Optimization (Checksum:b64e4886) REAL time: 6 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:b64e4886) REAL time: 6 secs 

Phase 10.8  Global Placement
....................................
....................................
.............
..............................................................
................................
.......................................
Phase 10.8  Global Placement (Checksum:582d1ef5) REAL time: 10 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:582d1ef5) REAL time: 10 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:582d1ef5) REAL time: 10 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:67ee319) REAL time: 16 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:67ee319) REAL time: 16 secs 

Total REAL time to Placer completion: 16 secs 
Total CPU  time to Placer completion: 16 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,590 out of  15,360   10
  Number of 4 input LUTs:             2,768 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,946 out of   7,680   25
    Number of Slices containing only related logic:   1,946 out of   1,946 100
    Number of Slices containing unrelated logic:          0 out of   1,946   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,883 out of  15,360   18
    Number used as logic:             2,300
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4493 MB
Total REAL time to MAP completion:  17 secs 
Total CPU time to MAP completion:   17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  23 out of 26     88

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1946 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15371 unrouted;      REAL time: 3 secs 

Phase  2  : 13574 unrouted;      REAL time: 4 secs 

Phase  3  : 4207 unrouted;      REAL time: 5 secs 

Phase  4  : 4651 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Total REAL time to Router completion: 12 secs 
Total CPU time to Router completion: 10 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1528 |  0.455     |  1.068      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   22 |  0.211     |  0.878      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    12.848ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.673ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.556ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.871ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 13 secs 
Total CPU time to PAR completion: 11 secs 

Peak Memory Usage:  4469 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 29 00:08:46 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 29 00:08:48 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 00:16:16 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=H1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_e_OBUF" (Output Signal = lcd_e)
   	PAD symbol "lcd_e" (Pad Signal = lcd_e)
   	PAD symbol "green" (Pad Signal = green)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "blue_OBUF" (Output Signal = blue)
   	PAD symbol "blue" (Pad Signal = blue)
   	PAD symbol "lcd_rw" (Pad Signal = lcd_rw)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=P12) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "red_OBUF" (Output Signal = red)
   	PAD symbol "red" (Pad Signal = red)
   	PAD symbol "lcd_rs" (Pad Signal = lcd_rs)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Jan 29 00:18:18 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=H1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_e_OBUF" (Output Signal = lcd_e)
   	PAD symbol "lcd_e" (Pad Signal = lcd_e)
   	PAD symbol "green" (Pad Signal = green)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "blue_OBUF" (Output Signal = blue)
   	PAD symbol "blue" (Pad Signal = blue)
   	PAD symbol "lcd_rw" (Pad Signal = lcd_rw)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=P12) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "red_OBUF" (Output Signal = red)
   	PAD symbol "red" (Pad Signal = red)
   	PAD symbol "lcd_rs" (Pad Signal = lcd_rs)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   3
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_data
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui

********************************************************************************
At Local date and time: Wed Jan 29 00:33:30 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6-entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\teclado_v1_00_a\data\teclado_v2_1
   _0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_p
   lb_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6-entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0
   .mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 41 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 53 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 63 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 73 - Copying cache
implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 84 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 35 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6-entrega\system.mhs line 84 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 23.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bc1f1fd6) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 26 IOs, 23 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:bc1f1fd6) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bc1f1fd6) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:7e89626e) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7e89626e) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:834c6e0f) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:834c6e0f) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
...................................
..................
Phase 8.4  Local Placement Optimization (Checksum:834c6e0f) REAL time: 6 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:834c6e0f) REAL time: 6 secs 

Phase 10.8  Global Placement
....................................
................................
...............
......................................................................................................................
..........................................................................
............................................................
Phase 10.8  Global Placement (Checksum:608f3ec2) REAL time: 11 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:608f3ec2) REAL time: 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:608f3ec2) REAL time: 11 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:fb9ba05d) REAL time: 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:fb9ba05d) REAL time: 17 secs 

Total REAL time to Placer completion: 17 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,590 out of  15,360   10
  Number of 4 input LUTs:             2,768 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,949 out of   7,680   25
    Number of Slices containing only related logic:   1,949 out of   1,949 100
    Number of Slices containing unrelated logic:          0 out of   1,949   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,883 out of  15,360   18
    Number used as logic:             2,300
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4492 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  23 out of 26     88

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1949 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15362 unrouted;      REAL time: 3 secs 

Phase  2  : 13551 unrouted;      REAL time: 4 secs 

Phase  3  : 4258 unrouted;      REAL time: 5 secs 

Phase  4  : 4646 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1523 |  0.500     |  1.111      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   23 |  0.218     |  0.880      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.453ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.677ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.419ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.875ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 22 secs 

Peak Memory Usage:  4483 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 29 00:35:45 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 29 00:35:47 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Jan 29 00:37:15 2020
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 00:37:30 2020
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing teclado_0.jpg.....
Rasterizing my_plb_rgb_leds_0.jpg.....
Rasterizing my_lcd_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 00:37:38 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6-entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 01:18:30 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J14) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "red_OBUF" (Output Signal = red)
   	PAD symbol "red" (Pad Signal = red)
   	PAD symbol "R<3>" (Pad Signal = R<3>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Jan 29 01:24:46 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(109): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(110): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(111): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings:   7

Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Jan 29 01:25:58 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(109): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(110): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
ERROR:ConstraintSystem:300 - In file: system.ucf(111): Syntax error.  Ensure
   that the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings:   7

Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Jan 29 01:47:33 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6-entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6-entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system.ngc" ...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_microblaze_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_plb_v46_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_bram_block_0_wrapper
.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_uartlite_0_wrapp
er.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_xps_bram_if_cntlr_0_
wrapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_teclado_0_wrapper.ng
c"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_plb_rgb_leds_0_wr
apper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6-entrega/implementation/system_my_lcd_0_wrapper.ngc
"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:58fceb38) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 26 IOs, 23 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:58fceb38) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:58fceb38) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:1b672dd0) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1b672dd0) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:c8d1b467) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c8d1b467) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
...................................
.................
Phase 8.4  Local Placement Optimization (Checksum:c8d1b467) REAL time: 7 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:c8d1b467) REAL time: 7 secs 

Phase 10.8  Global Placement
....................................
....................
...................
...................................................................................
....................................................
....................................................
Phase 10.8  Global Placement (Checksum:e883f50f) REAL time: 11 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:e883f50f) REAL time: 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e883f50f) REAL time: 11 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:307e196c) REAL time: 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:307e196c) REAL time: 17 secs 

Total REAL time to Placer completion: 17 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,590 out of  15,360   10
  Number of 4 input LUTs:             2,768 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,975 out of   7,680   25
    Number of Slices containing only related logic:   1,975 out of   1,975 100
    Number of Slices containing unrelated logic:          0 out of   1,975   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,883 out of  15,360   18
    Number used as logic:             2,300
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4493 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  23 out of 26     88

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1975 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15412 unrouted;      REAL time: 3 secs 

Phase  2  : 13545 unrouted;      REAL time: 4 secs 

Phase  3  : 4142 unrouted;      REAL time: 5 secs 

Phase  4  : 4471 unrouted; (Par is working to improve performance)     REAL time: 5 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 9 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1543 |  0.458     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   24 |  0.252     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.648ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.625ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.330ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.711ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 21 secs 

Peak Memory Usage:  4475 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 29 01:48:32 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 29 01:48:35 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 01:48:54 2020
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Jan 29 01:48:54 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6-entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 01:49:46 2020
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 01:49:46 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6-entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6-entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Jan 29 02:08:52 2020
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:09:28 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_plb_v46_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_bram_block_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_uartlite_0_wrappe
r.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_bram_if_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_teclado_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_plb_rgb_leds_0_wra
pper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_lcd_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:58fceb38) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 26 IOs, 23 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:58fceb38) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:58fceb38) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:1b672dd0) REAL time: 6 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:1b672dd0) REAL time: 6 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:c8d1b467) REAL time: 6 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:c8d1b467) REAL time: 6 secs 

Phase 8.4  Local Placement Optimization
...................................
.................
Phase 8.4  Local Placement Optimization (Checksum:c8d1b467) REAL time: 8 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:c8d1b467) REAL time: 8 secs 

Phase 10.8  Global Placement
....................................
....................
...................
...................................................................................
....................................................
....................................................
Phase 10.8  Global Placement (Checksum:e883f50f) REAL time: 12 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:e883f50f) REAL time: 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e883f50f) REAL time: 12 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:307e196c) REAL time: 18 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:307e196c) REAL time: 18 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,590 out of  15,360   10
  Number of 4 input LUTs:             2,768 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,975 out of   7,680   25
    Number of Slices containing only related logic:   1,975 out of   1,975 100
    Number of Slices containing unrelated logic:          0 out of   1,975   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,883 out of  15,360   18
    Number used as logic:             2,300
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4492 MB
Total REAL time to MAP completion:  19 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  23 out of 26     88

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1975 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15412 unrouted;      REAL time: 3 secs 

Phase  2  : 13545 unrouted;      REAL time: 4 secs 

Phase  3  : 4142 unrouted;      REAL time: 5 secs 

Phase  4  : 4471 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1543 |  0.458     |  1.070      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   24 |  0.252     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.648ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.625ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.330ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.711ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 24 secs 
Total CPU time to PAR completion: 22 secs 

Peak Memory Usage:  4475 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 29 02:10:31 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 29 02:10:34 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:11:13 2020
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:11:13 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:11:50 2020
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:11:51 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:13:02 2020
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:13:09 2020
 make -f system.make exporttosdk started...
make: No se hace nada para `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:13:09 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:16:51 2020
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:16:57 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_plb_v46_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_bram_block_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_uartlite_0_wrappe
r.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_bram_if_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_teclado_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_plb_rgb_leds_0_wra
pper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_lcd_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J14) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "red_OBUF" (Output Signal = red)
   	PAD symbol "red" (Pad Signal = red)
   	PAD symbol "R<3>" (Pad Signal = R<3>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   1
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:17:39 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_plb_v46_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_bram_block_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_uartlite_0_wrappe
r.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_bram_if_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_teclado_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_plb_rgb_leds_0_wra
pper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_lcd_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:85ea8d95) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: R<3>

INFO:Place:834 - Only a subset of IOs are locked. Out of 26 IOs, 22 are locked
   and 4 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:85ea8d95) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:85ea8d95) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:4854d02d) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4854d02d) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:4ecc2bc0) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:4ecc2bc0) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
...................................
.....................
Phase 8.4  Local Placement Optimization (Checksum:4ecc2bc0) REAL time: 7 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:4ecc2bc0) REAL time: 7 secs 

Phase 10.8  Global Placement
...................................
.............
............
.....................................................................................................................
...............................
.............................................
Phase 10.8  Global Placement (Checksum:aabbb90b) REAL time: 11 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:aabbb90b) REAL time: 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:aabbb90b) REAL time: 11 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:5437fcd6) REAL time: 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5437fcd6) REAL time: 17 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         1,590 out of  15,360   10
  Number of 4 input LUTs:             2,768 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,957 out of   7,680   25
    Number of Slices containing only related logic:   1,957 out of   1,957 100
    Number of Slices containing unrelated logic:          0 out of   1,957   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,883 out of  15,360   18
    Number used as logic:             2,300
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4492 MB
Total REAL time to MAP completion:  18 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  22 out of 26     84

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1957 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15370 unrouted;      REAL time: 3 secs 

Phase  2  : 13520 unrouted;      REAL time: 4 secs 

Phase  3  : 4286 unrouted;      REAL time: 5 secs 

Phase  4  : 4597 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 23 secs 

Total REAL time to Router completion: 23 secs 
Total CPU time to Router completion: 21 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1532 |  0.479     |  1.100      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   24 |  0.215     |  0.861      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.056ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.634ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.553ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.957ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 23 secs 
Total CPU time to PAR completion: 21 secs 

Peak Memory Usage:  4480 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 29 02:18:39 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 29 02:18:42 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:19:02 2020
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:19:02 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 02:20:45 2020
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_plb_v46_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_bram_block_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_uartlite_0_wrappe
r.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_bram_if_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_teclado_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_plb_rgb_leds_0_wra
pper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_lcd_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f10cfaab) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f10cfaab) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f10cfaab) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:b3773d43) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b3773d43) REAL time: 5 secs 

Phase 6.4  Local Placement Optimization
.................................
.........................
Phase 6.4  Local Placement Optimization (Checksum:b3773d43) REAL time: 7 secs 

Phase 7.28  Local Placement Optimization
Phase 7.28  Local Placement Optimization (Checksum:b3773d43) REAL time: 7 secs 

Phase 8.8  Global Placement
.....................................
...............
...........
.......................................................................................................
........................................................................................
...........................................................
Phase 8.8  Global Placement (Checksum:52776e7c) REAL time: 11 secs 

Phase 9.29  Local Placement Optimization
Phase 9.29  Local Placement Optimization (Checksum:52776e7c) REAL time: 11 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:52776e7c) REAL time: 11 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:e9009f60) REAL time: 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:e9009f60) REAL time: 18 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,590 out of  15,360   10
  Number of 4 input LUTs:             2,768 out of  15,360   18
Logic Distribution:
  Number of occupied Slices:          1,995 out of   7,680   25
    Number of Slices containing only related logic:   1,995 out of   1,995 100
    Number of Slices containing unrelated logic:          0 out of   1,995   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,883 out of  15,360   18
    Number used as logic:             2,300
    Number used as a route-thru:        115
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 26 out of     173   15
    IOB Flip Flops:                       4
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     2 out of       8   25

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  4492 MB
Total REAL time to MAP completion:  19 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        2 out of 8      25
   Number of External IOBs                  26 out of 173    15
      Number of LOCed IOBs                  26 out of 26    100

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1995 out of 7680   25
      Number of SLICEMs                    236 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 15410 unrouted;      REAL time: 3 secs 

Phase  2  : 13572 unrouted;      REAL time: 4 secs 

Phase  3  : 4051 unrouted;      REAL time: 5 secs 

Phase  4  : 4397 unrouted; (Par is working to improve performance)     REAL time: 7 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 13 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 26 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 26 secs 

Total REAL time to Router completion: 26 secs 
Total CPU time to Router completion: 25 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1543 |  0.454     |  1.069      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   23 |  0.243     |  0.962      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.973ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.657ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.655ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.752ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 27 secs 
Total CPU time to PAR completion: 25 secs 

Peak Memory Usage:  4481 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 29 02:21:49 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 29 02:21:52 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_data
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_e
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_rs
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   lcd_rw
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Deleting Internal port my_lcd_0:lcd_data 
Deleting Internal port my_lcd_0:rw 
Deleting Internal port my_lcd_0:e 
Deleting Internal port my_lcd_0:rs 
my_lcd_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Assigned Driver my_lcd 1.00.a for instance my_lcd_0
my_lcd_0 has been added to the project
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral my_lcd_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Make instance my_lcd_0 port lcd_data_out external with net as port name
Instance my_lcd_0 port lcd_data_out connector undefined, using my_lcd_0_lcd_data_out
Make instance my_lcd_0 port reset2_out external with net as port name
Instance my_lcd_0 port reset2_out connector undefined, using my_lcd_0_reset2_out
Make instance my_lcd_0 port reset_out external with net as port name
Instance my_lcd_0 port reset_out connector undefined, using my_lcd_0_reset_out
Make instance my_lcd_0 port row_clk external with net as port name
Instance my_lcd_0 port row_clk connector undefined, using my_lcd_0_row_clk
Make instance my_lcd_0 port row_serial_out external with net as port name
Instance my_lcd_0 port row_serial_out connector undefined, using my_lcd_0_row_serial_out
Make instance my_lcd_0 port col_clk external with net as port name
Instance my_lcd_0 port col_clk connector undefined, using my_lcd_0_col_clk
Make instance my_lcd_0 port col_serial_out external with net as port name
Instance my_lcd_0 port col_serial_out connector undefined, using my_lcd_0_col_serial_out
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Jan 29 23:13:11 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 22 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 30 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 43 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 55 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 65 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs
line 86 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 37 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4072 - INSTANCE: plb_v46_0, PORT: PLB_Clk - port is driven by a
   sourceless connector - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 30
    
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Jan 29 23:13:43 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 23 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 76 - Copying cache
implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs
line 87 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line
76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 87 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3312 - "C:/Users/Blanzas/Desktop/PR6entrega/pcores/my_lcd_v1_00_a/hdl/vhdl/my_lcd.vhd" Line 524. Undefined symbol 'reset2_out_aux'.
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR6entrega/pcores/my_lcd_v1_00_a/hdl/vhdl/my_lcd.vhd" Line 524. reset2_out_aux: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Blanzas\Desktop\PR6entrega\synthesis\system_my_lcd_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui

********************************************************************************
At Local date and time: Wed Jan 29 23:17:59 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 23 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 76 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line
76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 87 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLParsers:3313 - "C:/Users/Blanzas/Desktop/PR6entrega/pcores/my_lcd_v1_00_a/hdl/vhdl/my_lcd.vhd" Line 524. Undefined symbol 'reset2_out'.  Should it be: reset_out or reset_2out?
ERROR:HDLParsers:1209 - "C:/Users/Blanzas/Desktop/PR6entrega/pcores/my_lcd_v1_00_a/hdl/vhdl/my_lcd.vhd" Line 524. reset2_out: Undefined symbol (last report in this block)
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\Users\Blanzas\Desktop\PR6entrega\synthesis\system_my_lcd_0_wrapper_xst.srp
   for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Jan 29 23:21:25 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 23 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 76 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line
76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 87 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 25.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_plb_v46_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_bram_block_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_uartlite_0_wrappe
r.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_bram_if_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_teclado_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_plb_rgb_leds_0_wra
pper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_lcd_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
ERROR:ConstraintSystem:59 - Constraint <net lcd_row_serial loc=P12;>
   [system.ucf(114)]: NET "lcd_row_serial" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<net lcd_row_serial loc=P12;> [system.ucf(114)]' could not be found and so
   the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <net lcd_row_serial iostandard = LVCMOS25
   ;> [system.ucf(115)]: NET "lcd_row_serial" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     2
  Number of warnings:   8

Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Jan 29 23:27:53 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 23 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 76 - Copying cache
implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs
line 87 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line
76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 87 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_plb_v46_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_bram_block_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_uartlite_0_wrappe
r.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_bram_if_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_teclado_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_plb_rgb_leds_0_wra
pper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_lcd_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1ae04180) REAL time: 5 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: lcd_data_out<2>
   	 Comp: lcd_data_out<1>
   	 Comp: lcd_data_out<0>

INFO:Place:834 - Only a subset of IOs are locked. Out of 29 IOs, 26 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:1ae04180) REAL time: 5 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:1ae04180) REAL time: 5 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:b9bcddd3) REAL time: 6 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:b9bcddd3) REAL time: 6 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:6ebc98e5) REAL time: 6 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:6ebc98e5) REAL time: 6 secs 

Phase 8.4  Local Placement Optimization
.................................
..........................
Phase 8.4  Local Placement Optimization (Checksum:6ebc98e5) REAL time: 8 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:6ebc98e5) REAL time: 8 secs 

Phase 10.8  Global Placement
...................................
.............................................
...........
..............................................................................................................
......................................
.......................................
Phase 10.8  Global Placement (Checksum:40441108) REAL time: 12 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:40441108) REAL time: 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:40441108) REAL time: 12 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:cbc6a772) REAL time: 20 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:cbc6a772) REAL time: 20 secs 

Total REAL time to Placer completion: 20 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         1,696 out of  15,360   11
  Number of 4 input LUTs:             3,338 out of  15,360   21
Logic Distribution:
  Number of occupied Slices:          2,281 out of   7,680   29
    Number of Slices containing only related logic:   2,281 out of   2,281 100
    Number of Slices containing unrelated logic:          0 out of   2,281   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,480 out of  15,360   22
    Number used as logic:             2,550
    Number used as a route-thru:        142
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 29 out of     173   16
    IOB Flip Flops:                       4
    IOB Latches:                          3
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  4503 MB
Total REAL time to MAP completion:  21 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  29 out of 173    16
      Number of LOCed IOBs                  26 out of 29     89

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2281 out of 7680   29
      Number of SLICEMs                    400 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18190 unrouted;      REAL time: 3 secs 

Phase  2  : 15554 unrouted;      REAL time: 4 secs 

Phase  3  : 4659 unrouted;      REAL time: 5 secs 

Phase  4  : 5108 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 20 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 20 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 21 secs 
WARNING:Route:455 - CLK Net:my_lcd_0/my_lcd_0/wff_WFIFO2IP_Data<0> may have excessive skew because 
      3 CLK pins and 5 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 21 secs 
Total CPU time to Router completion: 19 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1716 |  0.456     |  1.072      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   23 |  0.187     |  0.889      |
+---------------------+--------------+------+------+------------+-------------+
|my_lcd_0/my_lcd_0/US |              |      |      |            |             |
|ER_LOGIC_I/bannerDes |              |      |      |            |             |
|         p_i/reloj12 |      BUFGMUX7| No   |   58 |  0.298     |  0.912      |
+---------------------+--------------+------+------+------------+-------------+
|my_lcd_0/my_lcd_0/wf |              |      |      |            |             |
|  f_WFIFO2IP_Data<0> |         Local|      |    8 |  4.340     |  5.792      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.450ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.638ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.316ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.804ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.892ns|     N/A|           0
  lcd_0/my_lcd_0/USER_LOGIC_I/bannerDesp_i/ | HOLD        |     0.771ns|            |       0|           0
  reloj12                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 21 secs 
Total CPU time to PAR completion: 19 secs 

Peak Memory Usage:  4490 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Jan 29 23:30:12 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 2 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Jan 29 23:30:15 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 23:30:59 2020
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 23:31:07 2020
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing teclado_0.jpg.....
Rasterizing my_plb_rgb_leds_0.jpg.....
Rasterizing my_lcd_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Jan 29 23:31:15 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui

********************************************************************************
At Local date and time: Thu Jan 30 00:26:24 2020
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/Blanzas/Desktop/PR6entrega/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0x84018000-0x8401bfff) teclado_0	plb_v46_0
  (0xc5000000-0xc500ffff) my_lcd_0	plb_v46_0
  (0xc9a00000-0xc9a0ffff) my_plb_rgb_leds_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 28 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 29 
INFO:EDK:4130 - IPNAME: teclado, INSTANCE:teclado_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\teclado_v1_00_a\data\teclado_v2_1_
   0.mpd line 30 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: my_plb_rgb_leds, INSTANCE:my_plb_rgb_leds_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_plb_rgb_leds_v1_00_a\data\my_pl
   b_rgb_leds_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 27 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 28 
INFO:EDK:4130 - IPNAME: my_lcd, INSTANCE:my_lcd_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   C:\Users\Blanzas\Desktop\PR6entrega\pcores\my_lcd_v1_00_a\data\my_lcd_v2_1_0.
   mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: teclado_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: my_plb_rgb_leds_0, PARAMETER: C_SPLB_CLK_PERIOD_PS -
   Did not implement clock DRCs for the parameter. Top-level frequency could not
   be propagated to this IP. Please make sure that you have specified the
   frequency of the top-level clock port, and that the clocks are properly
   connected.
INFO:EDK:4060 - INSTANCE: my_lcd_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 23 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 44 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 56 - Copying cache
implementation netlist
IPNAME:teclado INSTANCE:teclado_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 - Copying cache
implementation netlist
IPNAME:my_plb_rgb_leds INSTANCE:my_plb_rgb_leds_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 76 - Copying cache
implementation netlist
IPNAME:my_lcd INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs
line 87 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 38 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:teclado_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 66 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_plb_rgb_leds_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line
76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:my_lcd_0 - C:\Users\Blanzas\Desktop\PR6entrega\system.mhs line 87 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: C:/Users/Blanzas/Desktop/PR6entrega/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/Blanzas/Desktop/PR6entrega/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/Blanzas/Desktop/PR6entrega/implementation/system.ngc"
...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_microblaze_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_plb_v46_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_bram_block_0_wrapper.
ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_uartlite_0_wrappe
r.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_xps_bram_if_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_teclado_0_wrapper.ngc
"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_plb_rgb_leds_0_wra
pper.ngc"...
Loading design module
"C:/Users/Blanzas/Desktop/PR6entrega/implementation/system_my_lcd_0_wrapper.ngc"
...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'my_lcd_0/my_lcd_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKET_FE
   ATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  12 sec
Total CPU time to NGDBUILD completion:   12 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 3 secs 
Total CPU  time at the beginning of Placer: 3 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:47a06158) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: lcd_data_out<2>
   	 Comp: lcd_data_out<1>
   	 Comp: lcd_data_out<0>

INFO:Place:834 - Only a subset of IOs are locked. Out of 29 IOs, 26 are locked
   and 3 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:47a06158) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:47a06158) REAL time: 4 secs 

Phase 4.2  Initial Clock and IO Placement
....
Phase 4.2  Initial Clock and IO Placement (Checksum:849a024b) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:849a024b) REAL time: 5 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:a4c0460d) REAL time: 5 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:a4c0460d) REAL time: 5 secs 

Phase 8.4  Local Placement Optimization
..................................
...........................
Phase 8.4  Local Placement Optimization (Checksum:a4c0460d) REAL time: 7 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:a4c0460d) REAL time: 7 secs 

Phase 10.8  Global Placement
.....................................
..........................................
.........
........................................................................................................................................................................................
........................................
.............................................................
Phase 10.8  Global Placement (Checksum:118b2ec7) REAL time: 12 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:118b2ec7) REAL time: 12 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:118b2ec7) REAL time: 12 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:e60f3a88) REAL time: 22 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:e60f3a88) REAL time: 22 secs 

Total REAL time to Placer completion: 22 secs 
Total CPU  time to Placer completion: 22 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    1
Logic Utilization:
  Number of Slice Flip Flops:         1,696 out of  15,360   11
  Number of 4 input LUTs:             3,341 out of  15,360   21
Logic Distribution:
  Number of occupied Slices:          2,321 out of   7,680   30
    Number of Slices containing only related logic:   2,321 out of   2,321 100
    Number of Slices containing unrelated logic:          0 out of   2,321   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,483 out of  15,360   22
    Number used as logic:             2,553
    Number used as a route-thru:        142
    Number used for Dual Port RAMs:     704
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      84

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 29 out of     173   16
    IOB Flip Flops:                       4
    IOB Latches:                          8
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     3 out of       8   37

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  4504 MB
Total REAL time to MAP completion:  23 secs 
Total CPU time to MAP completion:   23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        3 out of 8      37
   Number of External IOBs                  29 out of 173    16
      Number of LOCed IOBs                  26 out of 29     89

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       2321 out of 7680   30
      Number of SLICEMs                    400 out of 3840   10



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 2 secs 
Finished initial Timing Analysis.  REAL time: 2 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 18236 unrouted;      REAL time: 3 secs 

Phase  2  : 15575 unrouted;      REAL time: 4 secs 

Phase  3  : 4472 unrouted;      REAL time: 5 secs 

Phase  4  : 4882 unrouted; (Par is working to improve performance)     REAL time: 6 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 11 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 12 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 24 secs 
WARNING:Route:455 - CLK Net:my_lcd_0/my_lcd_0/wff_WFIFO2IP_Data<0> may have excessive skew because 
      8 CLK pins and 8 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 24 secs 
Total CPU time to Router completion: 23 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1727 |  0.480     |  1.094      |
+---------------------+--------------+------+------+------------+-------------+
|teclado_0/teclado_0/ |              |      |      |            |             |
|USER_LOGIC_I/reloj12 |              |      |      |            |             |
|                     |      BUFGMUX4| No   |   23 |  0.092     |  0.914      |
+---------------------+--------------+------+------+------------+-------------+
|my_lcd_0/my_lcd_0/US |              |      |      |            |             |
|ER_LOGIC_I/bannerDes |              |      |      |            |             |
|         p_i/reloj12 |      BUFGMUX7| No   |   57 |  0.189     |  0.800      |
+---------------------+--------------+------+------+------------+-------------+
|my_lcd_0/my_lcd_0/wf |              |      |      |            |             |
|  f_WFIFO2IP_Data<0> |         Local|      |   16 |  4.218     |  6.002      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    11.930ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.423ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net tec | SETUP       |         N/A|     5.387ns|     N/A|           0
  lado_0/teclado_0/USER_LOGIC_I/reloj12     | HOLD        |     0.789ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net my_ | SETUP       |         N/A|     5.649ns|     N/A|           0
  lcd_0/my_lcd_0/USER_LOGIC_I/bannerDesp_i/ | HOLD        |     0.822ns|            |       0|           0
  reloj12                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 25 secs 
Total CPU time to PAR completion: 23 secs 

Peak Memory Usage:  4491 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 54
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Thu Jan 30 00:28:50 2020
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 1 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Thu Jan 30 00:28:52 2020

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Thu Jan 30 00:29:17 2020
 make -f system.make exporttosdk started...
Done!

********************************************************************************
At Local date and time: Thu Jan 30 00:29:18 2020
 xsdk.exe -hwspec C:\Users\Blanzas\Desktop\PR6entrega\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui

********************************************************************************
At Local date and time: Thu Jan 30 00:32:14 2020
 make -f system.make bits started...
make: No se hace nada para `bits'.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Blanzas\Desktop\PR6entrega\etc\system.gui
