<img align="right" src="psi_logo.png">
***

# CicNaming

 - VHDL source: [CicNaming](../../hdl/CicNaming.txt)
 - Testbench source: [CicNaming_tb.vhd](../../testbench/CicNaming_tb/CicNaming_tb.vhd)

### Description
*INSERT YOUR TEXT*

### Generics
| Name   | type   | Description   |
|--------|--------|---------------|

### Interfaces
| Name   | In/Out   | Length   | Description   |
|--------|----------|----------|---------------|
