// Seed: 1247573691
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  genvar id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1[1] = 1'b0;
  wire id_4;
  reg
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19;
  reg id_20, id_21;
  always @(1'b0 && 1'b0 * id_12 + id_20 or posedge id_19 or negedge 1)
    if (1'b0) begin
      #1 id_14 = 1 + id_11;
      id_2  <= 1;
      id_18 <= id_15 - 1;
      id_21 <= #1 1;
      assign id_15 = 1'b0 ^ 1;
      id_9 <= 1;
      id_5 = 1;
      id_10 <= 1;
      id_13 = 1;
      #1;
      module_1 <= 1;
      id_14 <= 1;
      id_12 <= 1;
      $display(1, {1, id_19});
      id_11 <= id_19;
    end else begin
      id_18 <= id_14;
      wait (id_6 == 1);
    end
  module_0(
      id_4, id_4, id_4
  );
  wire id_22;
  wire id_23;
endmodule
