
---------- Begin Simulation Statistics ----------
final_tick                                20160532000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216716                       # Simulator instruction rate (inst/s)
host_mem_usage                                4492096                       # Number of bytes of host memory used
host_op_rate                                   375096                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.64                       # Real time elapsed on the host
host_tick_rate                              298060120                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14658440                       # Number of instructions simulated
sim_ops                                      25371153                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020161                       # Number of seconds simulated
sim_ticks                                 20160532000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     83                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              4.032106                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149793                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469157                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2735                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672209                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           97                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        7608495                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.248009                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4763711                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          274                       # TLB misses on write requests
system.cpu0.numCycles                        40321064                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32712569                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               83                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              276                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             49                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              49                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    276                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4658440                       # Number of instructions committed
system.cpu1.committedOps                      9007692                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              8.655461                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2337694                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1149282                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        15442                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     652812                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          496                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23562186                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.115534                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2208288                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          624                       # TLB misses on write requests
system.cpu1.numCycles                        40320946                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             196325      2.18%      2.18% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                7048112     78.25%     80.43% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   273      0.00%     80.43% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                  61942      0.69%     81.12% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 9522      0.11%     81.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.22% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.02%     81.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.24% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.24% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.24% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  9360      0.10%     81.35% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.35% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 31635      0.35%     81.70% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                   816      0.01%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27158      0.30%     82.01% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                25106      0.28%     82.29% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     82.29% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     82.29% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                2458      0.03%     82.32% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     82.32% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     82.32% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     82.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd              186      0.00%     82.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     82.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     82.32% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             2632      0.03%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     82.35% # Class of committed instruction
system.cpu1.op_class_0::MemRead                913764     10.14%     92.49% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               589801      6.55%     99.04% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            53837      0.60%     99.64% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           32587      0.36%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9007692                       # Class of committed instruction
system.cpu1.tickCycles                       16758760                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       138741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        278507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       988348                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2891                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1976761                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2891                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             115908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        30276                       # Transaction distribution
system.membus.trans_dist::CleanEvict           108465                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23858                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23858                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        115908                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       418273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       418273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 418273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10882688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10882688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10882688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            139766                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  139766    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              139766                       # Request fanout histogram
system.membus.reqLayer4.occupancy           430247000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          750473250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4693016                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4693016                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4693016                       # number of overall hits
system.cpu0.icache.overall_hits::total        4693016                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        70631                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         70631                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        70631                       # number of overall misses
system.cpu0.icache.overall_misses::total        70631                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1219966500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1219966500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1219966500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1219966500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4763647                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4763647                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4763647                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4763647                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.014827                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014827                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.014827                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014827                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17272.394558                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17272.394558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17272.394558                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17272.394558                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70615                       # number of writebacks
system.cpu0.icache.writebacks::total            70615                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70631                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70631                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1149335500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1149335500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1149335500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1149335500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014827                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014827                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014827                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014827                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16272.394558                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16272.394558                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16272.394558                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16272.394558                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70615                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4693016                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4693016                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        70631                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        70631                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1219966500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1219966500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4763647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4763647                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.014827                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014827                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17272.394558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17272.394558                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1149335500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1149335500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014827                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014827                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16272.394558                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16272.394558                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999322                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4763647                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70631                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            67.444139                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999322                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999958                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38179807                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38179807                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810407                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810407                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810464                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810464                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290374                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290374                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290431                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290431                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4864617000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4864617000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4864617000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4864617000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100781                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100781                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100895                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100895                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138222                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138222                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138242                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138242                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 16752.935869                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 16752.935869                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 16749.647937                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 16749.647937                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       266848                       # number of writebacks
system.cpu0.dcache.writebacks::total           266848                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10060                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10060                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280371                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280371                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4178392500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4178392500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4179168500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4179168500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133433                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133453                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133453                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14906.114215                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14906.114215                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14905.851532                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14905.851532                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280355                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192678                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192678                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269891                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   4008515000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4008515000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462569                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184532                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14852.347800                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14852.347800                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   3693105500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3693105500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183532                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13758.272237                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13758.272237                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617729                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617729                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20483                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20483                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    856102000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    856102000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032094                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032094                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41795.733047                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41795.733047                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8597                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8597                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11886                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    485287000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    485287000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018624                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40828.453643                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40828.453643                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       776000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       776000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 13614.035088                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13614.035088                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999364                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090835                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280371                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.457387                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999364                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999960                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087531                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087531                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1796141                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1796141                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1796141                       # number of overall hits
system.cpu1.icache.overall_hits::total        1796141                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       411988                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        411988                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       411988                       # number of overall misses
system.cpu1.icache.overall_misses::total       411988                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10248794000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10248794000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10248794000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10248794000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2208129                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2208129                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2208129                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2208129                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.186578                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.186578                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.186578                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.186578                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24876.438149                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24876.438149                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24876.438149                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24876.438149                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       411971                       # number of writebacks
system.cpu1.icache.writebacks::total           411971                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       411988                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       411988                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       411988                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       411988                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9836807000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9836807000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9836807000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9836807000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.186578                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.186578                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.186578                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.186578                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23876.440576                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23876.440576                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23876.440576                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23876.440576                       # average overall mshr miss latency
system.cpu1.icache.replacements                411971                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1796141                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1796141                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       411988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       411988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10248794000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10248794000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2208129                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2208129                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.186578                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.186578                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24876.438149                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24876.438149                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       411988                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       411988                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9836807000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9836807000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.186578                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.186578                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23876.440576                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23876.440576                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999290                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2208128                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           411987                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.359703                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999290                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18077019                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18077019                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1457472                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1457472                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1458364                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1458364                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       274035                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        274035                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       275193                       # number of overall misses
system.cpu1.dcache.overall_misses::total       275193                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   8520669000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8520669000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   8520669000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8520669000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1731507                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1731507                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1733557                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1733557                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.158264                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158264                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.158745                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158745                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 31093.360337                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31093.360337                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 30962.520849                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30962.520849                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       104224                       # number of writebacks
system.cpu1.dcache.writebacks::total           104224                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        49648                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        49648                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        49648                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        49648                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       224387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       224387                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       225423                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       225423                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   6611449000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6611449000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   6666457500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6666457500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.129591                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.129591                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.130035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.130035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 29464.492150                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29464.492150                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 29573.102567                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29573.102567                       # average overall mshr miss latency
system.cpu1.dcache.replacements                225407                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       939887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         939887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       169234                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       169234                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   4991174000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4991174000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1109121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1109121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152584                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152584                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 29492.737866                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29492.737866                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         5841                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5841                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       163393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       163393                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   4658010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4658010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 28508.014419                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28508.014419                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       517585                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        517585                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       104801                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       104801                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3529495000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3529495000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       622386                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       622386                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.168386                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.168386                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 33678.066049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33678.066049                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        43807                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        43807                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        60994                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        60994                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1953439000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1953439000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.098000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.098000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 32026.740335                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32026.740335                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          892                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          892                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1158                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1158                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2050                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.564878                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.564878                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1036                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     55008500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     55008500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505366                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 53097.007722                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 53097.007722                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999335                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1683787                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           225423                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.469455                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999335                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14093879                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14093879                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               67202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              268138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              342822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              170485                       # number of demand (read+write) hits
system.l2.demand_hits::total                   848647                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              67202                       # number of overall hits
system.l2.overall_hits::.cpu0.data             268138                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             342822                       # number of overall hits
system.l2.overall_hits::.cpu1.data             170485                       # number of overall hits
system.l2.overall_hits::total                  848647                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              3429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             12233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             69166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             54938                       # number of demand (read+write) misses
system.l2.demand_misses::total                 139766                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             3429                       # number of overall misses
system.l2.overall_misses::.cpu0.data            12233                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            69166                       # number of overall misses
system.l2.overall_misses::.cpu1.data            54938                       # number of overall misses
system.l2.overall_misses::total                139766                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    281717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    927932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   5547196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   4495800000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11252645000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    281717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    927932000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   5547196000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   4495800000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11252645000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280371                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          411988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          225423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988413                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280371                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         411988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         225423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988413                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.048548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.043631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.167884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.243711                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141404                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.048548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.043631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.167884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.243711                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141404                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82157.188685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 75854.818932                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80201.197120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81834.067494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80510.603437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82157.188685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 75854.818932                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80201.197120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81834.067494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80510.603437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               30276                       # number of writebacks
system.l2.writebacks::total                     30276                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         3429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        12233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        69166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        54938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            139766                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         3429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        12233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        69166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        54938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           139766                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    247427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    805602000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   4855536000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3946420000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9854985000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    247427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    805602000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   4855536000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3946420000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9854985000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.048548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.043631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.167884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.243711                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141404                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.048548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.043631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.167884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.243711                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141404                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72157.188685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 65854.818932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70201.197120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71834.067494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70510.603437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72157.188685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 65854.818932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70201.197120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71834.067494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70510.603437                       # average overall mshr miss latency
system.l2.replacements                         139846                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       371072                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           371072                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       371072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       371072                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       482586                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           482586                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       482586                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       482586                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1787                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1787                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             6771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            42282                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           5115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23858                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    394019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1399428000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1793447500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        61025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.430338                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.307136                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.327221                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77032.160313                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 74664.034573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75171.745327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         5115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23858                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    342869500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1211998000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1554867500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.430338                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.307136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.327221                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67032.160313                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 64664.034573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65171.745327                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         67202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        342822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             410024                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         3429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        69166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            72595                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    281717000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   5547196000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5828913000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       411988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         482619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.048548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.167884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.150419                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82157.188685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80201.197120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80293.587713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         3429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        69166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        72595                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    247427000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   4855536000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5102963000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.048548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.167884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.150419                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72157.188685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70201.197120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70293.587713                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       261367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       128203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        36195                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    533912500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3096372000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3630284500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       164398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        432883                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026512                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.220167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 75008.780556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85546.953999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83815.124789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        36195                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    462732500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2734422000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3197154500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026512                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.220167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 65008.780556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75546.953999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73815.124789                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.553657                       # Cycle average of tags in use
system.l2.tags.total_refs                     1974974                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    140870                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.019834                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.372857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       82.692734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      549.728993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      116.164778                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      191.594294                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.080442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.536845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.113442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.187104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998588                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15954958                       # Number of tag accesses
system.l2.tags.data_accesses                 15954958                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        219456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        782912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       4426624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       3516032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8945024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       219456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      4426624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4646080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1937664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1937664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           3429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          12233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          69166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          54938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              139766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        30276                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              30276                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10885427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         38833896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        219568809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        174401747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             443689879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10885427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    219568809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        230454236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96111749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96111749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96111749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10885427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        38833896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       219568809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       174401747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            539801628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      3429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     10217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     69166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     49982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000976400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1597                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1597                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              298514                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      139766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      30276                       # Number of write requests accepted
system.mem_ctrls.readBursts                    139766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    30276                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6972                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3891                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1412                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1689146750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  663970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4179034250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12720.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31470.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    81340                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21752                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                139766                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                30276                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.697567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.906138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.156405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29437     52.52%     52.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14926     26.63%     79.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5126      9.15%     88.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2083      3.72%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          954      1.70%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          612      1.09%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          427      0.76%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          379      0.68%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2108      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56052                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      82.934252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.941174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.664341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1165     72.95%     72.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          167     10.46%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           62      3.88%     87.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           64      4.01%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           31      1.94%     93.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           36      2.25%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           19      1.19%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           15      0.94%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           10      0.63%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            6      0.38%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            7      0.44%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.25%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.19%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.19%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.19%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1597                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.502192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.479118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.893180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1198     75.02%     75.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      1.69%     76.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              344     21.54%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      1.57%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1597                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8498816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  446208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1686656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8945024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1937664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       421.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    443.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20160468000                       # Total gap between requests
system.mem_ctrls.avgGap                     118561.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       219456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       653888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      4426624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      3198848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1686656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10885427.031389847398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 32434064.735990103334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 219568808.997699081898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 158668828.778923094273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83661284.335155442357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         3429                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        12233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        69166                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        54938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        30276                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    106832500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    322363750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2018760500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1731077500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 492078056000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31155.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26351.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29187.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31509.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16253073.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            176900640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             94021125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           381711540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           69337260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1591302960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8160116580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        869967360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11343357465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.651693                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2180685750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    673140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17306706250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            223339200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            118696215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           566437620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           68230620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1591302960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8490453240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        591789120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11650248975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.874085                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1461291500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    673140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18026100500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            915501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       401348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       482586                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          244260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            72911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           72911                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        482619                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       432883                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       211877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1235946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       676253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2965173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9039744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     35022016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     52733312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21097408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              117892480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          139846                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1937664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1128259                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050555                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1125368     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2891      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1128259                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1842038500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         338445876                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         618290877                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420719673                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         105986919                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20160532000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
