// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fft_stage_130_HH_
#define _fft_stage_130_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fft_streaming_muldEe.h"
#include "fft_streaming_maceOg.h"
#include "fft_streaming_macfYi.h"
#include "fft_streaming_mulg8j.h"
#include "fft_stage_127_W_rbkb.h"
#include "fft_stage_127_W_icud.h"

namespace ap_rtl {

struct fft_stage_130 : public sc_module {
    // Port declarations 35
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > X_R_4_V_address0;
    sc_out< sc_logic > X_R_4_V_ce0;
    sc_in< sc_lv<22> > X_R_4_V_q0;
    sc_out< sc_lv<10> > X_R_4_V_address1;
    sc_out< sc_logic > X_R_4_V_ce1;
    sc_in< sc_lv<22> > X_R_4_V_q1;
    sc_out< sc_lv<10> > X_I_4_V_address0;
    sc_out< sc_logic > X_I_4_V_ce0;
    sc_in< sc_lv<22> > X_I_4_V_q0;
    sc_out< sc_lv<10> > X_I_4_V_address1;
    sc_out< sc_logic > X_I_4_V_ce1;
    sc_in< sc_lv<22> > X_I_4_V_q1;
    sc_out< sc_lv<10> > Out_R_5_V_address0;
    sc_out< sc_logic > Out_R_5_V_ce0;
    sc_out< sc_logic > Out_R_5_V_we0;
    sc_out< sc_lv<22> > Out_R_5_V_d0;
    sc_out< sc_lv<10> > Out_R_5_V_address1;
    sc_out< sc_logic > Out_R_5_V_ce1;
    sc_out< sc_logic > Out_R_5_V_we1;
    sc_out< sc_lv<22> > Out_R_5_V_d1;
    sc_out< sc_lv<10> > Out_I_5_V_address0;
    sc_out< sc_logic > Out_I_5_V_ce0;
    sc_out< sc_logic > Out_I_5_V_we0;
    sc_out< sc_lv<22> > Out_I_5_V_d0;
    sc_out< sc_lv<10> > Out_I_5_V_address1;
    sc_out< sc_logic > Out_I_5_V_ce1;
    sc_out< sc_logic > Out_I_5_V_we1;
    sc_out< sc_lv<22> > Out_I_5_V_d1;


    // Module declarations
    fft_stage_130(sc_module_name name);
    SC_HAS_PROCESS(fft_stage_130);

    ~fft_stage_130();

    sc_trace_file* mVcdFile;

    fft_stage_127_W_rbkb* W_real_V57_U;
    fft_stage_127_W_icud* W_imag_V49_U;
    fft_streaming_muldEe<1,1,13,22,33>* fft_streaming_muldEe_U39;
    fft_streaming_maceOg<1,1,12,22,33,33>* fft_streaming_maceOg_U40;
    fft_streaming_macfYi<1,1,13,22,33,33>* fft_streaming_macfYi_U41;
    fft_streaming_mulg8j<1,1,12,22,33>* fft_streaming_mulg8j_U42;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > W_real_V57_address0;
    sc_signal< sc_logic > W_real_V57_ce0;
    sc_signal< sc_lv<13> > W_real_V57_q0;
    sc_signal< sc_lv<9> > W_imag_V49_address0;
    sc_signal< sc_logic > W_imag_V49_ce0;
    sc_signal< sc_lv<12> > W_imag_V49_q0;
    sc_signal< sc_lv<10> > indvar_flatten_reg_192;
    sc_signal< sc_lv<5> > j_0_reg_203;
    sc_signal< sc_lv<6> > t_0_reg_214;
    sc_signal< sc_lv<1> > icmp_ln47_fu_237_p2;
    sc_signal< sc_lv<1> > icmp_ln47_reg_426;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln47_reg_426_pp0_iter1_reg;
    sc_signal< sc_lv<10> > add_ln47_fu_243_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > select_ln47_12_fu_295_p3;
    sc_signal< sc_lv<5> > select_ln47_12_reg_445;
    sc_signal< sc_lv<10> > i_fu_307_p3;
    sc_signal< sc_lv<10> > i_reg_450;
    sc_signal< sc_lv<64> > zext_ln58_fu_321_p1;
    sc_signal< sc_lv<64> > zext_ln58_reg_455;
    sc_signal< sc_lv<64> > zext_ln58_reg_455_pp0_iter1_reg;
    sc_signal< sc_lv<6> > t_fu_326_p2;
    sc_signal< sc_lv<13> > W_real_V57_load_reg_472;
    sc_signal< sc_lv<12> > W_imag_V49_load_reg_477;
    sc_signal< sc_lv<22> > X_R_4_V_load_reg_482;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<64> > zext_ln60_fu_332_p1;
    sc_signal< sc_lv<64> > zext_ln60_reg_492;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<5> > ap_phi_mux_j_0_phi_fu_207_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln47_fu_289_p1;
    sc_signal< sc_lv<4> > trunc_ln54_fu_225_p1;
    sc_signal< sc_lv<1> > icmp_ln50_fu_249_p2;
    sc_signal< sc_lv<5> > add_ln47_5_fu_263_p2;
    sc_signal< sc_lv<4> > trunc_ln54_5_fu_269_p1;
    sc_signal< sc_lv<9> > k_mid1_fu_273_p3;
    sc_signal< sc_lv<9> > k_fu_229_p3;
    sc_signal< sc_lv<9> > select_ln47_11_fu_281_p3;
    sc_signal< sc_lv<6> > select_ln47_fu_255_p3;
    sc_signal< sc_lv<5> > trunc_ln51_fu_303_p1;
    sc_signal< sc_lv<10> > i_lower_fu_315_p2;
    sc_signal< sc_lv<33> > grp_fu_402_p3;
    sc_signal< sc_lv<33> > grp_fu_411_p3;
    sc_signal< sc_lv<22> > temp_R_V_fu_350_p4;
    sc_signal< sc_lv<22> > temp_I_V_fu_359_p4;
    sc_signal< sc_lv<13> > mul_ln700_fu_396_p0;
    sc_signal< sc_lv<33> > sext_ln47_fu_337_p1;
    sc_signal< sc_lv<22> > mul_ln700_fu_396_p1;
    sc_signal< sc_lv<33> > sext_ln1118_fu_343_p1;
    sc_signal< sc_lv<12> > grp_fu_402_p0;
    sc_signal< sc_lv<33> > sext_ln47_4_fu_340_p1;
    sc_signal< sc_lv<22> > grp_fu_402_p1;
    sc_signal< sc_lv<33> > sext_ln1118_8_fu_346_p1;
    sc_signal< sc_lv<33> > mul_ln700_fu_396_p2;
    sc_signal< sc_lv<13> > grp_fu_411_p0;
    sc_signal< sc_lv<22> > grp_fu_411_p1;
    sc_signal< sc_lv<33> > mul_ln1192_fu_419_p2;
    sc_signal< sc_lv<12> > mul_ln1192_fu_419_p0;
    sc_signal< sc_lv<22> > mul_ln1192_fu_419_p1;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_10;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Out_I_5_V_address0();
    void thread_Out_I_5_V_address1();
    void thread_Out_I_5_V_ce0();
    void thread_Out_I_5_V_ce1();
    void thread_Out_I_5_V_d0();
    void thread_Out_I_5_V_d1();
    void thread_Out_I_5_V_we0();
    void thread_Out_I_5_V_we1();
    void thread_Out_R_5_V_address0();
    void thread_Out_R_5_V_address1();
    void thread_Out_R_5_V_ce0();
    void thread_Out_R_5_V_ce1();
    void thread_Out_R_5_V_d0();
    void thread_Out_R_5_V_d1();
    void thread_Out_R_5_V_we0();
    void thread_Out_R_5_V_we1();
    void thread_W_imag_V49_address0();
    void thread_W_imag_V49_ce0();
    void thread_W_real_V57_address0();
    void thread_W_real_V57_ce0();
    void thread_X_I_4_V_address0();
    void thread_X_I_4_V_address1();
    void thread_X_I_4_V_ce0();
    void thread_X_I_4_V_ce1();
    void thread_X_R_4_V_address0();
    void thread_X_R_4_V_address1();
    void thread_X_R_4_V_ce0();
    void thread_X_R_4_V_ce1();
    void thread_add_ln47_5_fu_263_p2();
    void thread_add_ln47_fu_243_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_j_0_phi_fu_207_p4();
    void thread_ap_ready();
    void thread_grp_fu_402_p0();
    void thread_grp_fu_402_p1();
    void thread_grp_fu_411_p0();
    void thread_grp_fu_411_p1();
    void thread_i_fu_307_p3();
    void thread_i_lower_fu_315_p2();
    void thread_icmp_ln47_fu_237_p2();
    void thread_icmp_ln50_fu_249_p2();
    void thread_k_fu_229_p3();
    void thread_k_mid1_fu_273_p3();
    void thread_mul_ln1192_fu_419_p0();
    void thread_mul_ln1192_fu_419_p1();
    void thread_mul_ln700_fu_396_p0();
    void thread_mul_ln700_fu_396_p1();
    void thread_select_ln47_11_fu_281_p3();
    void thread_select_ln47_12_fu_295_p3();
    void thread_select_ln47_fu_255_p3();
    void thread_sext_ln1118_8_fu_346_p1();
    void thread_sext_ln1118_fu_343_p1();
    void thread_sext_ln47_4_fu_340_p1();
    void thread_sext_ln47_fu_337_p1();
    void thread_t_fu_326_p2();
    void thread_temp_I_V_fu_359_p4();
    void thread_temp_R_V_fu_350_p4();
    void thread_trunc_ln51_fu_303_p1();
    void thread_trunc_ln54_5_fu_269_p1();
    void thread_trunc_ln54_fu_225_p1();
    void thread_zext_ln47_fu_289_p1();
    void thread_zext_ln58_fu_321_p1();
    void thread_zext_ln60_fu_332_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
