Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Feb  3 13:13:47 2019
| Host         : corelink218 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_utilization -hierarchical -file reports_ZERO_RISCY/pulpino_top.utilization.rpt
| Design       : pulpino_top
| Device       : 7a35ticsg324-1L
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                       Instance                       |                               Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| pulpino_top                                          |                                                              (top) |      14764 |      14761 |       0 |    3 | 12243 |     13 |      0 |            1 |
|   (pulpino_top)                                      |                                                              (top) |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|   axi4_eflash_ctrl                                   |                                                        eflash_ctrl |        117 |        117 |       0 |    0 |   134 |      0 |      0 |            0 |
|   axi_interconnect_i                                 |                                                 axi_node_intf_wrap |        886 |        886 |       0 |    0 |   389 |      0 |      0 |            0 |
|     axi_node_i                                       |                                                           axi_node |        886 |        886 |       0 |    0 |   389 |      0 |      0 |            0 |
|       _REQ_BLOCK_GEN[0].REQ_BLOCK                    |                                                  axi_request_block |         95 |         95 |       0 |    0 |    38 |      0 |      0 |            0 |
|         AR_ALLOCATOR                                 |                                               axi_AR_allocator_170 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                            axi_ArbitrationTree_177 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                axi_RR_Flag_Req_178 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         AW_ALLOCATOR                                 |                                               axi_AW_allocator_171 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                            axi_ArbitrationTree_175 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                axi_RR_Flag_Req_176 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DW_ALLOC                                     |                                               axi_DW_allocator_172 |         92 |         92 |       0 |    0 |    34 |      0 |      0 |            0 |
|           (DW_ALLOC)                                 |                                               axi_DW_allocator_172 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           MASTER_ID_FIFO                             |                                   generic_fifo__parameterized9_173 |         92 |         92 |       0 |    0 |    33 |      0 |      0 |            0 |
|             (MASTER_ID_FIFO)                         |                                   generic_fifo__parameterized9_173 |         91 |         91 |       0 |    0 |    32 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_174 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       _REQ_BLOCK_GEN[1].REQ_BLOCK                    |                                              axi_request_block_120 |        101 |        101 |       0 |    0 |    38 |      0 |      0 |            0 |
|         AR_ALLOCATOR                                 |                                               axi_AR_allocator_161 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                            axi_ArbitrationTree_168 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                axi_RR_Flag_Req_169 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         AW_ALLOCATOR                                 |                                               axi_AW_allocator_162 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                            axi_ArbitrationTree_166 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                axi_RR_Flag_Req_167 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DW_ALLOC                                     |                                               axi_DW_allocator_163 |         99 |         99 |       0 |    0 |    34 |      0 |      0 |            0 |
|           (DW_ALLOC)                                 |                                               axi_DW_allocator_163 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           MASTER_ID_FIFO                             |                                   generic_fifo__parameterized9_164 |         99 |         99 |       0 |    0 |    33 |      0 |      0 |            0 |
|             (MASTER_ID_FIFO)                         |                                   generic_fifo__parameterized9_164 |         97 |         97 |       0 |    0 |    32 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_165 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|       _REQ_BLOCK_GEN[2].REQ_BLOCK                    |                                              axi_request_block_121 |         97 |         97 |       0 |    0 |    38 |      0 |      0 |            0 |
|         AR_ALLOCATOR                                 |                                               axi_AR_allocator_152 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                            axi_ArbitrationTree_159 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                axi_RR_Flag_Req_160 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         AW_ALLOCATOR                                 |                                               axi_AW_allocator_153 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                            axi_ArbitrationTree_157 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                axi_RR_Flag_Req_158 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DW_ALLOC                                     |                                               axi_DW_allocator_154 |         92 |         92 |       0 |    0 |    34 |      0 |      0 |            0 |
|           (DW_ALLOC)                                 |                                               axi_DW_allocator_154 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           MASTER_ID_FIFO                             |                                   generic_fifo__parameterized9_155 |         92 |         92 |       0 |    0 |    33 |      0 |      0 |            0 |
|             (MASTER_ID_FIFO)                         |                                   generic_fifo__parameterized9_155 |         91 |         91 |       0 |    0 |    32 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_156 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       _REQ_BLOCK_GEN[3].REQ_BLOCK                    |                                              axi_request_block_122 |        104 |        104 |       0 |    0 |    38 |      0 |      0 |            0 |
|         AR_ALLOCATOR                                 |                                                   axi_AR_allocator |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                            axi_ArbitrationTree_150 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                axi_RR_Flag_Req_151 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         AW_ALLOCATOR                                 |                                                   axi_AW_allocator |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           AW_ARB_TREE                                |                                                axi_ArbitrationTree |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                                    axi_RR_Flag_Req |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DW_ALLOC                                     |                                                   axi_DW_allocator |        102 |        102 |       0 |    0 |    34 |      0 |      0 |            0 |
|           (DW_ALLOC)                                 |                                                   axi_DW_allocator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           MASTER_ID_FIFO                             |                                       generic_fifo__parameterized9 |        102 |        102 |       0 |    0 |    33 |      0 |      0 |            0 |
|             (MASTER_ID_FIFO)                         |                                       generic_fifo__parameterized9 |        100 |        100 |       0 |    0 |    32 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_149 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|       _RESP_BLOCK_GEN[0].RESP_BLOCK                  |                                                 axi_response_block |        196 |        196 |       0 |    0 |    79 |      0 |      0 |            0 |
|         AR_ADDR_DEC                                  |                                         axi_address_decoder_AR_138 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         AW_ADDR_DEC                                  |                                         axi_address_decoder_AW_139 |         70 |         70 |       0 |    0 |     2 |      0 |      0 |            0 |
|         BR_ALLOC                                     |                                               axi_BR_allocator_140 |         50 |         50 |       0 |    0 |    22 |      0 |      0 |            0 |
|           (BR_ALLOC)                                 |                                               axi_BR_allocator_140 |         48 |         48 |       0 |    0 |    20 |      0 |      0 |            0 |
|           ARB_TREE.BR_ARB_TREE                       |                            axi_ArbitrationTree__parameterized1_147 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                axi_RR_Flag_Req__parameterized0_148 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         BW_ALLOC                                     |                                               axi_BW_allocator_141 |         23 |         23 |       0 |    0 |    13 |      0 |      0 |            0 |
|           (BW_ALLOC)                                 |                                               axi_BW_allocator_141 |         22 |         22 |       0 |    0 |    11 |      0 |      0 |            0 |
|           ARB_TREE.BW_ARB_TREE                       |                            axi_ArbitrationTree__parameterized0_145 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                axi_RR_Flag_Req__parameterized0_146 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DW_ADDR_DEC                                  |                                         axi_address_decoder_DW_142 |         52 |         52 |       0 |    0 |    41 |      0 |      0 |            0 |
|           MASTER_ID_FIFO                             |                                  generic_fifo__parameterized10_143 |         52 |         52 |       0 |    0 |    41 |      0 |      0 |            0 |
|             (MASTER_ID_FIFO)                         |                                  generic_fifo__parameterized10_143 |         51 |         51 |       0 |    0 |    40 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_144 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       _RESP_BLOCK_GEN[1].RESP_BLOCK                  |                                             axi_response_block_123 |        148 |        148 |       0 |    0 |    79 |      0 |      0 |            0 |
|         AR_ADDR_DEC                                  |                                         axi_address_decoder_AR_127 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         AW_ADDR_DEC                                  |                                         axi_address_decoder_AW_128 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |            0 |
|         BR_ALLOC                                     |                                               axi_BR_allocator_129 |         51 |         51 |       0 |    0 |    22 |      0 |      0 |            0 |
|           (BR_ALLOC)                                 |                                               axi_BR_allocator_129 |         49 |         49 |       0 |    0 |    20 |      0 |      0 |            0 |
|           ARB_TREE.BR_ARB_TREE                       |                            axi_ArbitrationTree__parameterized1_136 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                axi_RR_Flag_Req__parameterized0_137 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         BW_ALLOC                                     |                                               axi_BW_allocator_130 |         26 |         26 |       0 |    0 |    13 |      0 |      0 |            0 |
|           (BW_ALLOC)                                 |                                               axi_BW_allocator_130 |         22 |         22 |       0 |    0 |    11 |      0 |      0 |            0 |
|           ARB_TREE.BW_ARB_TREE                       |                            axi_ArbitrationTree__parameterized0_134 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                axi_RR_Flag_Req__parameterized0_135 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DW_ADDR_DEC                                  |                                         axi_address_decoder_DW_131 |         56 |         56 |       0 |    0 |    41 |      0 |      0 |            0 |
|           MASTER_ID_FIFO                             |                                  generic_fifo__parameterized10_132 |         56 |         56 |       0 |    0 |    41 |      0 |      0 |            0 |
|             (MASTER_ID_FIFO)                         |                                  generic_fifo__parameterized10_132 |         55 |         55 |       0 |    0 |    40 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_133 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       _RESP_BLOCK_GEN[2].RESP_BLOCK                  |                                             axi_response_block_124 |        145 |        145 |       0 |    0 |    79 |      0 |      0 |            0 |
|         AR_ADDR_DEC                                  |                                             axi_address_decoder_AR |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         AW_ADDR_DEC                                  |                                             axi_address_decoder_AW |         11 |         11 |       0 |    0 |     2 |      0 |      0 |            0 |
|         BR_ALLOC                                     |                                                   axi_BR_allocator |         53 |         53 |       0 |    0 |    22 |      0 |      0 |            0 |
|           (BR_ALLOC)                                 |                                                   axi_BR_allocator |         49 |         49 |       0 |    0 |    20 |      0 |      0 |            0 |
|           ARB_TREE.BR_ARB_TREE                       |                                axi_ArbitrationTree__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                axi_RR_Flag_Req__parameterized0_126 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|         BW_ALLOC                                     |                                                   axi_BW_allocator |         25 |         25 |       0 |    0 |    13 |      0 |      0 |            0 |
|           (BW_ALLOC)                                 |                                                   axi_BW_allocator |         24 |         24 |       0 |    0 |    11 |      0 |      0 |            0 |
|           ARB_TREE.BW_ARB_TREE                       |                                axi_ArbitrationTree__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             RR_REQ                                   |                                    axi_RR_Flag_Req__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         DW_ADDR_DEC                                  |                                             axi_address_decoder_DW |         55 |         55 |       0 |    0 |    41 |      0 |      0 |            0 |
|           MASTER_ID_FIFO                             |                                      generic_fifo__parameterized10 |         55 |         55 |       0 |    0 |    41 |      0 |      0 |            0 |
|             (MASTER_ID_FIFO)                         |                                      generic_fifo__parameterized10 |         54 |         54 |       0 |    0 |    40 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_125 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|   core_region_i                                      |                                                        core_region |       5109 |       5106 |       0 |    3 |  3462 |     13 |      0 |            1 |
|     (core_region_i)                                  |                                                        core_region |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     CORE.RISCV_CORE                                  |                                                     zeroriscy_core |       2733 |       2733 |       0 |    0 |  1603 |      0 |      0 |            1 |
|       (CORE.RISCV_CORE)                              |                                                     zeroriscy_core |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       core_clock_gate_i                              |                                           cluster_clock_gating_119 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       cs_registers_i                                 |                                             zeroriscy_cs_registers |         56 |         56 |       0 |    0 |    86 |      0 |      0 |            0 |
|       debug_unit_i                                   |                                               zeroriscy_debug_unit |        152 |        152 |       0 |    0 |    66 |      0 |      0 |            0 |
|       ex_block_i                                     |                                                 zeroriscy_ex_block |        380 |        380 |       0 |    0 |   140 |      0 |      0 |            1 |
|         alu_i                                        |                                                      zeroriscy_alu |         25 |         25 |       0 |    0 |     0 |      0 |      0 |            0 |
|         multdiv_fast.multdiv_i                       |                                             zeroriscy_multdiv_fast |        355 |        355 |       0 |    0 |   140 |      0 |      0 |            1 |
|       id_stage_i                                     |                                                 zeroriscy_id_stage |        881 |        881 |       0 |    0 |  1005 |      0 |      0 |            0 |
|         (id_stage_i)                                 |                                                 zeroriscy_id_stage |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         controller_i                                 |                                               zeroriscy_controller |        189 |        189 |       0 |    0 |     4 |      0 |      0 |            0 |
|         int_controller_i                             |                                           zeroriscy_int_controller |          6 |          6 |       0 |    0 |     7 |      0 |      0 |            0 |
|         registers_i                                  |                                            zeroriscy_register_file |        686 |        686 |       0 |    0 |   992 |      0 |      0 |            0 |
|       if_stage_i                                     |                                                 zeroriscy_if_stage |       1132 |       1132 |       0 |    0 |   230 |      0 |      0 |            0 |
|         (if_stage_i)                                 |                                                 zeroriscy_if_stage |        691 |        691 |       0 |    0 |    66 |      0 |      0 |            0 |
|         prefetch_buffer_i                            |                                          zeroriscy_prefetch_buffer |        441 |        441 |       0 |    0 |   164 |      0 |      0 |            0 |
|           (prefetch_buffer_i)                        |                                          zeroriscy_prefetch_buffer |         35 |         35 |       0 |    0 |    33 |      0 |      0 |            0 |
|           fifo_i                                     |                                               zeroriscy_fetch_fifo |        406 |        406 |       0 |    0 |   131 |      0 |      0 |            0 |
|       load_store_unit_i                              |                                          zeroriscy_load_store_unit |        132 |        132 |       0 |    0 |    74 |      0 |      0 |            0 |
|     adv_dbg_if_i                                     |                                                         adv_dbg_if |        723 |        723 |       0 |    0 |   467 |      0 |      0 |            0 |
|       cluster_tap_i                                  |                                                       adbg_tap_top |         43 |         43 |       0 |    0 |    58 |      0 |      0 |            0 |
|       dbg_module_i                                   |                                                           adbg_top |        680 |        680 |       0 |    0 |   409 |      0 |      0 |            0 |
|         (dbg_module_i)                               |                                                           adbg_top |          1 |          1 |       0 |    0 |    62 |      0 |      0 |            0 |
|         i_dbg_axi                                    |                                                    adbg_axi_module |        568 |        568 |       0 |    0 |   273 |      0 |      0 |            0 |
|           (i_dbg_axi)                                |                                                    adbg_axi_module |         69 |         69 |       0 |    0 |   128 |      0 |      0 |            0 |
|           axi_biu_i                                  |                                                       adbg_axi_biu |        473 |        473 |       0 |    0 |   113 |      0 |      0 |            0 |
|           axi_crc_i                                  |                                                     adbg_crc32_118 |         26 |         26 |       0 |    0 |    32 |      0 |      0 |            0 |
|         i_dbg_cpu_or1k                               |                                                   adbg_or1k_module |        111 |        111 |       0 |    0 |    74 |      0 |      0 |            0 |
|           (i_dbg_cpu_or1k)                           |                                                   adbg_or1k_module |         27 |         27 |       0 |    0 |    31 |      0 |      0 |            0 |
|           or1k_biu_i                                 |                                                      adbg_or1k_biu |         55 |         55 |       0 |    0 |    10 |      0 |      0 |            0 |
|           or1k_crc_i                                 |                                                         adbg_crc32 |         25 |         25 |       0 |    0 |    32 |      0 |      0 |            0 |
|           or1k_statusreg_i                           |                                               adbg_or1k_status_reg |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|     axi_slice_core2axi                               |                                                     axi_slice_wrap |        510 |        510 |       0 |    0 |   290 |      0 |      0 |            0 |
|       WITH_SLICE.axi_slice_i                         |                                                          axi_slice |        510 |        510 |       0 |    0 |   290 |      0 |      0 |            0 |
|         ar_buffer_i                                  |                                                      axi_ar_buffer |        170 |        170 |       0 |    0 |    69 |      0 |      0 |            0 |
|           buffer_i                                   |                                                   generic_fifo_116 |        170 |        170 |       0 |    0 |    69 |      0 |      0 |            0 |
|             (buffer_i)                               |                                                   generic_fifo_116 |        169 |        169 |       0 |    0 |    68 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_117 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         aw_buffer_i                                  |                                                      axi_aw_buffer |        216 |        216 |       0 |    0 |    69 |      0 |      0 |            0 |
|           buffer_i                                   |                                                       generic_fifo |        216 |        216 |       0 |    0 |    69 |      0 |      0 |            0 |
|             (buffer_i)                               |                                                       generic_fifo |        215 |        215 |       0 |    0 |    68 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_115 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         b_buffer_i                                   |                                                       axi_b_buffer |         13 |         13 |       0 |    0 |     4 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized1 |         13 |         13 |       0 |    0 |     4 |      0 |      0 |            0 |
|         r_buffer_i                                   |                                                       axi_r_buffer |         81 |         81 |       0 |    0 |    69 |      0 |      0 |            0 |
|           buffer_i                                   |                                   generic_fifo__parameterized0_113 |         81 |         81 |       0 |    0 |    69 |      0 |      0 |            0 |
|             (buffer_i)                               |                                   generic_fifo__parameterized0_113 |         80 |         80 |       0 |    0 |    68 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_114 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         w_buffer_i                                   |                                                   axi_w_buffer_110 |         30 |         30 |       0 |    0 |    79 |      0 |      0 |            0 |
|           buffer_i                                   |                                   generic_fifo__parameterized0_111 |         30 |         30 |       0 |    0 |    79 |      0 |      0 |            0 |
|             (buffer_i)                               |                                   generic_fifo__parameterized0_111 |         29 |         29 |       0 |    0 |    78 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_112 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     core2axi_i                                       |                                                      core2axi_wrap |         10 |         10 |       0 |    0 |     3 |      0 |      0 |            0 |
|       core2axi_i                                     |                                                           core2axi |         10 |         10 |       0 |    0 |     3 |      0 |      0 |            0 |
|     data_mem                                         |                                                   sp_data_ram_wrap |          9 |          8 |       0 |    1 |     6 |      4 |      0 |            0 |
|       (data_mem)                                     |                                                   sp_data_ram_wrap |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|       sp_ram_i                                       |                                           xilinx_mem_data_ram_4096 |          5 |          4 |       0 |    1 |     6 |      4 |      0 |            0 |
|         (sp_ram_i)                                   |                                           xilinx_mem_data_ram_4096 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                           |                        xilinx_mem_data_ram_4096_blk_mem_gen_v8_4_1 |          5 |          4 |       0 |    1 |     6 |      4 |      0 |            0 |
|           (U0)                                       |                        xilinx_mem_data_ram_4096_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           inst_blk_mem_gen                           |                  xilinx_mem_data_ram_4096_blk_mem_gen_v8_4_1_synth |          5 |          4 |       0 |    1 |     6 |      4 |      0 |            0 |
|             gnbram.gnativebmg.native_blk_mem_gen     |                           xilinx_mem_data_ram_4096_blk_mem_gen_top |          5 |          4 |       0 |    1 |     6 |      4 |      0 |            0 |
|               valid.cstr                             |                  xilinx_mem_data_ram_4096_blk_mem_gen_generic_cstr |          5 |          4 |       0 |    1 |     6 |      4 |      0 |            0 |
|                 ramloop[0].ram.r                     |                    xilinx_mem_data_ram_4096_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    |                  xilinx_mem_data_ram_4096_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 ramloop[1].ram.r                     |    xilinx_mem_data_ram_4096_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    |  xilinx_mem_data_ram_4096_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 ramloop[2].ram.r                     |    xilinx_mem_data_ram_4096_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   prim_noinit.ram                    |  xilinx_mem_data_ram_4096_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                 ramloop[3].ram.r                     |    xilinx_mem_data_ram_4096_blk_mem_gen_prim_width__parameterized2 |          5 |          4 |       0 |    1 |     6 |      1 |      0 |            0 |
|                   (ramloop[3].ram.r)                 |    xilinx_mem_data_ram_4096_blk_mem_gen_prim_width__parameterized2 |          3 |          2 |       0 |    1 |     6 |      0 |      0 |            0 |
|                   prim_noinit.ram                    |  xilinx_mem_data_ram_4096_blk_mem_gen_prim_wrapper__parameterized2 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |            0 |
|     data_mem_axi_if                                  |                                 axi_mem_if_SP_wrap__parameterized0 |        585 |        585 |       0 |    0 |   528 |      0 |      0 |            0 |
|       axi_mem_if_SP_i                                |                                      axi_mem_if_SP__parameterized0 |        585 |        585 |       0 |    0 |   528 |      0 |      0 |            0 |
|         (axi_mem_if_SP_i)                            |                                      axi_mem_if_SP__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         READ_CTRL                                    |                                 axi_read_only_ctrl__parameterized0 |        123 |        123 |       0 |    0 |    58 |      0 |      0 |            0 |
|         Slave_ar_buffer_LP                           |                                   axi_ar_buffer__parameterized0_95 |         52 |         52 |       0 |    0 |    63 |      0 |      0 |            0 |
|           buffer_i                                   |                                   generic_fifo__parameterized2_108 |         52 |         52 |       0 |    0 |    63 |      0 |      0 |            0 |
|             (buffer_i)                               |                                   generic_fifo__parameterized2_108 |         51 |         51 |       0 |    0 |    62 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_109 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_aw_buffer_LP                           |                                   axi_aw_buffer__parameterized0_96 |         51 |         51 |       0 |    0 |    63 |      0 |      0 |            0 |
|           buffer_i                                   |                                   generic_fifo__parameterized2_106 |         51 |         51 |       0 |    0 |    63 |      0 |      0 |            0 |
|             (buffer_i)                               |                                   generic_fifo__parameterized2_106 |         50 |         50 |       0 |    0 |    62 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_107 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_b_buffer_LP                            |                                    axi_b_buffer__parameterized0_97 |         44 |         44 |       0 |    0 |    15 |      0 |      0 |            0 |
|           buffer_i                                   |                                   generic_fifo__parameterized5_104 |         44 |         44 |       0 |    0 |    15 |      0 |      0 |            0 |
|             (buffer_i)                               |                                   generic_fifo__parameterized5_104 |         44 |         44 |       0 |    0 |    14 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_105 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_r_buffer_LP                            |                                    axi_r_buffer__parameterized0_98 |        192 |        192 |       0 |    0 |   147 |      0 |      0 |            0 |
|           buffer_i                                   |                                   generic_fifo__parameterized4_102 |        192 |        192 |       0 |    0 |   147 |      0 |      0 |            0 |
|             (buffer_i)                               |                                   generic_fifo__parameterized4_102 |        192 |        192 |       0 |    0 |   146 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_103 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_w_buffer_LP                            |                                    axi_w_buffer__parameterized0_99 |         75 |         75 |       0 |    0 |   155 |      0 |      0 |            0 |
|           buffer_i                                   |                                   generic_fifo__parameterized3_100 |         75 |         75 |       0 |    0 |   155 |      0 |      0 |            0 |
|             (buffer_i)                               |                                   generic_fifo__parameterized3_100 |         74 |         74 |       0 |    0 |   154 |      0 |      0 |            0 |
|             cg_cell                                  |                                           cluster_clock_gating_101 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         WRITE_CTRL                                   |                                axi_write_only_ctrl__parameterized0 |         48 |         48 |       0 |    0 |    26 |      0 |      0 |            0 |
|     data_ram_mux_i                                   |                                            ram_mux__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     instr_mem                                        |                                                     instr_ram_wrap |         70 |         68 |       0 |    2 |    14 |      9 |      0 |            0 |
|       (instr_mem)                                    |                                                     instr_ram_wrap |         16 |         16 |       0 |    0 |     1 |      0 |      0 |            0 |
|       boot_rom_wrap_i                                |                                                      boot_rom_wrap |         29 |         28 |       0 |    1 |     6 |      1 |      0 |            0 |
|         boot_code_i                                  |                                                          boot_code |         29 |         28 |       0 |    1 |     6 |      1 |      0 |            0 |
|           (boot_code_i)                              |                                                          boot_code |         24 |         24 |       0 |    0 |     0 |      0 |      0 |            0 |
|           xilinx_mem_boot_rom_i                      |                                           xilinx_mem_boot_rom_1024 |          5 |          4 |       0 |    1 |     6 |      1 |      0 |            0 |
|             (xilinx_mem_boot_rom_i)                  |                                           xilinx_mem_boot_rom_1024 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             U0                                       |                        xilinx_mem_boot_rom_1024_blk_mem_gen_v8_4_1 |          5 |          4 |       0 |    1 |     6 |      1 |      0 |            0 |
|               (U0)                                   |                        xilinx_mem_boot_rom_1024_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               inst_blk_mem_gen                       |                  xilinx_mem_boot_rom_1024_blk_mem_gen_v8_4_1_synth |          5 |          4 |       0 |    1 |     6 |      1 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen |                           xilinx_mem_boot_rom_1024_blk_mem_gen_top |          5 |          4 |       0 |    1 |     6 |      1 |      0 |            0 |
|                   valid.cstr                         |                  xilinx_mem_boot_rom_1024_blk_mem_gen_generic_cstr |          5 |          4 |       0 |    1 |     6 |      1 |      0 |            0 |
|                     ramloop[0].ram.r                 |                    xilinx_mem_boot_rom_1024_blk_mem_gen_prim_width |          5 |          4 |       0 |    1 |     6 |      1 |      0 |            0 |
|                       (ramloop[0].ram.r)             |                    xilinx_mem_boot_rom_1024_blk_mem_gen_prim_width |          3 |          2 |       0 |    1 |     6 |      0 |      0 |            0 |
|                       prim_noinit.ram                |                  xilinx_mem_boot_rom_1024_blk_mem_gen_prim_wrapper |          2 |          2 |       0 |    0 |     0 |      1 |      0 |            0 |
|       sp_ram_wrap_i                                  |                                                  sp_instr_ram_wrap |         25 |         24 |       0 |    1 |     7 |      8 |      0 |            0 |
|         (sp_ram_wrap_i)                              |                                                  sp_instr_ram_wrap |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|         sp_ram_i                                     |                                          xilinx_mem_instr_ram_8192 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|           (sp_ram_i)                                 |                                          xilinx_mem_instr_ram_8192 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                         |                       xilinx_mem_instr_ram_8192_blk_mem_gen_v8_4_1 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|             (U0)                                     |                       xilinx_mem_instr_ram_8192_blk_mem_gen_v8_4_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             inst_blk_mem_gen                         |                 xilinx_mem_instr_ram_8192_blk_mem_gen_v8_4_1_synth |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|               gnbram.gnativebmg.native_blk_mem_gen   |                          xilinx_mem_instr_ram_8192_blk_mem_gen_top |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                 valid.cstr                           |                 xilinx_mem_instr_ram_8192_blk_mem_gen_generic_cstr |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                   has_mux_a.A                        |                          xilinx_mem_instr_ram_8192_blk_mem_gen_mux |         17 |         17 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   ramloop[0].ram.r                   |                   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                  |                 xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[1].ram.r                   |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                  | xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[2].ram.r                   |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                  | xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[3].ram.r                   |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                  | xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[4].ram.r                   |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                  | xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[5].ram.r                   |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     prim_noinit.ram                  | xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[6].ram.r                   |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized5 |          6 |          5 |       0 |    1 |     4 |      1 |      0 |            0 |
|                     (ramloop[6].ram.r)               |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized5 |          3 |          2 |       0 |    1 |     4 |      0 |      0 |            0 |
|                     prim_noinit.ram                  | xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper__parameterized5 |          3 |          3 |       0 |    0 |     0 |      1 |      0 |            0 |
|                   ramloop[7].ram.r                   |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     2 |      1 |      0 |            0 |
|                     (ramloop[7].ram.r)               |   xilinx_mem_instr_ram_8192_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                     prim_noinit.ram                  | xilinx_mem_instr_ram_8192_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|     instr_mem_axi_if                                 |                                                 axi_mem_if_SP_wrap |        469 |        469 |       0 |    0 |   548 |      0 |      0 |            0 |
|       axi_mem_if_SP_i                                |                                                      axi_mem_if_SP |        469 |        469 |       0 |    0 |   548 |      0 |      0 |            0 |
|         (axi_mem_if_SP_i)                            |                                                      axi_mem_if_SP |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         READ_CTRL                                    |                                                 axi_read_only_ctrl |        117 |        117 |       0 |    0 |    60 |      0 |      0 |            0 |
|         Slave_ar_buffer_LP                           |                                      axi_ar_buffer__parameterized0 |         52 |         52 |       0 |    0 |    71 |      0 |      0 |            0 |
|           buffer_i                                   |                                    generic_fifo__parameterized2_93 |         52 |         52 |       0 |    0 |    71 |      0 |      0 |            0 |
|             (buffer_i)                               |                                    generic_fifo__parameterized2_93 |         51 |         51 |       0 |    0 |    70 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_94 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_aw_buffer_LP                           |                                      axi_aw_buffer__parameterized0 |         55 |         55 |       0 |    0 |    71 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized2 |         55 |         55 |       0 |    0 |    71 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized2 |         54 |         54 |       0 |    0 |    70 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_92 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_b_buffer_LP                            |                                       axi_b_buffer__parameterized0 |         41 |         41 |       0 |    0 |    15 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized5 |         41 |         41 |       0 |    0 |    15 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized5 |         41 |         41 |       0 |    0 |    14 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_91 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_r_buffer_LP                            |                                       axi_r_buffer__parameterized0 |         75 |         75 |       0 |    0 |   147 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized4 |         75 |         75 |       0 |    0 |   147 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized4 |         75 |         75 |       0 |    0 |   146 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_90 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_w_buffer_LP                            |                                       axi_w_buffer__parameterized0 |         74 |         74 |       0 |    0 |   155 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized3 |         74 |         74 |       0 |    0 |   155 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized3 |         73 |         73 |       0 |    0 |   154 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_89 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         WRITE_CTRL                                   |                                                axi_write_only_ctrl |         55 |         55 |       0 |    0 |    28 |      0 |      0 |            0 |
|     instr_ram_mux_i                                  |                                                            ram_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|   peripherals_i                                      |                                                        peripherals |       8642 |       8642 |       0 |    0 |  8258 |      0 |      0 |            0 |
|     (peripherals_i)                                  |                                                        peripherals |          4 |          4 |       0 |    0 |     0 |      0 |      0 |            0 |
|     apb2per_debug_i                                  |                                                            apb2per |         14 |         14 |       0 |    0 |     1 |      0 |      0 |            0 |
|     apb_adc_control                                  |                                                    apb_adc_control |        338 |        338 |       0 |    0 |   415 |      0 |      0 |            0 |
|       (apb_adc_control)                              |                                                    apb_adc_control |          8 |          8 |       0 |    0 |    70 |      0 |      0 |            0 |
|       uadc_control                                   |                                                        adc_control |        330 |        330 |       0 |    0 |   345 |      0 |      0 |            0 |
|         (uadc_control)                               |                                                        adc_control |        100 |        100 |       0 |    0 |    59 |      0 |      0 |            0 |
|         adc_fifo_async                               |                                                         fifo_async |        230 |        230 |       0 |    0 |   286 |      0 |      0 |            0 |
|     apb_clk_calibration                              |                                                    clk_calibration |        387 |        387 |       0 |    0 |   353 |      0 |      0 |            0 |
|     apb_event_unit_i                                 |                                                     apb_event_unit |        242 |        242 |       0 |    0 |   357 |      0 |      0 |            0 |
|       (apb_event_unit_i)                             |                                                     apb_event_unit |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       i_event_unit                                   |                                               generic_service_unit |        108 |        108 |       0 |    0 |   160 |      0 |      0 |            0 |
|       i_interrupt_unit                               |                                            generic_service_unit_88 |        129 |        129 |       0 |    0 |   160 |      0 |      0 |            0 |
|       i_sleep_unit                                   |                                                         sleep_unit |          5 |          5 |       0 |    0 |    35 |      0 |      0 |            0 |
|     apb_gpio_i                                       |                                                           apb_gpio |        185 |        185 |       0 |    0 |   513 |      0 |      0 |            0 |
|     apb_i2c1                                         |                                                            apb_i2c |        124 |        124 |       0 |    0 |   130 |      0 |      0 |            0 |
|       (apb_i2c1)                                     |                                                            apb_i2c |          1 |          1 |       0 |    0 |    45 |      0 |      0 |            0 |
|       byte_controller                                |                                            i2c_master_byte_ctrl_86 |        123 |        123 |       0 |    0 |    85 |      0 |      0 |            0 |
|         (byte_controller)                            |                                            i2c_master_byte_ctrl_86 |         18 |         18 |       0 |    0 |    23 |      0 |      0 |            0 |
|         bit_controller                               |                                             i2c_master_bit_ctrl_87 |        105 |        105 |       0 |    0 |    62 |      0 |      0 |            0 |
|     apb_i2c_i                                        |                                                          apb_i2c_0 |        124 |        124 |       0 |    0 |   130 |      0 |      0 |            0 |
|       (apb_i2c_i)                                    |                                                          apb_i2c_0 |          1 |          1 |       0 |    0 |    45 |      0 |      0 |            0 |
|       byte_controller                                |                                               i2c_master_byte_ctrl |        123 |        123 |       0 |    0 |    85 |      0 |      0 |            0 |
|         (byte_controller)                            |                                               i2c_master_byte_ctrl |         18 |         18 |       0 |    0 |    23 |      0 |      0 |            0 |
|         bit_controller                               |                                                i2c_master_bit_ctrl |        105 |        105 |       0 |    0 |    62 |      0 |      0 |            0 |
|     apb_pulpino_i                                    |                                                        apb_pulpino |         59 |         59 |       0 |    0 |   296 |      0 |      0 |            0 |
|     apb_rtc                                          |                                                            rtc_top |        161 |        161 |       0 |    0 |   172 |      0 |      0 |            0 |
|     apb_scu                                          |                                                                scu |        115 |        115 |       0 |    0 |   204 |      0 |      0 |            0 |
|       cmu_u0                                         |                                                                cmu |         95 |         95 |       0 |    0 |   178 |      0 |      0 |            0 |
|         (cmu_u0)                                     |                                                                cmu |         20 |         20 |       0 |    0 |    43 |      0 |      0 |            0 |
|         adc_sys_switch0_0                            |                                                         clk_switch |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         adc_sys_switch0_1                            |                                                      clk_switch_74 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         adc_sys_switch0_2                            |                                                      clk_switch_75 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         adc_sys_switch1_0                            |                                                      clk_switch_76 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         adc_sys_switch2_0                            |                                                      clk_switch_77 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_hs_divider                               |                                                            clk_div |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|         clk_ls_switch                                |                                                      clk_switch_78 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_sys_switch0_0                            |                                                      clk_switch_79 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_sys_switch0_1                            |                                                      clk_switch_80 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_sys_switch0_2                            |                                                      clk_switch_81 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_sys_switch0_3                            |                                                      clk_switch_82 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_sys_switch1_0                            |                                                      clk_switch_83 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_sys_switch1_1                            |                                                      clk_switch_84 |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         clk_sys_switch2_0                            |                                                      clk_switch_85 |         46 |         46 |       0 |    0 |    10 |      0 |      0 |            0 |
|       pmu_u0                                         |                                                                pmu |          8 |          8 |       0 |    0 |    18 |      0 |      0 |            0 |
|       rst_top_u0                                     |                                                            rst_top |         12 |         12 |       0 |    0 |     8 |      0 |      0 |            0 |
|         (rst_top_u0)                                 |                                                            rst_top |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|         rst_key_sync                                 |                                                           rst_sync |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         rst_por_sync                                 |                                                        rst_sync_73 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|     apb_spi_master1                                  |                                                     apb_spi_master |        643 |        643 |       0 |    0 |   870 |      0 |      0 |            0 |
|       (apb_spi_master1)                              |                                                     apb_spi_master |          2 |          2 |       0 |    0 |    16 |      0 |      0 |            0 |
|       u_axiregs                                      |                                               spi_master_apb_if_66 |        232 |        232 |       0 |    0 |   164 |      0 |      0 |            0 |
|       u_rxfifo                                       |                                                 spi_master_fifo_67 |         84 |         84 |       0 |    0 |   267 |      0 |      0 |            0 |
|       u_spictrl                                      |                                           spi_master_controller_68 |        240 |        240 |       0 |    0 |   156 |      0 |      0 |            0 |
|         (u_spictrl)                                  |                                           spi_master_controller_68 |         12 |         12 |       0 |    0 |     7 |      0 |      0 |            0 |
|         u_clkgen                                     |                                               spi_master_clkgen_70 |         63 |         63 |       0 |    0 |    18 |      0 |      0 |            0 |
|         u_rxreg                                      |                                                   spi_master_rx_71 |         99 |         99 |       0 |    0 |    66 |      0 |      0 |            0 |
|         u_txreg                                      |                                                   spi_master_tx_72 |         66 |         66 |       0 |    0 |    65 |      0 |      0 |            0 |
|       u_txfifo                                       |                                                 spi_master_fifo_69 |         85 |         85 |       0 |    0 |   267 |      0 |      0 |            0 |
|     apb_spi_master_i                                 |                                                   apb_spi_master_1 |        643 |        643 |       0 |    0 |   870 |      0 |      0 |            0 |
|       (apb_spi_master_i)                             |                                                   apb_spi_master_1 |          2 |          2 |       0 |    0 |    16 |      0 |      0 |            0 |
|       u_axiregs                                      |                                                  spi_master_apb_if |        232 |        232 |       0 |    0 |   164 |      0 |      0 |            0 |
|       u_rxfifo                                       |                                                    spi_master_fifo |         84 |         84 |       0 |    0 |   267 |      0 |      0 |            0 |
|       u_spictrl                                      |                                              spi_master_controller |        240 |        240 |       0 |    0 |   156 |      0 |      0 |            0 |
|         (u_spictrl)                                  |                                              spi_master_controller |         12 |         12 |       0 |    0 |     7 |      0 |      0 |            0 |
|         u_clkgen                                     |                                                  spi_master_clkgen |         63 |         63 |       0 |    0 |    18 |      0 |      0 |            0 |
|         u_rxreg                                      |                                                      spi_master_rx |         99 |         99 |       0 |    0 |    66 |      0 |      0 |            0 |
|         u_txreg                                      |                                                      spi_master_tx |         66 |         66 |       0 |    0 |    65 |      0 |      0 |            0 |
|       u_txfifo                                       |                                                 spi_master_fifo_65 |         85 |         85 |       0 |    0 |   267 |      0 |      0 |            0 |
|     apb_timer_i                                      |                                                          apb_timer |        180 |        180 |       0 |    0 |   256 |      0 |      0 |            0 |
|       TIMER_GEN[0].timer_i                           |                                                              timer |         90 |         90 |       0 |    0 |   128 |      0 |      0 |            0 |
|       TIMER_GEN[1].timer_i                           |                                                           timer_64 |         90 |         90 |       0 |    0 |   128 |      0 |      0 |            0 |
|     apb_uart1                                        |                                                        apb_uart_sv |        234 |        234 |       0 |    0 |   390 |      0 |      0 |            0 |
|       (apb_uart1)                                    |                                                        apb_uart_sv |          3 |          3 |       0 |    0 |    39 |      0 |      0 |            0 |
|       uart_interrupt_i                               |                                                  uart_interrupt_59 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       uart_rx_fifo_i                                 |                                                 io_generic_fifo_60 |         79 |         79 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_rx_i                                      |                                                         uart_rx_61 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |            0 |
|       uart_tx_fifo_i                                 |                                 io_generic_fifo__parameterized0_62 |         66 |         66 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_tx_i                                      |                                                         uart_tx_63 |         44 |         44 |       0 |    0 |    32 |      0 |      0 |            0 |
|     apb_uart2                                        |                                                      apb_uart_sv_2 |        234 |        234 |       0 |    0 |   390 |      0 |      0 |            0 |
|       (apb_uart2)                                    |                                                      apb_uart_sv_2 |          3 |          3 |       0 |    0 |    39 |      0 |      0 |            0 |
|       uart_interrupt_i                               |                                                  uart_interrupt_54 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       uart_rx_fifo_i                                 |                                                 io_generic_fifo_55 |         79 |         79 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_rx_i                                      |                                                         uart_rx_56 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |            0 |
|       uart_tx_fifo_i                                 |                                 io_generic_fifo__parameterized0_57 |         66 |         66 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_tx_i                                      |                                                         uart_tx_58 |         44 |         44 |       0 |    0 |    32 |      0 |      0 |            0 |
|     apb_uart3                                        |                                                      apb_uart_sv_3 |        234 |        234 |       0 |    0 |   390 |      0 |      0 |            0 |
|       (apb_uart3)                                    |                                                      apb_uart_sv_3 |          3 |          3 |       0 |    0 |    39 |      0 |      0 |            0 |
|       uart_interrupt_i                               |                                                  uart_interrupt_49 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       uart_rx_fifo_i                                 |                                                 io_generic_fifo_50 |         79 |         79 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_rx_i                                      |                                                         uart_rx_51 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |            0 |
|       uart_tx_fifo_i                                 |                                 io_generic_fifo__parameterized0_52 |         66 |         66 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_tx_i                                      |                                                         uart_tx_53 |         44 |         44 |       0 |    0 |    32 |      0 |      0 |            0 |
|     apb_uart4                                        |                                                      apb_uart_sv_4 |        234 |        234 |       0 |    0 |   390 |      0 |      0 |            0 |
|       (apb_uart4)                                    |                                                      apb_uart_sv_4 |          3 |          3 |       0 |    0 |    39 |      0 |      0 |            0 |
|       uart_interrupt_i                               |                                                  uart_interrupt_44 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       uart_rx_fifo_i                                 |                                                 io_generic_fifo_45 |         79 |         79 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_rx_i                                      |                                                         uart_rx_46 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |            0 |
|       uart_tx_fifo_i                                 |                                 io_generic_fifo__parameterized0_47 |         66 |         66 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_tx_i                                      |                                                         uart_tx_48 |         44 |         44 |       0 |    0 |    32 |      0 |      0 |            0 |
|     apb_uart5                                        |                                                      apb_uart_sv_5 |        234 |        234 |       0 |    0 |   390 |      0 |      0 |            0 |
|       (apb_uart5)                                    |                                                      apb_uart_sv_5 |          3 |          3 |       0 |    0 |    39 |      0 |      0 |            0 |
|       uart_interrupt_i                               |                                                  uart_interrupt_39 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       uart_rx_fifo_i                                 |                                                 io_generic_fifo_40 |         79 |         79 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_rx_i                                      |                                                         uart_rx_41 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |            0 |
|       uart_tx_fifo_i                                 |                                 io_generic_fifo__parameterized0_42 |         66 |         66 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_tx_i                                      |                                                         uart_tx_43 |         44 |         44 |       0 |    0 |    32 |      0 |      0 |            0 |
|     apb_uart_i                                       |                                                      apb_uart_sv_6 |        234 |        234 |       0 |    0 |   390 |      0 |      0 |            0 |
|       (apb_uart_i)                                   |                                                      apb_uart_sv_6 |          3 |          3 |       0 |    0 |    39 |      0 |      0 |            0 |
|       uart_interrupt_i                               |                                                     uart_interrupt |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|       uart_rx_fifo_i                                 |                                                    io_generic_fifo |         79 |         79 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_rx_i                                      |                                                            uart_rx |         40 |         40 |       0 |    0 |    34 |      0 |      0 |            0 |
|       uart_tx_fifo_i                                 |                                    io_generic_fifo__parameterized0 |         66 |         66 |       0 |    0 |   141 |      0 |      0 |            0 |
|       uart_tx_i                                      |                                                            uart_tx |         44 |         44 |       0 |    0 |    32 |      0 |      0 |            0 |
|     apb_wdt                                          |                                                                wdt |         43 |         43 |       0 |    0 |    82 |      0 |      0 |            0 |
|     axi2apb_i                                        |                                                       axi2apb_wrap |       3037 |       3037 |       0 |    0 |   340 |      0 |      0 |            0 |
|       axi2apb_i                                      |                                                          axi2apb32 |       3037 |       3037 |       0 |    0 |   340 |      0 |      0 |            0 |
|         (axi2apb_i)                                  |                                                          axi2apb32 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |            0 |
|         Slave_ar_buffer                              |                                      axi_ar_buffer__parameterized1 |         56 |         56 |       0 |    0 |    73 |      0 |      0 |            0 |
|           buffer_i                                   |                                    generic_fifo__parameterized6_37 |         56 |         56 |       0 |    0 |    73 |      0 |      0 |            0 |
|             (buffer_i)                               |                                    generic_fifo__parameterized6_37 |         55 |         55 |       0 |    0 |    72 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_38 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_aw_buffer                              |                                      axi_aw_buffer__parameterized1 |       2296 |       2296 |       0 |    0 |    73 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized6 |       2296 |       2296 |       0 |    0 |    73 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized6 |       2295 |       2295 |       0 |    0 |    72 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_36 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_b_buffer                               |                                       axi_b_buffer__parameterized1 |         21 |         21 |       0 |    0 |     9 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized8 |         21 |         21 |       0 |    0 |     9 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized8 |         20 |         20 |       0 |    0 |     8 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_35 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_r_buffer                               |                                       axi_r_buffer__parameterized1 |        119 |        119 |       0 |    0 |    75 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized7 |        119 |        119 |       0 |    0 |    75 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized7 |        118 |        118 |       0 |    0 |    74 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_34 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Slave_w_buffer                               |                                                       axi_w_buffer |        545 |        545 |       0 |    0 |    75 |      0 |      0 |            0 |
|           buffer_i                                   |                                       generic_fifo__parameterized0 |        545 |        545 |       0 |    0 |    75 |      0 |      0 |            0 |
|             (buffer_i)                               |                                       generic_fifo__parameterized0 |        544 |        544 |       0 |    0 |    74 |      0 |      0 |            0 |
|             cg_cell                                  |                                            cluster_clock_gating_33 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|     axi_spi_slave_i                                  |                                                 axi_spi_slave_wrap |        939 |        939 |       0 |    0 |   911 |      0 |      0 |            0 |
|       axi_spi_slave_i                                |                                                      axi_spi_slave |        939 |        939 |       0 |    0 |   911 |      0 |      0 |            0 |
|         (axi_spi_slave_i)                            |                                                      axi_spi_slave |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|         u_axiplug                                    |                                                 spi_slave_axi_plug |        420 |        420 |       0 |    0 |   116 |      0 |      0 |            0 |
|         u_dcfifo_rx                                  |                                                  spi_slave_dc_fifo |        126 |        126 |       0 |    0 |   291 |      0 |      0 |            0 |
|           u_din                                      |                                          dc_token_ring_fifo_din_25 |        102 |        102 |       0 |    0 |   267 |      0 |      0 |            0 |
|             buffer                                   |                                                  dc_data_buffer_29 |         64 |         64 |       0 |    0 |   256 |      0 |      0 |            0 |
|             full                                     |                                                dc_full_detector_30 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (full)                                 |                                                dc_full_detector_30 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               full_synch                             |                                                 dc_synchronizer_32 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             write_tr                                 |                                                   dc_token_ring_31 |         37 |         37 |       0 |    0 |     8 |      0 |      0 |            0 |
|           u_dout                                     |                                         dc_token_ring_fifo_dout_26 |         24 |         24 |       0 |    0 |    24 |      0 |      0 |            0 |
|             empty_synch                              |                                 dc_synchronizer__parameterized0_27 |          5 |          5 |       0 |    0 |    16 |      0 |      0 |            0 |
|             read_tr                                  |                                   dc_token_ring__parameterized0_28 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|         u_dcfifo_tx                                  |                                               spi_slave_dc_fifo_24 |        158 |        158 |       0 |    0 |   291 |      0 |      0 |            0 |
|           u_din                                      |                                             dc_token_ring_fifo_din |        133 |        133 |       0 |    0 |   267 |      0 |      0 |            0 |
|             buffer                                   |                                                     dc_data_buffer |         96 |         96 |       0 |    0 |   256 |      0 |      0 |            0 |
|             full                                     |                                                   dc_full_detector |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|               (full)                                 |                                                   dc_full_detector |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               full_synch                             |                                                    dc_synchronizer |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             write_tr                                 |                                                      dc_token_ring |         37 |         37 |       0 |    0 |     8 |      0 |      0 |            0 |
|           u_dout                                     |                                            dc_token_ring_fifo_dout |         25 |         25 |       0 |    0 |    24 |      0 |      0 |            0 |
|             empty_synch                              |                                    dc_synchronizer__parameterized0 |          5 |          5 |       0 |    0 |    16 |      0 |      0 |            0 |
|             read_tr                                  |                                      dc_token_ring__parameterized0 |         20 |         20 |       0 |    0 |     8 |      0 |      0 |            0 |
|         u_rxreg                                      |                                                       spi_slave_rx |         45 |         45 |       0 |    0 |    49 |      0 |      0 |            0 |
|         u_slave_sm                                   |                                               spi_slave_controller |        126 |        126 |       0 |    0 |   114 |      0 |      0 |            0 |
|           (u_slave_sm)                               |                                               spi_slave_controller |         33 |         33 |       0 |    0 |    82 |      0 |      0 |            0 |
|           u_spiregs                                  |                                                     spi_slave_regs |         93 |         93 |       0 |    0 |    32 |      0 |      0 |            0 |
|         u_syncro                                     |                                                   spi_slave_syncro |         49 |         49 |       0 |    0 |     7 |      0 |      0 |            0 |
|         u_txreg                                      |                                                       spi_slave_tx |         13 |         13 |       0 |    0 |    43 |      0 |      0 |            0 |
|     genblk1[0].core_clock_gate                       |                                               cluster_clock_gating |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[10].core_clock_gate                      |                                             cluster_clock_gating_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[11].core_clock_gate                      |                                             cluster_clock_gating_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[12].core_clock_gate                      |                                             cluster_clock_gating_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[13].core_clock_gate                      |                                            cluster_clock_gating_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[14].core_clock_gate                      |                                            cluster_clock_gating_11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[15].core_clock_gate                      |                                            cluster_clock_gating_12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[16].core_clock_gate                      |                                            cluster_clock_gating_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[17].core_clock_gate                      |                                            cluster_clock_gating_14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[18].core_clock_gate                      |                                            cluster_clock_gating_15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[1].core_clock_gate                       |                                            cluster_clock_gating_16 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[2].core_clock_gate                       |                                            cluster_clock_gating_17 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[3].core_clock_gate                       |                                            cluster_clock_gating_18 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[4].core_clock_gate                       |                                            cluster_clock_gating_19 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[5].core_clock_gate                       |                                            cluster_clock_gating_20 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[6].core_clock_gate                       |                                            cluster_clock_gating_21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[8].core_clock_gate                       |                                            cluster_clock_gating_22 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     genblk1[9].core_clock_gate                       |                                            cluster_clock_gating_23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     periph_bus_i                                     |                                                    periph_bus_wrap |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       apb_node_wrap_i                                |                                                      apb_node_wrap |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         apb_node_i                                   |                                                           apb_node |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
+------------------------------------------------------+--------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+


