Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 29 09:19:16 2020
| Host         : jht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SOC_IO_UART_timing_summary_routed.rpt -pb SOC_IO_UART_timing_summary_routed.pb -rpx SOC_IO_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC_IO_UART
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1377)
5. checking no_input_delay (27)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6123)
---------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: u_programrom/u_program_inst_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u_uart_connect_pc/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1377)
---------------------------------------------------
 There are 1377 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.095        0.000                      0                  486        0.089        0.000                      0                  486        3.000        0.000                       0                   346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
u_cpu_clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpu_clk      {0.000 25.000}       50.000          20.000          
  clk_out2_cpu_clk      {0.000 50.000}       100.000         10.000          
  clkfbout_cpu_clk      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_cpu_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk           32.095        0.000                      0                  185        0.237        0.000                      0                  185       23.750        0.000                       0                   170  
  clk_out2_cpu_clk           94.260        0.000                      0                  301        0.089        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpu_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_cpu_clk/inst/clk_in1
  To Clock:  u_cpu_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_cpu_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.095ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_interface/led_port_reg[0][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.587ns  (logic 3.591ns (20.419%)  route 13.996ns (79.581%))
  Logic Levels:           11  (LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 47.062 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.798    13.525    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  u_programrom/led_port[0][15]_i_2/O
                         net (fo=16, routed)          1.541    15.190    u_led_interface/led_port_reg[0][14]_0
    SLICE_X54Y54         FDRE                                         r  u_led_interface/led_port_reg[0][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.501    47.062    u_led_interface/clk_out1
    SLICE_X54Y54         FDRE                                         r  u_led_interface/led_port_reg[0][14]/C
                         clock pessimism              0.490    47.552    
                         clock uncertainty           -0.098    47.454    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.169    47.285    u_led_interface/led_port_reg[0][14]
  -------------------------------------------------------------------
                         required time                         47.285    
                         arrival time                         -15.190    
  -------------------------------------------------------------------
                         slack                                 32.095    

Slack (MET) :             32.179ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_toggle_switch_interface/switch_data_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.391ns  (logic 3.617ns (20.799%)  route 13.774ns (79.201%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 47.154 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.909    13.636    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.150    13.786 r  u_programrom/switch_data_o[15]_i_2/O
                         net (fo=16, routed)          1.208    14.994    u_toggle_switch_interface/E[0]
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.593    47.154    u_toggle_switch_interface/CLK
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[0]/C
                         clock pessimism              0.490    47.644    
                         clock uncertainty           -0.098    47.546    
    SLICE_X76Y57         FDRE (Setup_fdre_C_CE)      -0.373    47.173    u_toggle_switch_interface/switch_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                 32.179    

Slack (MET) :             32.179ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_toggle_switch_interface/switch_data_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.391ns  (logic 3.617ns (20.799%)  route 13.774ns (79.201%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 47.154 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.909    13.636    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.150    13.786 r  u_programrom/switch_data_o[15]_i_2/O
                         net (fo=16, routed)          1.208    14.994    u_toggle_switch_interface/E[0]
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.593    47.154    u_toggle_switch_interface/CLK
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[1]/C
                         clock pessimism              0.490    47.644    
                         clock uncertainty           -0.098    47.546    
    SLICE_X76Y57         FDRE (Setup_fdre_C_CE)      -0.373    47.173    u_toggle_switch_interface/switch_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                 32.179    

Slack (MET) :             32.179ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_toggle_switch_interface/switch_data_o_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.391ns  (logic 3.617ns (20.799%)  route 13.774ns (79.201%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 47.154 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.909    13.636    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.150    13.786 r  u_programrom/switch_data_o[15]_i_2/O
                         net (fo=16, routed)          1.208    14.994    u_toggle_switch_interface/E[0]
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.593    47.154    u_toggle_switch_interface/CLK
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[8]/C
                         clock pessimism              0.490    47.644    
                         clock uncertainty           -0.098    47.546    
    SLICE_X76Y57         FDRE (Setup_fdre_C_CE)      -0.373    47.173    u_toggle_switch_interface/switch_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                 32.179    

Slack (MET) :             32.179ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_toggle_switch_interface/switch_data_o_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.391ns  (logic 3.617ns (20.799%)  route 13.774ns (79.201%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 47.154 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.909    13.636    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.150    13.786 r  u_programrom/switch_data_o[15]_i_2/O
                         net (fo=16, routed)          1.208    14.994    u_toggle_switch_interface/E[0]
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.593    47.154    u_toggle_switch_interface/CLK
    SLICE_X76Y57         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[9]/C
                         clock pessimism              0.490    47.644    
                         clock uncertainty           -0.098    47.546    
    SLICE_X76Y57         FDRE (Setup_fdre_C_CE)      -0.373    47.173    u_toggle_switch_interface/switch_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -14.994    
  -------------------------------------------------------------------
                         slack                                 32.179    

Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_interface/led_port_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.406ns  (logic 3.591ns (20.630%)  route 13.815ns (79.370%))
  Logic Levels:           11  (LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 47.062 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.798    13.525    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  u_programrom/led_port[0][15]_i_2/O
                         net (fo=16, routed)          1.361    15.010    u_led_interface/led_port_reg[0][14]_0
    SLICE_X53Y53         FDRE                                         r  u_led_interface/led_port_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.501    47.062    u_led_interface/clk_out1
    SLICE_X53Y53         FDRE                                         r  u_led_interface/led_port_reg[0][6]/C
                         clock pessimism              0.490    47.552    
                         clock uncertainty           -0.098    47.454    
    SLICE_X53Y53         FDRE (Setup_fdre_C_CE)      -0.205    47.249    u_led_interface/led_port_reg[0][6]
  -------------------------------------------------------------------
                         required time                         47.249    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 32.239    

Slack (MET) :             32.239ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_interface/led_port_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.406ns  (logic 3.591ns (20.630%)  route 13.815ns (79.370%))
  Logic Levels:           11  (LUT2=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 47.062 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.798    13.525    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.649 r  u_programrom/led_port[0][15]_i_2/O
                         net (fo=16, routed)          1.361    15.010    u_led_interface/led_port_reg[0][14]_0
    SLICE_X53Y53         FDRE                                         r  u_led_interface/led_port_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.501    47.062    u_led_interface/clk_out1
    SLICE_X53Y53         FDRE                                         r  u_led_interface/led_port_reg[0][7]/C
                         clock pessimism              0.490    47.552    
                         clock uncertainty           -0.098    47.454    
    SLICE_X53Y53         FDRE (Setup_fdre_C_CE)      -0.205    47.249    u_led_interface/led_port_reg[0][7]
  -------------------------------------------------------------------
                         required time                         47.249    
                         arrival time                         -15.010    
  -------------------------------------------------------------------
                         slack                                 32.239    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_toggle_switch_interface/switch_data_o_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.302ns  (logic 3.617ns (20.905%)  route 13.685ns (79.095%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 47.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.909    13.636    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.150    13.786 r  u_programrom/switch_data_o[15]_i_2/O
                         net (fo=16, routed)          1.119    14.905    u_toggle_switch_interface/E[0]
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.594    47.155    u_toggle_switch_interface/CLK
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[12]/C
                         clock pessimism              0.490    47.645    
                         clock uncertainty           -0.098    47.547    
    SLICE_X76Y54         FDRE (Setup_fdre_C_CE)      -0.373    47.174    u_toggle_switch_interface/switch_data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         47.174    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 32.269    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_toggle_switch_interface/switch_data_o_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.302ns  (logic 3.617ns (20.905%)  route 13.685ns (79.095%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 47.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.909    13.636    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.150    13.786 r  u_programrom/switch_data_o[15]_i_2/O
                         net (fo=16, routed)          1.119    14.905    u_toggle_switch_interface/E[0]
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.594    47.155    u_toggle_switch_interface/CLK
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[14]/C
                         clock pessimism              0.490    47.645    
                         clock uncertainty           -0.098    47.547    
    SLICE_X76Y54         FDRE (Setup_fdre_C_CE)      -0.373    47.174    u_toggle_switch_interface/switch_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         47.174    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 32.269    

Slack (MET) :             32.269ns  (required time - arrival time)
  Source:                 u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_toggle_switch_interface/switch_data_o_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        17.302ns  (logic 3.617ns (20.905%)  route 13.685ns (79.095%))
  Logic Levels:           11  (LUT2=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 47.155 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.397ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.632    -2.397    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317    -1.080 f  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           0.667    -0.413    u_CPU_only/u_reg_files_1/A0[3]
    SLICE_X67Y52         LUT2 (Prop_lut2_I1_O)        0.124    -0.289 r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5_i_51/O
                         net (fo=2, routed)           0.412     0.123    u_programrom/register_reg_r1_0_31_0_5_i_54
    SLICE_X67Y51         LUT6 (Prop_lut6_I5_O)        0.124     0.247 f  u_programrom/register_reg_r1_0_31_0_5_i_46/O
                         net (fo=81, routed)          3.393     3.639    u_programrom/register_reg_r1_0_31_0_5_i_51
    SLICE_X52Y60         LUT4 (Prop_lut4_I2_O)        0.150     3.789 r  u_programrom/register_reg_r1_0_31_24_29_i_49/O
                         net (fo=9, routed)           0.972     4.762    u_programrom/register_reg_r1_0_31_24_29_i_49_n_2
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.326     5.088 r  u_programrom/register_reg_r1_0_31_12_17_i_36/O
                         net (fo=2, routed)           0.850     5.938    u_programrom/register_reg_r1_0_31_12_17_i_36_n_2
    SLICE_X56Y61         LUT4 (Prop_lut4_I3_O)        0.146     6.084 r  u_programrom/register_reg_r1_0_31_12_17_i_25/O
                         net (fo=2, routed)           0.990     7.074    u_programrom/register_reg_r1_0_31_12_17_i_25_n_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.328     7.402 f  u_programrom/register_reg_r1_0_31_18_23_i_20/O
                         net (fo=1, routed)           0.660     8.062    u_programrom/register_reg_r1_0_31_18_23_i_20_n_2
    SLICE_X62Y61         LUT6 (Prop_lut6_I2_O)        0.124     8.186 f  u_programrom/register_reg_r1_0_31_18_23_i_8/O
                         net (fo=8, routed)           1.188     9.374    u_programrom/register_reg_r1_0_31_18_23_i_8_n_2
    SLICE_X68Y61         LUT5 (Prop_lut5_I0_O)        0.152     9.526 r  u_programrom/switch_data_o[15]_i_8/O
                         net (fo=6, routed)           1.250    10.776    u_programrom/switch_data_o[15]_i_8_n_2
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.348    11.124 r  u_programrom/switch_data_o[15]_i_7/O
                         net (fo=4, routed)           1.275    12.399    u_programrom/switch_data_o[15]_i_7_n_2
    SLICE_X62Y52         LUT6 (Prop_lut6_I1_O)        0.328    12.727 r  u_programrom/switch_data_o[15]_i_4/O
                         net (fo=2, routed)           0.909    13.636    u_programrom/switch_data_o[15]_i_4_n_2
    SLICE_X62Y52         LUT4 (Prop_lut4_I0_O)        0.150    13.786 r  u_programrom/switch_data_o[15]_i_2/O
                         net (fo=16, routed)          1.119    14.905    u_toggle_switch_interface/E[0]
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         1.594    47.155    u_toggle_switch_interface/CLK
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[15]/C
                         clock pessimism              0.490    47.645    
                         clock uncertainty           -0.098    47.547    
    SLICE_X76Y54         FDRE (Setup_fdre_C_CE)      -0.373    47.174    u_toggle_switch_interface/switch_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         47.174    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 32.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_led_interface/led_port_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_interface/led_port_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.564    -0.851    u_led_interface/clk_out1
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  u_led_interface/led_port_reg[1][8]/Q
                         net (fo=2, routed)           0.149    -0.537    u_programrom/led_port_reg[1][15]_0[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.492 r  u_programrom/led_port[1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.492    u_led_interface/led_port_reg[1][8]_0
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.835    -1.278    u_led_interface/clk_out1
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][8]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X58Y54         FDRE (Hold_fdre_C_D)         0.121    -0.730    u_led_interface/led_port_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.566    -0.849    u_CPU_only/u_pc_1/clk_out1
    SLICE_X67Y53         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  u_CPU_only/u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.541    u_programrom/pc_reg[1][0]
    SLICE_X67Y53         LUT5 (Prop_lut5_I3_O)        0.045    -0.496 r  u_programrom/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.496    u_CPU_only/u_pc_1/D[0]
    SLICE_X67Y53         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.838    -1.275    u_CPU_only/u_pc_1/clk_out1
    SLICE_X67Y53         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/C
                         clock pessimism              0.426    -0.849    
    SLICE_X67Y53         FDRE (Hold_fdre_C_D)         0.091    -0.758    u_CPU_only/u_pc_1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_pc_1/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.567    -0.848    u_CPU_only/u_pc_1/clk_out1
    SLICE_X71Y52         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  u_CPU_only/u_pc_1/pc_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.538    u_programrom/pc_reg[1][1]
    SLICE_X71Y52         LUT5 (Prop_lut5_I3_O)        0.045    -0.493 r  u_programrom/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    u_CPU_only/u_pc_1/D[1]
    SLICE_X71Y52         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.839    -1.274    u_CPU_only/u_pc_1/clk_out1
    SLICE_X71Y52         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[1]/C
                         clock pessimism              0.426    -0.848    
    SLICE_X71Y52         FDRE (Hold_fdre_C_D)         0.091    -0.757    u_CPU_only/u_pc_1/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.757    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_led_interface/led_port_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_interface/led_port_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.564    -0.851    u_led_interface/clk_out1
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  u_led_interface/led_port_reg[1][15]/Q
                         net (fo=2, routed)           0.233    -0.453    u_programrom/led_port_reg[1][15]_0[2]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.408 r  u_programrom/led_port[1][15]_i_1/O
                         net (fo=1, routed)           0.000    -0.408    u_led_interface/led_port_reg[1][15]_1
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.835    -1.278    u_led_interface/clk_out1
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][15]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X58Y54         FDRE (Hold_fdre_C_D)         0.121    -0.730    u_led_interface/led_port_reg[1][15]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u_led_interface/led_port_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_interface/led_port_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.110%)  route 0.235ns (52.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.564    -0.851    u_led_interface/clk_out1
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.687 r  u_led_interface/led_port_reg[1][10]/Q
                         net (fo=2, routed)           0.235    -0.452    u_programrom/led_port_reg[1][15]_0[1]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.407 r  u_programrom/led_port[1][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.407    u_led_interface/led_port_reg[1][10]_0
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.835    -1.278    u_led_interface/clk_out1
    SLICE_X58Y54         FDRE                                         r  u_led_interface/led_port_reg[1][10]/C
                         clock pessimism              0.427    -0.851    
    SLICE_X58Y54         FDRE (Hold_fdre_C_D)         0.121    -0.730    u_led_interface/led_port_reg[1][10]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.231ns (36.874%)  route 0.395ns (63.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.566    -0.849    u_CPU_only/u_pc_1/clk_out1
    SLICE_X67Y53         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  u_CPU_only/u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.539    u_CPU_only/u_pc_1/Q[0]
    SLICE_X67Y53         LUT2 (Prop_lut2_I0_O)        0.045    -0.494 r  u_CPU_only/u_pc_1/register_reg_r1_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.049    -0.445    u_programrom/register_reg_r2_0_31_0_5
    SLICE_X67Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.400 r  u_programrom/register_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.177    -0.222    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_0_5/DIA0
    SLICE_X62Y53         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.837    -1.276    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_0_5/WCLK
    SLICE_X62Y53         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.464    -0.812    
    SLICE_X62Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.665    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 u_CPU_only/u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.231ns (35.877%)  route 0.413ns (64.123%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.566    -0.849    u_CPU_only/u_pc_1/clk_out1
    SLICE_X67Y53         FDRE                                         r  u_CPU_only/u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  u_CPU_only/u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.169    -0.539    u_CPU_only/u_pc_1/Q[0]
    SLICE_X67Y53         LUT2 (Prop_lut2_I0_O)        0.045    -0.494 r  u_CPU_only/u_pc_1/register_reg_r1_0_31_0_5_i_18/O
                         net (fo=1, routed)           0.049    -0.445    u_programrom/register_reg_r2_0_31_0_5
    SLICE_X67Y53         LUT6 (Prop_lut6_I0_O)        0.045    -0.400 r  u_programrom/register_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.195    -0.205    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/DIA0
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.839    -1.274    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X66Y52         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.442    -0.832    
    SLICE_X66Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.685    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 u_toggle_switch_interface/switch_data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_reg_files_1/register_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.209ns (32.170%)  route 0.441ns (67.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.595    -0.820    u_toggle_switch_interface/CLK
    SLICE_X76Y55         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.656 r  u_toggle_switch_interface/switch_data_o_reg[11]/Q
                         net (fo=1, routed)           0.372    -0.284    u_programrom/Q[11]
    SLICE_X67Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.239 r  u_programrom/register_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.068    -0.170    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_6_11/DIC1
    SLICE_X66Y54         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.838    -1.275    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X66Y54         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.464    -0.811    
    SLICE_X66Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.697    u_CPU_only/u_reg_files_1/register_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 u_toggle_switch_interface/switch_data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.508%)  route 0.476ns (69.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.595    -0.820    u_toggle_switch_interface/CLK
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.656 r  u_toggle_switch_interface/switch_data_o_reg[15]/Q
                         net (fo=1, routed)           0.309    -0.347    u_programrom/Q[15]
    SLICE_X68Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.302 r  u_programrom/register_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.167    -0.135    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/DIB1
    SLICE_X70Y55         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.838    -1.275    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/WCLK
    SLICE_X70Y55         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.464    -0.811    
    SLICE_X70Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.687    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 u_toggle_switch_interface/switch_data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.209ns (29.492%)  route 0.500ns (70.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.595    -0.820    u_toggle_switch_interface/CLK
    SLICE_X76Y54         FDRE                                         r  u_toggle_switch_interface/switch_data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.656 r  u_toggle_switch_interface/switch_data_o_reg[12]/Q
                         net (fo=1, routed)           0.331    -0.325    u_programrom/Q[12]
    SLICE_X69Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  u_programrom/register_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.169    -0.111    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/DIA0
    SLICE_X70Y55         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=168, routed)         0.838    -1.275    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/WCLK
    SLICE_X70Y55         RAMD32                                       r  u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.464    -0.811    
    SLICE_X70Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.664    u_CPU_only/u_reg_files_1/register_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.553    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y57     u_toggle_switch_interface/switch_data_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y56     u_toggle_switch_interface/switch_data_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y55     u_toggle_switch_interface/switch_data_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y54     u_toggle_switch_interface/switch_data_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y55     u_toggle_switch_interface/switch_data_o_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y54     u_toggle_switch_interface/switch_data_o_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y54     u_toggle_switch_interface/switch_data_o_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X76Y57     u_toggle_switch_interface/switch_data_o_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X70Y56     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X66Y52     u_CPU_only/u_reg_files_1/register_reg_r1_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpu_clk
  To Clock:  clk_out2_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       94.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.260ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.185ns (21.930%)  route 4.219ns (78.070%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.853     1.903    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X66Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.027 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.960     2.988    u_uart_connect_pc/inst/upg_inst/s_axi_wdata
    SLICE_X65Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    97.056    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.507    97.563    
                         clock uncertainty           -0.111    97.453    
    SLICE_X65Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.248    u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                 94.260    

Slack (MET) :             94.260ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.185ns (21.930%)  route 4.219ns (78.070%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.853     1.903    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X66Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.027 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.960     2.988    u_uart_connect_pc/inst/upg_inst/s_axi_wdata
    SLICE_X65Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    97.056    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.507    97.563    
                         clock uncertainty           -0.111    97.453    
    SLICE_X65Y72         FDRE (Setup_fdre_C_CE)      -0.205    97.248    u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -2.988    
  -------------------------------------------------------------------
                         slack                                 94.260    

Slack (MET) :             94.447ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.185ns (22.552%)  route 4.070ns (77.448%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.853     1.903    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X66Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.027 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.811     2.839    u_uart_connect_pc/inst/upg_inst/s_axi_wdata
    SLICE_X66Y71         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    97.058    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y71         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.507    97.565    
                         clock uncertainty           -0.111    97.455    
    SLICE_X66Y71         FDRE (Setup_fdre_C_CE)      -0.169    97.286    u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         97.285    
                         arrival time                          -2.839    
  -------------------------------------------------------------------
                         slack                                 94.447    

Slack (MET) :             94.742ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.090ns (21.147%)  route 4.064ns (78.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614    -2.415    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.419    -1.996 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[8]/Q
                         net (fo=3, routed)           0.972    -1.024    u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg_n_0_[8]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.299    -0.725 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_7/O
                         net (fo=1, routed)           0.473    -0.251    u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_7_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.127 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_6/O
                         net (fo=1, routed)           0.945     0.817    u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_6_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.941 f  u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_4/O
                         net (fo=15, routed)          1.674     2.615    u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_4_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I1_O)        0.124     2.739 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     2.739    u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]
    SLICE_X47Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    97.056    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X47Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[15]/C
                         clock pessimism              0.507    97.563    
                         clock uncertainty           -0.111    97.453    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.029    97.482    u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         97.482    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 94.742    

Slack (MET) :             94.745ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.185ns (24.100%)  route 3.732ns (75.900%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 97.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.853     1.903    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X66Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.027 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.474     2.501    u_uart_connect_pc/inst/upg_inst/s_axi_wdata
    SLICE_X65Y73         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    97.055    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.507    97.562    
                         clock uncertainty           -0.111    97.452    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.205    97.247    u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         97.247    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                 94.745    

Slack (MET) :             94.745ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.185ns (24.100%)  route 3.732ns (75.900%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 97.055 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.853     1.903    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X66Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.027 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.474     2.501    u_uart_connect_pc/inst/upg_inst/s_axi_wdata
    SLICE_X65Y73         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.494    97.055    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.507    97.562    
                         clock uncertainty           -0.111    97.452    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.205    97.247    u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         97.247    
                         arrival time                          -2.501    
  -------------------------------------------------------------------
                         slack                                 94.745    

Slack (MET) :             94.760ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 1.118ns (21.573%)  route 4.064ns (78.427%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.614    -2.415    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDCE (Prop_fdce_C_Q)         0.419    -1.996 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[8]/Q
                         net (fo=3, routed)           0.972    -1.024    u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg_n_0_[8]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.299    -0.725 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_7/O
                         net (fo=1, routed)           0.473    -0.251    u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_7_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.127 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_6/O
                         net (fo=1, routed)           0.945     0.817    u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_6_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I5_O)        0.124     0.941 f  u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_4/O
                         net (fo=15, routed)          1.674     2.615    u_uart_connect_pc/inst/upg_inst/wwait_cnt[15]_i_4_n_0
    SLICE_X47Y73         LUT2 (Prop_lut2_I1_O)        0.152     2.767 r  u_uart_connect_pc/inst/upg_inst/wwait_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.767    u_uart_connect_pc/inst/upg_inst/wwait_cnt[1]
    SLICE_X47Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    97.056    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X47Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[1]/C
                         clock pessimism              0.507    97.563    
                         clock uncertainty           -0.111    97.453    
    SLICE_X47Y73         FDCE (Setup_fdce_C_D)        0.075    97.528    u_uart_connect_pc/inst/upg_inst/wwait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         97.528    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                 94.760    

Slack (MET) :             94.765ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.185ns (24.013%)  route 3.750ns (75.987%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.853     1.903    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X66Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.027 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.491     2.519    u_uart_connect_pc/inst/upg_inst/s_axi_wdata
    SLICE_X66Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    97.056    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.507    97.563    
                         clock uncertainty           -0.111    97.453    
    SLICE_X66Y72         FDRE (Setup_fdre_C_CE)      -0.169    97.284    u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         97.284    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                 94.765    

Slack (MET) :             94.765ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.185ns (24.013%)  route 3.750ns (75.987%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 97.056 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.853     1.903    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X66Y74         LUT6 (Prop_lut6_I3_O)        0.124     2.027 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.491     2.519    u_uart_connect_pc/inst/upg_inst/s_axi_wdata
    SLICE_X66Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.495    97.056    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X66Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.507    97.563    
                         clock uncertainty           -0.111    97.453    
    SLICE_X66Y72         FDRE (Setup_fdre_C_CE)      -0.169    97.284    u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         97.284    
                         arrival time                          -2.519    
  -------------------------------------------------------------------
                         slack                                 94.765    

Slack (MET) :             94.781ns  (required time - arrival time)
  Source:                 u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpu_clk rise@100.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 1.180ns (25.261%)  route 3.491ns (74.739%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 97.053 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.416ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -4.125    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.613    -2.416    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X64Y73         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.456    -1.960 f  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.064    -0.896    u_uart_connect_pc/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.154    -0.742 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.559    -0.183    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.327     0.144 f  u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.782     0.926    u_uart_connect_pc/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X63Y74         LUT3 (Prop_lut3_I0_O)        0.124     1.050 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.298     1.348    u_uart_connect_pc/inst/upg_inst/uart_wen5_out
    SLICE_X63Y74         LUT4 (Prop_lut4_I0_O)        0.119     1.467 r  u_uart_connect_pc/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.788     2.255    u_uart_connect_pc/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X65Y74         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                    100.000   100.000 r  
    Y18                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    93.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    95.469    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    95.561 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.492    97.053    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y74         FDCE                                         r  u_uart_connect_pc/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.507    97.560    
                         clock uncertainty           -0.111    97.450    
    SLICE_X65Y74         FDCE (Setup_fdce_C_CE)      -0.413    97.037    u_uart_connect_pc/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         97.037    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 94.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.856    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X63Y68         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.078    -0.637    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -1.285    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.442    -0.843    
    SLICE_X62Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.726    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.042%)  route 0.130ns (47.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.560    -0.855    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X64Y67         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.130    -0.584    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -1.285    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism              0.464    -0.821    
    SLICE_X62Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.712    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.857    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X64Y69         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.051    -0.665    u_uart_connect_pc/inst/upg_inst/s_axi_rdata[2]
    SLICE_X65Y69         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -1.285    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[2]/C
                         clock pessimism              0.441    -0.844    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.047    -0.797    u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[2]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.507%)  route 0.138ns (49.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.856    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X63Y68         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.138    -0.577    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -1.285    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.442    -0.843    
    SLICE_X62Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.728    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.856    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y68         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.636    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X66Y68         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.829    -1.284    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y68         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.428    -0.856    
    SLICE_X66Y68         FDRE (Hold_fdre_C_D)         0.060    -0.796    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.796    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.835%)  route 0.141ns (46.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559    -0.856    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X66Y68         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.692 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.141    -0.551    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -1.285    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y68         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism              0.464    -0.821    
    SLICE_X62Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.713    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.854    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X63Y66         FDSE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDSE (Prop_fdse_C_Q)         0.141    -0.713 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/Q
                         net (fo=14, routed)          0.111    -0.601    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[1]
    SLICE_X62Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.556 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.556    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/addr_i_p1[3]
    SLICE_X62Y66         FDSE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -1.283    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X62Y66         FDSE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.442    -0.841    
    SLICE_X62Y66         FDSE (Hold_fdse_C_D)         0.121    -0.720    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.245%)  route 0.178ns (55.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.859    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.540    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X62Y70         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -1.287    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y70         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.464    -0.823    
    SLICE_X62Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.706    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.181%)  route 0.171ns (54.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.556    -0.859    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  u_uart_connect_pc/inst/upg_inst/s_axi_wdata_reg[5]/Q
                         net (fo=1, routed)           0.171    -0.547    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[5]
    SLICE_X62Y70         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826    -1.287    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X62Y70         SRL16E                                       r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
                         clock pessimism              0.464    -0.823    
    SLICE_X62Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.714    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpu_clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpu_clk rise@0.000ns - clk_out2_cpu_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.440    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.558    -0.857    u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X64Y69         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.116    -0.600    u_uart_connect_pc/inst/upg_inst/s_axi_rdata[4]
    SLICE_X65Y69         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -2.142    u_uart_connect_pc/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.828    -1.285    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism              0.441    -0.844    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.075    -0.769    u_uart_connect_pc/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpu_clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    u_uart_connect_pc/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X64Y74     u_uart_connect_pc/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y74     u_uart_connect_pc/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y74     u_uart_connect_pc/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X65Y74     u_uart_connect_pc/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X64Y73     u_uart_connect_pc/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X64Y73     u_uart_connect_pc/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y74     u_uart_connect_pc/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X62Y74     u_uart_connect_pc/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y67     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y67     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y70     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y70     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y70     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y70     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y70     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y70     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y70     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y67     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y68     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X62Y67     u_uart_connect_pc/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT



