# 1 "arch/arm64/boot/dts/qcom/msm8992-bullhead-rev-101.dts"
# 1 "<built-in>" 1
# 1 "arch/arm64/boot/dts/qcom/msm8992-bullhead-rev-101.dts" 2






/dts-v1/;


# 1 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 1




# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 6 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8994.h" 1
# 7 "arch/arm64/boot/dts/qcom/msm8992.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x0>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x1>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x2>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0 0x3>;
   next-level-cache = <&L2_0>;
   enable-method = "psci";
  };

  CPU4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x0 0x100>;
   next-level-cache = <&L2_1>;
   enable-method = "psci";
   L2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
   };
  };

  CPU5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a57";
   reg = <0x0 0x101>;
   next-level-cache = <&L2_1>;
   enable-method = "psci";
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };
   };
  };
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8994", "qcom,scm";
  };
 };

 memory {
  device_type = "memory";

  reg = <0 0 0 0>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 ((((1 << (4)) - 1) << 8)| 4)>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "hvc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  smem_region: smem@6a00000 {
   reg = <0x0 0x6a00000 0x0 0x200000>;
   no-map;
  };
 };

 sfpb_mutex: hwmutex {
  compatible = "qcom,sfpb-mutex";
  syscon = <&sfpb_mutex_regs 0x0 0x100>;
  #hwlock-cells = <1>;
 };

 smem {
  compatible = "qcom,smem";
  memory-region = <&smem_region>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  hwlocks = <&sfpb_mutex 3>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  intc: interrupt-controller@f9000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0xf9000000 0x1000>,
    <0xf9002000 0x1000>;
  };

  apcs: mailbox@f900d000 {
   compatible = "qcom,msm8994-apcs-kpss-global", "syscon";
   reg = <0xf900d000 0x2000>;
   #mbox-cells = <1>;
  };

  timer@f9020000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xf9020000 0x1000>;

   frame@f9021000 {
    frame-number = <0>;
    interrupts = <0 9 4>,
      <0 8 4>;
    reg = <0xf9021000 0x1000>,
     <0xf9022000 0x1000>;
   };

   frame@f9023000 {
    frame-number = <1>;
    interrupts = <0 10 4>;
    reg = <0xf9023000 0x1000>;
    status = "disabled";
   };

   frame@f9024000 {
    frame-number = <2>;
    interrupts = <0 11 4>;
    reg = <0xf9024000 0x1000>;
    status = "disabled";
   };

   frame@f9025000 {
    frame-number = <3>;
    interrupts = <0 12 4>;
    reg = <0xf9025000 0x1000>;
    status = "disabled";
   };

   frame@f9026000 {
    frame-number = <4>;
    interrupts = <0 13 4>;
    reg = <0xf9026000 0x1000>;
    status = "disabled";
   };

   frame@f9027000 {
    frame-number = <5>;
    interrupts = <0 14 4>;
    reg = <0xf9027000 0x1000>;
    status = "disabled";
   };

   frame@f9028000 {
    frame-number = <6>;
    interrupts = <0 15 4>;
    reg = <0xf9028000 0x1000>;
    status = "disabled";
   };
  };

  sdhc_1: sdhci@f9824900 {
   compatible = "qcom,sdhci-msm-v4";
   reg = <0xf9824900 0x1a0>, <0xf9824000 0x800>;
   reg-names = "hc_mem", "core_mem";

   interrupts = <0 123 4>,
     <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 104>,
    <&gcc 118>,
    <&xo_board>;
   clock-names = "core", "iface", "xo";

   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on
     &sdc1_rclk_on>;
   pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off
     &sdc1_rclk_off>;

   regulator-always-on;
   bus-width = <8>;
   non-removable;

   status = "disabled";
  };

  blsp1_uart2: serial@f991e000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf991e000 0x1000>;
   interrupts = <0 108 8>;
   clock-names = "core", "iface";
   clocks = <&gcc 72>,
    <&gcc 58>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp1_uart2_default>;
   pinctrl-1 = <&blsp1_uart2_sleep>;
   status = "disabled";
  };

  blsp_i2c2: i2c@f9924000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9924000 0x500>;
   interrupts = <0 96 4>;
   clocks = <&gcc 58>,
    <&gcc 61>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c2_default>;
   pinctrl-1 = <&i2c2_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };



  blsp_i2c13: i2c@f9927000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9927000 0x500>;
   interrupts = <0 99 4>;
   clocks = <&gcc 58>,
    <&gcc 67>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c13_default>;
   pinctrl-1 = <&i2c13_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c6: i2c@f9928000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9928000 0x500>;
   interrupts = <0 100 4>;
   clocks = <&gcc 58>,
    <&gcc 69>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c6_default>;
   pinctrl-1 = <&i2c6_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_uart2: serial@f995e000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf995e000 0x1000>;
   interrupts = <0 146 8>;
   clock-names = "core", "iface";
   clocks = <&gcc 91>,
    <&gcc 77>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&blsp2_uart2_default>;
   pinctrl-1 = <&blsp2_uart2_sleep>;
   status = "disabled";
  };

  blsp_i2c7: i2c@f9963000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9963000 0x500>;
   interrupts = <0 101 4>;
   clocks = <&gcc 77>,
    <&gcc 78>;
   clock-names = "iface", "core";
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c7_default>;
   pinctrl-1 = <&i2c7_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp_i2c5: i2c@f9967000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0xf9967000 0x500>;
   interrupts = <0 105 4>;
   clocks = <&gcc 77>,
    <&gcc 86>;
   clock-names = "iface", "core";
   clock-frequency = <100000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&i2c5_default>;
   pinctrl-1 = <&i2c5_sleep>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  gcc: clock-controller@fc400000 {
   compatible = "qcom,gcc-msm8994";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0xfc400000 0x2000>;
  };

  rpm_msg_ram: memory@fc428000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0xfc428000 0x4000>;
  };

  restart@fc4ab000 {
   compatible = "qcom,pshold";
   reg = <0xfc4ab000 0x4>;
  };

  spmi_bus: spmi@fc4c0000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0xfc4cf000 0x1000>,
         <0xfc4cb000 0x1000>,
         <0xfc4ca000 0x1000>;
   reg-names = "core", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  sfpb_mutex_regs: syscon@fd484000 {
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "syscon";
   reg = <0xfd484000 0x400>;
  };

  tlmm: pinctrl@fd510000 {
   compatible = "qcom,msm8994-pinctrl";
   reg = <0xfd510000 0x4000>;
   interrupts = <0 208 4>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 146>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp1_uart2_default: blsp1-uart2-default {
    function = "blsp_uart2";
    pins = "gpio4", "gpio5";
    drive-strength = <16>;
    bias-disable;
   };

   blsp1_uart2_sleep: blsp1-uart2-sleep {
    function = "gpio";
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-pull-down;
   };

   blsp2_uart2_default: blsp2-uart2-default {
    function = "blsp_uart8";
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    drive-strength = <16>;
    bias-disable;
   };

   blsp2_uart2_sleep: blsp2-uart2-sleep {
    function = "gpio";
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    drive-strength = <2>;
    bias-pull-down;
   };

   sdc1_clk_on: clk-on {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <6>;
   };

   sdc1_clk_off: clk-off {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };

   sdc1_cmd_on: cmd-on {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <6>;
   };

   sdc1_cmd_off: cmd-off {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };

   sdc1_data_on: data-on {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <6>;
   };

   sdc1_data_off: data-off {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };

   sdc1_rclk_on: rclk-on {
    pins = "sdc1_rclk";
    bias-pull-down;
   };

   sdc1_rclk_off: rclk-off {
    pins = "sdc1_rclk";
    bias-pull-down;
   };

   i2c2_default: i2c2-default {
    function = "blsp_i2c2";
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };

   i2c2_sleep: i2c2-sleep {
    function = "gpio";
    pins = "gpio6", "gpio7";
    drive-strength = <2>;
    bias-disable;
   };

   i2c5_default: i2c5-default {

    function = "blsp_i2c11";
    pins = "gpio83", "gpio84";
    drive-strength = <2>;
    bias-disable;
   };

   i2c5_sleep: i2c5-sleep {
    function = "gpio";
    pins = "gpio83", "gpio84";
    drive-strength = <2>;
    bias-disable;
   };

   i2c6_default: i2c6-default {
    function = "blsp_i2c6";
    pins = "gpio28", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };

   i2c6_sleep: i2c6-sleep {
    function = "gpio";
    pins = "gpio28", "gpio27";
    drive-strength = <2>;
    bias-disable;
   };

   i2c7_default: i2c7-default {
    function = "blsp_i2c7";
    pins = "gpio43", "gpio44";
    drive-strength = <2>;
    bias-disable;
   };

   i2c7_sleep: i2c7-sleep {
    function = "gpio";
    pins = "gpio43", "gpio44";
    drive-strength = <2>;
    bias-disable;
   };

   i2c13_default: i2c13-default {

    function = "blsp_i2c5";
    pins = "gpio23", "gpio24";
    drive-strength = <2>;
    bias-disable;
   };

   i2c13_sleep: i2c13-sleep {
    function = "gpio";
    pins = "gpio23", "gpio24";
    drive-strength = <2>;
    bias-disable;
   };
  };
 };

 smd_rpm: smd {
  compatible = "qcom,smd";
  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;
   qcom,local-pid = <0>;
   qcom,remote-pid = <6>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8994";
    qcom,smd-channels = "rpm_requests";

    rpmcc: rpmcc {
     compatible = "qcom,rpmcc-msm8992";
     #clock-cells = <1>;
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 4 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 1 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 vreg_vph_pwr: vreg-vph-pwr {
  compatible = "regulator-fixed";
  status = "okay";
  regulator-name = "vph-pwr";

  regulator-min-microvolt = <3600000>;
  regulator-max-microvolt = <3600000>;

  regulator-always-on;
 };
};
# 10 "arch/arm64/boot/dts/qcom/msm8992-bullhead-rev-101.dts" 2

/ {
 model = "LG Nexus 5X";
 compatible = "lg,bullhead", "qcom,msm8992";

 qcom,msm-id = <251 0>, <252 0>;
 qcom,board-id = <0xb64 0>;
 qcom,pmic-id = <0x10009 0x1000A 0x0 0x0>;


 /delete-node/ psci;

 aliases {
  serial0 = &blsp1_uart2;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ramoops@1ff00000 {
   compatible = "ramoops";
   reg = <0x0 0x1ff00000 0x0 0x40000>;
   console-size = <0x10000>;
   record-size = <0x10000>;
   ftrace-size = <0x10000>;
   pmsg-size = <0x20000>;
  };
 };
};

&blsp1_uart2 {
 status = "okay";
};

&rpm_requests {
 pm8994-regulators {
  compatible = "qcom,rpm-pm8994-regulators";

  vdd_l1-supply = <&pm8994_s1>;
  vdd_l2_26_28-supply = <&pm8994_s3>;
  vdd_l3_11-supply = <&pm8994_s3>;
  vdd_l4_27_31-supply = <&pm8994_s3>;
  vdd_l5_7-supply = <&pm8994_s3>;
  vdd_l6_12_32-supply = <&pm8994_s5>;
  vdd_l8_16_30-supply = <&vreg_vph_pwr>;
  vdd_l9_10_18_22-supply = <&vreg_vph_pwr>;
  vdd_l13_19_23_24-supply = <&vreg_vph_pwr>;
  vdd_l14_15-supply = <&pm8994_s5>;
  vdd_l17_29-supply = <&vreg_vph_pwr>;
  vdd_l20_21-supply = <&vreg_vph_pwr>;
  vdd_l25-supply = <&pm8994_s5>;
  vdd_lvs1_2-supply = <&pm8994_s4>;

  pm8994_s1: s1 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
  };

  pm8994_s2: s2 {

  };

  pm8994_s3: s3 {
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
  };

  pm8994_s4: s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-allow-set-load;
   regulator-system-load = <325000>;
  };

  pm8994_s5: s5 {
   regulator-min-microvolt = <2150000>;
   regulator-max-microvolt = <2150000>;
  };

  pm8994_s7: s7 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
  };

  pm8994_l1: l1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
  };

  pm8994_l2: l2 {
   regulator-min-microvolt = <1250000>;
   regulator-max-microvolt = <1250000>;
  };

  pm8994_l3: l3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  pm8994_l4: l4 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
  };

  pm8994_l5: l5 {

  };

  pm8994_l6: l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l7: l7 {

  };

  pm8994_l8: l8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l9: l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l10: l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l11: l11 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  pm8994_l12: l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l13: l13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
  };

  pm8994_l14: l14 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
  };

  pm8994_l15: l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l16: l16 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
  };

  pm8994_l17: l17 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
  };

  pm8994_l18: l18 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
  };

  pm8994_l19: l19 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l20: l20 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   regulator-always-on;
   regulator-boot-on;
   regulator-allow-set-load;
   regulator-system-load = <570000>;
  };

  pm8994_l21: l21 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
  };

  pm8994_l22: l22 {
   regulator-min-microvolt = <3100000>;
   regulator-max-microvolt = <3100000>;
  };

  pm8994_l23: l23 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
  };

  pm8994_l24: l24 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3150000>;
  };

  pm8994_l25: l25 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  pm8994_l26: l26 {



  };

  pm8994_l27: l27 {
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1050000>;
  };

  pm8994_l28: l28 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
  };

  pm8994_l29: l29 {





  };

  pm8994_l30: l30 {





  };

  pm8994_l31: l31 {
   regulator-min-microvolt = <1262500>;
   regulator-max-microvolt = <1262500>;
  };

  pm8994_l32: l32 {





  };
 };
};

&sdhc_1 {
 status = "okay";

 mmc-hs400-1_8v;
};
