Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c97a37bdf6864dd9951b028e3f1247ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot csom_tb_behav xil_defaultlib.csom_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'is_done' [/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/new/fpa_update_weight.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fpa_adder
Compiling module xil_defaultlib.fpa_multiplier
Compiling module xil_defaultlib.fpa_distance
Compiling module xil_defaultlib.fpa_euclidean_distance_default
Compiling module xil_defaultlib.fpa_comparator
Compiling module xil_defaultlib.fpa_update_weight
Compiling module xil_defaultlib.som_default
Compiling module xil_defaultlib.csom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot csom_tb_behav
