$date
	Thu Nov 17 11:18:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module W11P4_tb $end
$var wire 4 ! W11P4 [3:0] $end
$var reg 1 " Resetn $end
$var reg 1 # clock $end
$scope module f1 $end
$var wire 1 " Resetn $end
$var wire 1 # clock $end
$var wire 4 $ Q [3:0] $end
$scope module s0 $end
$var wire 1 " Resetn $end
$var wire 1 % T $end
$var wire 1 & clock $end
$var reg 1 ' Q $end
$upscope $end
$scope module s1 $end
$var wire 1 " Resetn $end
$var wire 1 ( T $end
$var wire 1 ) clock $end
$var reg 1 * Q $end
$upscope $end
$scope module s2 $end
$var wire 1 " Resetn $end
$var wire 1 + T $end
$var wire 1 , clock $end
$var reg 1 - Q $end
$upscope $end
$scope module s3 $end
$var wire 1 " Resetn $end
$var wire 1 . T $end
$var wire 1 / clock $end
$var reg 1 0 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
1/
0.
0-
1,
0+
0*
1)
0(
0'
1&
1%
b0 $
0#
0"
b0 !
$end
#10
0&
0)
0,
0/
1#
#20
1(
b1 !
b1 $
1'
1&
1)
1,
1/
0#
1"
#30
0&
0)
0,
0/
1#
#40
0(
0'
b10 !
b10 $
1*
1&
1)
1,
1/
0#
#50
0&
0)
0,
0/
1#
#60
1+
1(
b11 !
b11 $
1'
1&
1)
1,
1/
0#
#70
0&
0)
0,
0/
1#
#80
0+
0.
0(
0'
0*
b100 !
b100 $
1-
1&
1)
1,
1/
0#
#90
0&
0)
0,
0/
1#
#100
1(
b101 !
b101 $
1'
1&
1)
1,
1/
0#
#110
0&
0)
0,
0/
1#
#120
0(
0'
b110 !
b110 $
1*
1&
1)
1,
1/
0#
#130
0&
0)
0,
0/
1#
#140
1.
1+
1(
b111 !
b111 $
1'
1&
1)
1,
1/
0#
#150
0&
0)
0,
0/
1#
#160
0+
0.
0(
0'
0*
0-
b1000 !
b1000 $
10
1&
1)
1,
1/
0#
#170
0&
0)
0,
0/
1#
#180
1(
b1001 !
b1001 $
1'
1&
1)
1,
1/
0#
#190
0&
0)
0,
0/
1#
#200
0(
0'
b1010 !
b1010 $
1*
1&
1)
1,
1/
0#
#210
0&
0)
0,
0/
1#
#220
1+
1(
b1011 !
b1011 $
1'
1&
1)
1,
1/
0#
#230
0&
0)
0,
0/
1#
#240
0+
0.
0(
0'
0*
b1100 !
b1100 $
1-
1&
1)
1,
1/
0#
#250
0&
0)
0,
0/
1#
#260
1(
b1101 !
b1101 $
1'
1&
1)
1,
1/
0#
#270
0&
0)
0,
0/
1#
#280
0(
0'
b1110 !
b1110 $
1*
1&
1)
1,
1/
0#
#290
0&
0)
0,
0/
1#
#300
1.
1+
1(
b1111 !
b1111 $
1'
1&
1)
1,
1/
0#
#310
0&
0)
0,
0/
1#
#320
0+
0.
0(
0'
0*
0-
b0 !
b0 $
00
1&
1)
1,
1/
0#
