// Seed: 3458527694
module module_0 #(
    parameter id_13 = 32'd5,
    parameter id_17 = 32'd63
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output tri0 id_1;
  wire _id_13;
  assign id_1 = {(-1), id_7} - -1'h0;
  wire id_14;
  logic id_15, id_16;
  tri1 _id_17 = -1 > id_15;
  wire [id_13 : id_17] id_18;
endmodule
module module_1 #(
    parameter id_5 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_8,
      id_1,
      id_7,
      id_1,
      id_2,
      id_2,
      id_1,
      id_7,
      id_4,
      id_6
  );
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always disable id_9;
  assign id_2 = id_2;
  logic [1 : id_5] id_10;
  ;
endmodule
