// Seed: 2250881558
module module_0;
  logic id_1;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd25
) (
    input  tri  id_0,
    input  tri0 _id_1,
    input  wor  _id_2,
    input  tri0 id_3,
    output tri0 id_4
);
  logic id_6;
  assign (pull1, highz0) id_4 = id_6[-1 : id_2];
  struct packed {
    logic id_7[-1 : id_1];
    logic id_8;
    logic id_9;
  } id_10;
  always $unsigned(5);
  ;
  module_0 modCall_1 ();
endmodule
