strict digraph "" {
	node [label="\N"];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f8c970e3e90>",
		clk_sens=False,
		fillcolor=gold,
		label="15:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f8c970e3f50>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"Leaf_15:AL"	[def_var="['next_state']",
		label="Leaf_15:AL"];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8c96992290>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c96992310>",
		fillcolor=cadetblue,
		label="19:BS
next_state = in;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c96992310>]",
		style=filled,
		typ=BlockingSubstitution];
	"19:CA" -> "19:BS"	[cond="[]",
		lineno=None];
	"18:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c96992110>",
		fillcolor=cadetblue,
		label="18:BS
next_state = in;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c96992110>]",
		style=filled,
		typ=BlockingSubstitution];
	"18:BS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"18:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8c96992090>",
		fillcolor=lightcyan,
		label="18:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CA" -> "18:BS"	[cond="[]",
		lineno=None];
	"17:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f8c970e3f90>",
		fillcolor=linen,
		label="17:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"17:CS" -> "19:CA"	[cond="['present_state']",
		label=present_state,
		lineno=17];
	"17:CS" -> "18:CA"	[cond="['present_state']",
		label=present_state,
		lineno=17];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f8c96992450>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"17:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=17];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c96992490>",
		fillcolor=cadetblue,
		label="20:BS
next_state = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f8c96992490>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:BS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"19:BS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:CS"	[cond="[]",
		lineno=None];
	"20:CA" -> "20:BS"	[cond="[]",
		lineno=None];
}
