// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Tue Mar 21 09:56:51 2023
// Host        : DESKTOP-ORRMO2Q running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_Custom_System_0_0_sim_netlist.v
// Design      : system_Custom_System_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI4_Stream_Reader
   (Q,
    s_axis_tdata_ADC_Stream_in,
    AD_CLK_in);
  output [13:0]Q;
  input [13:0]s_axis_tdata_ADC_Stream_in;
  input AD_CLK_in;

  wire AD_CLK_in;
  wire [13:0]Q;
  wire [13:0]s_axis_tdata_ADC_Stream_in;

  FDRE \Dout_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \Dout_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \Dout_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \Dout_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \Dout_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \Dout_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \Dout_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \Dout_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \Dout_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \Dout_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \Dout_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \Dout_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \Dout_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \Dout_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(s_axis_tdata_ADC_Stream_in[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CIC_Basic_128
   (E,
    D,
    S,
    Q,
    \output_register_reg[7]_0 ,
    \output_register_reg[11]_0 ,
    \output_register_reg[15]_0 ,
    \output_register_reg[19]_0 ,
    \output_register_reg[23]_0 ,
    \output_register_reg[27]_0 ,
    AD_CLK_in,
    D_pipeline_reg__0,
    \input_register_reg[15]_0 );
  output [0:0]E;
  output [27:0]D;
  output [3:0]S;
  output [27:0]Q;
  output [3:0]\output_register_reg[7]_0 ;
  output [3:0]\output_register_reg[11]_0 ;
  output [3:0]\output_register_reg[15]_0 ;
  output [3:0]\output_register_reg[19]_0 ;
  output [3:0]\output_register_reg[23]_0 ;
  output [3:0]\output_register_reg[27]_0 ;
  input AD_CLK_in;
  input [27:0]D_pipeline_reg__0;
  input [15:0]\input_register_reg[15]_0 ;

  wire AD_CLK_in;
  wire [27:0]D;
  wire [27:0]D_pipeline_reg__0;
  wire [0:0]E;
  wire [27:0]Q;
  wire [3:0]S;
  wire [5:0]cur_count0;
  wire [5:0]cur_count_reg;
  wire [27:0]diff1;
  wire [27:0]diff2;
  wire [15:0]in;
  wire [15:0]\input_register_reg[15]_0 ;
  wire load;
  wire [3:0]\output_register_reg[11]_0 ;
  wire [3:0]\output_register_reg[15]_0 ;
  wire [3:0]\output_register_reg[19]_0 ;
  wire [3:0]\output_register_reg[23]_0 ;
  wire [3:0]\output_register_reg[27]_0 ;
  wire [3:0]\output_register_reg[7]_0 ;
  wire \section_out1[0]_i_2_n_0 ;
  wire \section_out1[0]_i_3_n_0 ;
  wire \section_out1[0]_i_4_n_0 ;
  wire \section_out1[0]_i_5_n_0 ;
  wire \section_out1[12]_i_2_n_0 ;
  wire \section_out1[12]_i_3_n_0 ;
  wire \section_out1[12]_i_4_n_0 ;
  wire \section_out1[12]_i_5_n_0 ;
  wire \section_out1[16]_i_2_n_0 ;
  wire \section_out1[16]_i_3_n_0 ;
  wire \section_out1[16]_i_4_n_0 ;
  wire \section_out1[16]_i_5_n_0 ;
  wire \section_out1[20]_i_2_n_0 ;
  wire \section_out1[20]_i_3_n_0 ;
  wire \section_out1[20]_i_4_n_0 ;
  wire \section_out1[20]_i_5_n_0 ;
  wire \section_out1[24]_i_2_n_0 ;
  wire \section_out1[24]_i_3_n_0 ;
  wire \section_out1[24]_i_4_n_0 ;
  wire \section_out1[24]_i_5_n_0 ;
  wire \section_out1[4]_i_2_n_0 ;
  wire \section_out1[4]_i_3_n_0 ;
  wire \section_out1[4]_i_4_n_0 ;
  wire \section_out1[4]_i_5_n_0 ;
  wire \section_out1[8]_i_2_n_0 ;
  wire \section_out1[8]_i_3_n_0 ;
  wire \section_out1[8]_i_4_n_0 ;
  wire \section_out1[8]_i_5_n_0 ;
  wire [27:0]section_out1_reg;
  wire \section_out1_reg[0]_i_1_n_0 ;
  wire \section_out1_reg[0]_i_1_n_1 ;
  wire \section_out1_reg[0]_i_1_n_2 ;
  wire \section_out1_reg[0]_i_1_n_3 ;
  wire \section_out1_reg[0]_i_1_n_4 ;
  wire \section_out1_reg[0]_i_1_n_5 ;
  wire \section_out1_reg[0]_i_1_n_6 ;
  wire \section_out1_reg[0]_i_1_n_7 ;
  wire \section_out1_reg[12]_i_1_n_0 ;
  wire \section_out1_reg[12]_i_1_n_1 ;
  wire \section_out1_reg[12]_i_1_n_2 ;
  wire \section_out1_reg[12]_i_1_n_3 ;
  wire \section_out1_reg[12]_i_1_n_4 ;
  wire \section_out1_reg[12]_i_1_n_5 ;
  wire \section_out1_reg[12]_i_1_n_6 ;
  wire \section_out1_reg[12]_i_1_n_7 ;
  wire \section_out1_reg[16]_i_1_n_0 ;
  wire \section_out1_reg[16]_i_1_n_1 ;
  wire \section_out1_reg[16]_i_1_n_2 ;
  wire \section_out1_reg[16]_i_1_n_3 ;
  wire \section_out1_reg[16]_i_1_n_4 ;
  wire \section_out1_reg[16]_i_1_n_5 ;
  wire \section_out1_reg[16]_i_1_n_6 ;
  wire \section_out1_reg[16]_i_1_n_7 ;
  wire \section_out1_reg[20]_i_1_n_0 ;
  wire \section_out1_reg[20]_i_1_n_1 ;
  wire \section_out1_reg[20]_i_1_n_2 ;
  wire \section_out1_reg[20]_i_1_n_3 ;
  wire \section_out1_reg[20]_i_1_n_4 ;
  wire \section_out1_reg[20]_i_1_n_5 ;
  wire \section_out1_reg[20]_i_1_n_6 ;
  wire \section_out1_reg[20]_i_1_n_7 ;
  wire \section_out1_reg[24]_i_1_n_1 ;
  wire \section_out1_reg[24]_i_1_n_2 ;
  wire \section_out1_reg[24]_i_1_n_3 ;
  wire \section_out1_reg[24]_i_1_n_4 ;
  wire \section_out1_reg[24]_i_1_n_5 ;
  wire \section_out1_reg[24]_i_1_n_6 ;
  wire \section_out1_reg[24]_i_1_n_7 ;
  wire \section_out1_reg[4]_i_1_n_0 ;
  wire \section_out1_reg[4]_i_1_n_1 ;
  wire \section_out1_reg[4]_i_1_n_2 ;
  wire \section_out1_reg[4]_i_1_n_3 ;
  wire \section_out1_reg[4]_i_1_n_4 ;
  wire \section_out1_reg[4]_i_1_n_5 ;
  wire \section_out1_reg[4]_i_1_n_6 ;
  wire \section_out1_reg[4]_i_1_n_7 ;
  wire \section_out1_reg[8]_i_1_n_0 ;
  wire \section_out1_reg[8]_i_1_n_1 ;
  wire \section_out1_reg[8]_i_1_n_2 ;
  wire \section_out1_reg[8]_i_1_n_3 ;
  wire \section_out1_reg[8]_i_1_n_4 ;
  wire \section_out1_reg[8]_i_1_n_5 ;
  wire \section_out1_reg[8]_i_1_n_6 ;
  wire \section_out1_reg[8]_i_1_n_7 ;
  wire \section_out2[0]_i_2_n_0 ;
  wire \section_out2[0]_i_3_n_0 ;
  wire \section_out2[0]_i_4_n_0 ;
  wire \section_out2[0]_i_5_n_0 ;
  wire \section_out2[12]_i_2_n_0 ;
  wire \section_out2[12]_i_3_n_0 ;
  wire \section_out2[12]_i_4_n_0 ;
  wire \section_out2[12]_i_5_n_0 ;
  wire \section_out2[16]_i_2_n_0 ;
  wire \section_out2[16]_i_3_n_0 ;
  wire \section_out2[16]_i_4_n_0 ;
  wire \section_out2[16]_i_5_n_0 ;
  wire \section_out2[20]_i_2_n_0 ;
  wire \section_out2[20]_i_3_n_0 ;
  wire \section_out2[20]_i_4_n_0 ;
  wire \section_out2[20]_i_5_n_0 ;
  wire \section_out2[24]_i_2_n_0 ;
  wire \section_out2[24]_i_3_n_0 ;
  wire \section_out2[24]_i_4_n_0 ;
  wire \section_out2[24]_i_5_n_0 ;
  wire \section_out2[4]_i_2_n_0 ;
  wire \section_out2[4]_i_3_n_0 ;
  wire \section_out2[4]_i_4_n_0 ;
  wire \section_out2[4]_i_5_n_0 ;
  wire \section_out2[8]_i_2_n_0 ;
  wire \section_out2[8]_i_3_n_0 ;
  wire \section_out2[8]_i_4_n_0 ;
  wire \section_out2[8]_i_5_n_0 ;
  wire [27:0]section_out2_reg;
  wire \section_out2_reg[0]_i_1_n_0 ;
  wire \section_out2_reg[0]_i_1_n_1 ;
  wire \section_out2_reg[0]_i_1_n_2 ;
  wire \section_out2_reg[0]_i_1_n_3 ;
  wire \section_out2_reg[0]_i_1_n_4 ;
  wire \section_out2_reg[0]_i_1_n_5 ;
  wire \section_out2_reg[0]_i_1_n_6 ;
  wire \section_out2_reg[0]_i_1_n_7 ;
  wire \section_out2_reg[12]_i_1_n_0 ;
  wire \section_out2_reg[12]_i_1_n_1 ;
  wire \section_out2_reg[12]_i_1_n_2 ;
  wire \section_out2_reg[12]_i_1_n_3 ;
  wire \section_out2_reg[12]_i_1_n_4 ;
  wire \section_out2_reg[12]_i_1_n_5 ;
  wire \section_out2_reg[12]_i_1_n_6 ;
  wire \section_out2_reg[12]_i_1_n_7 ;
  wire \section_out2_reg[16]_i_1_n_0 ;
  wire \section_out2_reg[16]_i_1_n_1 ;
  wire \section_out2_reg[16]_i_1_n_2 ;
  wire \section_out2_reg[16]_i_1_n_3 ;
  wire \section_out2_reg[16]_i_1_n_4 ;
  wire \section_out2_reg[16]_i_1_n_5 ;
  wire \section_out2_reg[16]_i_1_n_6 ;
  wire \section_out2_reg[16]_i_1_n_7 ;
  wire \section_out2_reg[20]_i_1_n_0 ;
  wire \section_out2_reg[20]_i_1_n_1 ;
  wire \section_out2_reg[20]_i_1_n_2 ;
  wire \section_out2_reg[20]_i_1_n_3 ;
  wire \section_out2_reg[20]_i_1_n_4 ;
  wire \section_out2_reg[20]_i_1_n_5 ;
  wire \section_out2_reg[20]_i_1_n_6 ;
  wire \section_out2_reg[20]_i_1_n_7 ;
  wire \section_out2_reg[24]_i_1_n_1 ;
  wire \section_out2_reg[24]_i_1_n_2 ;
  wire \section_out2_reg[24]_i_1_n_3 ;
  wire \section_out2_reg[24]_i_1_n_4 ;
  wire \section_out2_reg[24]_i_1_n_5 ;
  wire \section_out2_reg[24]_i_1_n_6 ;
  wire \section_out2_reg[24]_i_1_n_7 ;
  wire \section_out2_reg[4]_i_1_n_0 ;
  wire \section_out2_reg[4]_i_1_n_1 ;
  wire \section_out2_reg[4]_i_1_n_2 ;
  wire \section_out2_reg[4]_i_1_n_3 ;
  wire \section_out2_reg[4]_i_1_n_4 ;
  wire \section_out2_reg[4]_i_1_n_5 ;
  wire \section_out2_reg[4]_i_1_n_6 ;
  wire \section_out2_reg[4]_i_1_n_7 ;
  wire \section_out2_reg[8]_i_1_n_0 ;
  wire \section_out2_reg[8]_i_1_n_1 ;
  wire \section_out2_reg[8]_i_1_n_2 ;
  wire \section_out2_reg[8]_i_1_n_3 ;
  wire \section_out2_reg[8]_i_1_n_4 ;
  wire \section_out2_reg[8]_i_1_n_5 ;
  wire \section_out2_reg[8]_i_1_n_6 ;
  wire \section_out2_reg[8]_i_1_n_7 ;
  wire [27:0]sub_temp;
  wire sub_temp_1__0_carry__0_i_1_n_0;
  wire sub_temp_1__0_carry__0_i_2_n_0;
  wire sub_temp_1__0_carry__0_i_3_n_0;
  wire sub_temp_1__0_carry__0_i_4_n_0;
  wire sub_temp_1__0_carry__0_i_5_n_0;
  wire sub_temp_1__0_carry__0_i_6_n_0;
  wire sub_temp_1__0_carry__0_i_7_n_0;
  wire sub_temp_1__0_carry__0_i_8_n_0;
  wire sub_temp_1__0_carry__0_n_0;
  wire sub_temp_1__0_carry__0_n_1;
  wire sub_temp_1__0_carry__0_n_2;
  wire sub_temp_1__0_carry__0_n_3;
  wire sub_temp_1__0_carry__1_i_1_n_0;
  wire sub_temp_1__0_carry__1_i_2_n_0;
  wire sub_temp_1__0_carry__1_i_3_n_0;
  wire sub_temp_1__0_carry__1_i_4_n_0;
  wire sub_temp_1__0_carry__1_i_5_n_0;
  wire sub_temp_1__0_carry__1_i_6_n_0;
  wire sub_temp_1__0_carry__1_i_7_n_0;
  wire sub_temp_1__0_carry__1_i_8_n_0;
  wire sub_temp_1__0_carry__1_n_0;
  wire sub_temp_1__0_carry__1_n_1;
  wire sub_temp_1__0_carry__1_n_2;
  wire sub_temp_1__0_carry__1_n_3;
  wire sub_temp_1__0_carry__2_i_1_n_0;
  wire sub_temp_1__0_carry__2_i_2_n_0;
  wire sub_temp_1__0_carry__2_i_3_n_0;
  wire sub_temp_1__0_carry__2_i_4_n_0;
  wire sub_temp_1__0_carry__2_i_5_n_0;
  wire sub_temp_1__0_carry__2_i_6_n_0;
  wire sub_temp_1__0_carry__2_i_7_n_0;
  wire sub_temp_1__0_carry__2_i_8_n_0;
  wire sub_temp_1__0_carry__2_n_0;
  wire sub_temp_1__0_carry__2_n_1;
  wire sub_temp_1__0_carry__2_n_2;
  wire sub_temp_1__0_carry__2_n_3;
  wire sub_temp_1__0_carry__3_i_1_n_0;
  wire sub_temp_1__0_carry__3_i_2_n_0;
  wire sub_temp_1__0_carry__3_i_3_n_0;
  wire sub_temp_1__0_carry__3_i_4_n_0;
  wire sub_temp_1__0_carry__3_i_5_n_0;
  wire sub_temp_1__0_carry__3_i_6_n_0;
  wire sub_temp_1__0_carry__3_i_7_n_0;
  wire sub_temp_1__0_carry__3_i_8_n_0;
  wire sub_temp_1__0_carry__3_n_0;
  wire sub_temp_1__0_carry__3_n_1;
  wire sub_temp_1__0_carry__3_n_2;
  wire sub_temp_1__0_carry__3_n_3;
  wire sub_temp_1__0_carry__4_i_1_n_0;
  wire sub_temp_1__0_carry__4_i_2_n_0;
  wire sub_temp_1__0_carry__4_i_3_n_0;
  wire sub_temp_1__0_carry__4_i_4_n_0;
  wire sub_temp_1__0_carry__4_i_5_n_0;
  wire sub_temp_1__0_carry__4_i_6_n_0;
  wire sub_temp_1__0_carry__4_i_7_n_0;
  wire sub_temp_1__0_carry__4_i_8_n_0;
  wire sub_temp_1__0_carry__4_n_0;
  wire sub_temp_1__0_carry__4_n_1;
  wire sub_temp_1__0_carry__4_n_2;
  wire sub_temp_1__0_carry__4_n_3;
  wire sub_temp_1__0_carry__5_i_1_n_0;
  wire sub_temp_1__0_carry__5_i_2_n_0;
  wire sub_temp_1__0_carry__5_i_3_n_0;
  wire sub_temp_1__0_carry__5_i_4_n_0;
  wire sub_temp_1__0_carry__5_i_5_n_0;
  wire sub_temp_1__0_carry__5_i_6_n_0;
  wire sub_temp_1__0_carry__5_i_7_n_0;
  wire sub_temp_1__0_carry__5_n_1;
  wire sub_temp_1__0_carry__5_n_2;
  wire sub_temp_1__0_carry__5_n_3;
  wire sub_temp_1__0_carry_i_1_n_0;
  wire sub_temp_1__0_carry_i_2_n_0;
  wire sub_temp_1__0_carry_i_3_n_0;
  wire sub_temp_1__0_carry_i_4_n_0;
  wire sub_temp_1__0_carry_i_5_n_0;
  wire sub_temp_1__0_carry_i_6_n_0;
  wire sub_temp_1__0_carry_i_7_n_0;
  wire sub_temp_1__0_carry_n_0;
  wire sub_temp_1__0_carry_n_1;
  wire sub_temp_1__0_carry_n_2;
  wire sub_temp_1__0_carry_n_3;
  wire sub_temp_carry__0_i_1_n_0;
  wire sub_temp_carry__0_i_2_n_0;
  wire sub_temp_carry__0_i_3_n_0;
  wire sub_temp_carry__0_i_4_n_0;
  wire sub_temp_carry__0_n_0;
  wire sub_temp_carry__0_n_1;
  wire sub_temp_carry__0_n_2;
  wire sub_temp_carry__0_n_3;
  wire sub_temp_carry__1_i_1_n_0;
  wire sub_temp_carry__1_i_2_n_0;
  wire sub_temp_carry__1_i_3_n_0;
  wire sub_temp_carry__1_i_4_n_0;
  wire sub_temp_carry__1_n_0;
  wire sub_temp_carry__1_n_1;
  wire sub_temp_carry__1_n_2;
  wire sub_temp_carry__1_n_3;
  wire sub_temp_carry__2_i_1_n_0;
  wire sub_temp_carry__2_i_2_n_0;
  wire sub_temp_carry__2_i_3_n_0;
  wire sub_temp_carry__2_i_4_n_0;
  wire sub_temp_carry__2_n_0;
  wire sub_temp_carry__2_n_1;
  wire sub_temp_carry__2_n_2;
  wire sub_temp_carry__2_n_3;
  wire sub_temp_carry__3_i_1_n_0;
  wire sub_temp_carry__3_i_2_n_0;
  wire sub_temp_carry__3_i_3_n_0;
  wire sub_temp_carry__3_i_4_n_0;
  wire sub_temp_carry__3_n_0;
  wire sub_temp_carry__3_n_1;
  wire sub_temp_carry__3_n_2;
  wire sub_temp_carry__3_n_3;
  wire sub_temp_carry__4_i_1_n_0;
  wire sub_temp_carry__4_i_2_n_0;
  wire sub_temp_carry__4_i_3_n_0;
  wire sub_temp_carry__4_i_4_n_0;
  wire sub_temp_carry__4_n_0;
  wire sub_temp_carry__4_n_1;
  wire sub_temp_carry__4_n_2;
  wire sub_temp_carry__4_n_3;
  wire sub_temp_carry__5_i_1_n_0;
  wire sub_temp_carry__5_i_2_n_0;
  wire sub_temp_carry__5_i_3_n_0;
  wire sub_temp_carry__5_i_4_n_0;
  wire sub_temp_carry__5_n_1;
  wire sub_temp_carry__5_n_2;
  wire sub_temp_carry__5_n_3;
  wire sub_temp_carry_i_1_n_0;
  wire sub_temp_carry_i_2_n_0;
  wire sub_temp_carry_i_3_n_0;
  wire sub_temp_carry_i_4_n_0;
  wire sub_temp_carry_n_0;
  wire sub_temp_carry_n_1;
  wire sub_temp_carry_n_2;
  wire sub_temp_carry_n_3;
  wire [3:3]\NLW_section_out1_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_section_out2_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sub_temp_1__0_carry__5_CO_UNCONNECTED;
  wire [3:3]NLW_sub_temp_carry__5_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__0_i_1
       (.I0(Q[7]),
        .I1(D_pipeline_reg__0[7]),
        .O(\output_register_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__0_i_2
       (.I0(Q[6]),
        .I1(D_pipeline_reg__0[6]),
        .O(\output_register_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__0_i_3
       (.I0(Q[5]),
        .I1(D_pipeline_reg__0[5]),
        .O(\output_register_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__0_i_4
       (.I0(Q[4]),
        .I1(D_pipeline_reg__0[4]),
        .O(\output_register_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__1_i_1
       (.I0(Q[11]),
        .I1(D_pipeline_reg__0[11]),
        .O(\output_register_reg[11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__1_i_2
       (.I0(Q[10]),
        .I1(D_pipeline_reg__0[10]),
        .O(\output_register_reg[11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__1_i_3
       (.I0(Q[9]),
        .I1(D_pipeline_reg__0[9]),
        .O(\output_register_reg[11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__1_i_4
       (.I0(Q[8]),
        .I1(D_pipeline_reg__0[8]),
        .O(\output_register_reg[11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__2_i_1
       (.I0(Q[15]),
        .I1(D_pipeline_reg__0[15]),
        .O(\output_register_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__2_i_2
       (.I0(Q[14]),
        .I1(D_pipeline_reg__0[14]),
        .O(\output_register_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__2_i_3
       (.I0(Q[13]),
        .I1(D_pipeline_reg__0[13]),
        .O(\output_register_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__2_i_4
       (.I0(Q[12]),
        .I1(D_pipeline_reg__0[12]),
        .O(\output_register_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__3_i_1
       (.I0(Q[19]),
        .I1(D_pipeline_reg__0[19]),
        .O(\output_register_reg[19]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__3_i_2
       (.I0(Q[18]),
        .I1(D_pipeline_reg__0[18]),
        .O(\output_register_reg[19]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__3_i_3
       (.I0(Q[17]),
        .I1(D_pipeline_reg__0[17]),
        .O(\output_register_reg[19]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__3_i_4
       (.I0(Q[16]),
        .I1(D_pipeline_reg__0[16]),
        .O(\output_register_reg[19]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__4_i_1
       (.I0(Q[23]),
        .I1(D_pipeline_reg__0[23]),
        .O(\output_register_reg[23]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__4_i_2
       (.I0(Q[22]),
        .I1(D_pipeline_reg__0[22]),
        .O(\output_register_reg[23]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__4_i_3
       (.I0(Q[21]),
        .I1(D_pipeline_reg__0[21]),
        .O(\output_register_reg[23]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__4_i_4
       (.I0(Q[20]),
        .I1(D_pipeline_reg__0[20]),
        .O(\output_register_reg[23]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__5_i_1
       (.I0(Q[27]),
        .I1(D_pipeline_reg__0[27]),
        .O(\output_register_reg[27]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__5_i_2
       (.I0(Q[26]),
        .I1(D_pipeline_reg__0[26]),
        .O(\output_register_reg[27]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__5_i_3
       (.I0(Q[25]),
        .I1(D_pipeline_reg__0[25]),
        .O(\output_register_reg[27]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry__5_i_4
       (.I0(Q[24]),
        .I1(D_pipeline_reg__0[24]),
        .O(\output_register_reg[27]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry_i_1
       (.I0(Q[3]),
        .I1(D_pipeline_reg__0[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry_i_2
       (.I0(Q[2]),
        .I1(D_pipeline_reg__0[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry_i_3
       (.I0(Q[1]),
        .I1(D_pipeline_reg__0[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    Derivative_Stage0_carry_i_4
       (.I0(Q[0]),
        .I1(D_pipeline_reg__0[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    ce_out_reg0
       (.I0(cur_count_reg[5]),
        .I1(cur_count_reg[4]),
        .I2(cur_count_reg[1]),
        .I3(cur_count_reg[0]),
        .I4(cur_count_reg[3]),
        .I5(cur_count_reg[2]),
        .O(E));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    cur_count1
       (.I0(cur_count_reg[2]),
        .I1(cur_count_reg[1]),
        .I2(cur_count_reg[5]),
        .I3(cur_count_reg[0]),
        .I4(cur_count_reg[3]),
        .I5(cur_count_reg[4]),
        .O(load));
  LUT1 #(
    .INIT(2'h1)) 
    \cur_count[0]_i_1 
       (.I0(cur_count_reg[0]),
        .O(cur_count0[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cur_count[1]_i_1 
       (.I0(cur_count_reg[0]),
        .I1(cur_count_reg[1]),
        .O(cur_count0[1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \cur_count[2]_i_1 
       (.I0(cur_count_reg[0]),
        .I1(cur_count_reg[1]),
        .I2(cur_count_reg[2]),
        .O(cur_count0[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \cur_count[3]_i_1 
       (.I0(cur_count_reg[1]),
        .I1(cur_count_reg[0]),
        .I2(cur_count_reg[2]),
        .I3(cur_count_reg[3]),
        .O(cur_count0[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cur_count[4]_i_1 
       (.I0(cur_count_reg[2]),
        .I1(cur_count_reg[0]),
        .I2(cur_count_reg[1]),
        .I3(cur_count_reg[3]),
        .I4(cur_count_reg[4]),
        .O(cur_count0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \cur_count[5]_i_1 
       (.I0(cur_count_reg[3]),
        .I1(cur_count_reg[1]),
        .I2(cur_count_reg[0]),
        .I3(cur_count_reg[2]),
        .I4(cur_count_reg[4]),
        .I5(cur_count_reg[5]),
        .O(cur_count0[5]));
  FDRE \cur_count_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(cur_count0[0]),
        .Q(cur_count_reg[0]),
        .R(load));
  FDRE \cur_count_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(cur_count0[1]),
        .Q(cur_count_reg[1]),
        .R(load));
  FDRE \cur_count_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(cur_count0[2]),
        .Q(cur_count_reg[2]),
        .R(load));
  FDRE \cur_count_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(cur_count0[3]),
        .Q(cur_count_reg[3]),
        .R(load));
  FDRE \cur_count_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(cur_count0[4]),
        .Q(cur_count_reg[4]),
        .R(load));
  FDRE \cur_count_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(cur_count0[5]),
        .Q(cur_count_reg[5]),
        .R(load));
  FDRE \diff1_reg[0] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[0]),
        .Q(diff1[0]),
        .R(1'b0));
  FDRE \diff1_reg[10] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[10]),
        .Q(diff1[10]),
        .R(1'b0));
  FDRE \diff1_reg[11] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[11]),
        .Q(diff1[11]),
        .R(1'b0));
  FDRE \diff1_reg[12] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[12]),
        .Q(diff1[12]),
        .R(1'b0));
  FDRE \diff1_reg[13] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[13]),
        .Q(diff1[13]),
        .R(1'b0));
  FDRE \diff1_reg[14] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[14]),
        .Q(diff1[14]),
        .R(1'b0));
  FDRE \diff1_reg[15] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[15]),
        .Q(diff1[15]),
        .R(1'b0));
  FDRE \diff1_reg[16] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[16]),
        .Q(diff1[16]),
        .R(1'b0));
  FDRE \diff1_reg[17] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[17]),
        .Q(diff1[17]),
        .R(1'b0));
  FDRE \diff1_reg[18] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[18]),
        .Q(diff1[18]),
        .R(1'b0));
  FDRE \diff1_reg[19] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[19]),
        .Q(diff1[19]),
        .R(1'b0));
  FDRE \diff1_reg[1] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[1]),
        .Q(diff1[1]),
        .R(1'b0));
  FDRE \diff1_reg[20] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[20]),
        .Q(diff1[20]),
        .R(1'b0));
  FDRE \diff1_reg[21] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[21]),
        .Q(diff1[21]),
        .R(1'b0));
  FDRE \diff1_reg[22] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[22]),
        .Q(diff1[22]),
        .R(1'b0));
  FDRE \diff1_reg[23] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[23]),
        .Q(diff1[23]),
        .R(1'b0));
  FDRE \diff1_reg[24] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[24]),
        .Q(diff1[24]),
        .R(1'b0));
  FDRE \diff1_reg[25] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[25]),
        .Q(diff1[25]),
        .R(1'b0));
  FDRE \diff1_reg[26] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[26]),
        .Q(diff1[26]),
        .R(1'b0));
  FDRE \diff1_reg[27] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[27]),
        .Q(diff1[27]),
        .R(1'b0));
  FDRE \diff1_reg[2] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[2]),
        .Q(diff1[2]),
        .R(1'b0));
  FDRE \diff1_reg[3] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[3]),
        .Q(diff1[3]),
        .R(1'b0));
  FDRE \diff1_reg[4] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[4]),
        .Q(diff1[4]),
        .R(1'b0));
  FDRE \diff1_reg[5] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[5]),
        .Q(diff1[5]),
        .R(1'b0));
  FDRE \diff1_reg[6] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[6]),
        .Q(diff1[6]),
        .R(1'b0));
  FDRE \diff1_reg[7] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[7]),
        .Q(diff1[7]),
        .R(1'b0));
  FDRE \diff1_reg[8] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[8]),
        .Q(diff1[8]),
        .R(1'b0));
  FDRE \diff1_reg[9] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(section_out2_reg[9]),
        .Q(diff1[9]),
        .R(1'b0));
  FDRE \diff2_reg[0] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[0]),
        .Q(diff2[0]),
        .R(1'b0));
  FDRE \diff2_reg[10] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[10]),
        .Q(diff2[10]),
        .R(1'b0));
  FDRE \diff2_reg[11] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[11]),
        .Q(diff2[11]),
        .R(1'b0));
  FDRE \diff2_reg[12] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[12]),
        .Q(diff2[12]),
        .R(1'b0));
  FDRE \diff2_reg[13] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[13]),
        .Q(diff2[13]),
        .R(1'b0));
  FDRE \diff2_reg[14] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[14]),
        .Q(diff2[14]),
        .R(1'b0));
  FDRE \diff2_reg[15] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[15]),
        .Q(diff2[15]),
        .R(1'b0));
  FDRE \diff2_reg[16] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[16]),
        .Q(diff2[16]),
        .R(1'b0));
  FDRE \diff2_reg[17] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[17]),
        .Q(diff2[17]),
        .R(1'b0));
  FDRE \diff2_reg[18] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[18]),
        .Q(diff2[18]),
        .R(1'b0));
  FDRE \diff2_reg[19] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[19]),
        .Q(diff2[19]),
        .R(1'b0));
  FDRE \diff2_reg[1] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[1]),
        .Q(diff2[1]),
        .R(1'b0));
  FDRE \diff2_reg[20] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[20]),
        .Q(diff2[20]),
        .R(1'b0));
  FDRE \diff2_reg[21] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[21]),
        .Q(diff2[21]),
        .R(1'b0));
  FDRE \diff2_reg[22] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[22]),
        .Q(diff2[22]),
        .R(1'b0));
  FDRE \diff2_reg[23] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[23]),
        .Q(diff2[23]),
        .R(1'b0));
  FDRE \diff2_reg[24] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[24]),
        .Q(diff2[24]),
        .R(1'b0));
  FDRE \diff2_reg[25] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[25]),
        .Q(diff2[25]),
        .R(1'b0));
  FDRE \diff2_reg[26] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[26]),
        .Q(diff2[26]),
        .R(1'b0));
  FDRE \diff2_reg[27] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[27]),
        .Q(diff2[27]),
        .R(1'b0));
  FDRE \diff2_reg[2] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[2]),
        .Q(diff2[2]),
        .R(1'b0));
  FDRE \diff2_reg[3] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[3]),
        .Q(diff2[3]),
        .R(1'b0));
  FDRE \diff2_reg[4] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[4]),
        .Q(diff2[4]),
        .R(1'b0));
  FDRE \diff2_reg[5] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[5]),
        .Q(diff2[5]),
        .R(1'b0));
  FDRE \diff2_reg[6] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[6]),
        .Q(diff2[6]),
        .R(1'b0));
  FDRE \diff2_reg[7] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[7]),
        .Q(diff2[7]),
        .R(1'b0));
  FDRE \diff2_reg[8] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[8]),
        .Q(diff2[8]),
        .R(1'b0));
  FDRE \diff2_reg[9] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(sub_temp[9]),
        .Q(diff2[9]),
        .R(1'b0));
  FDRE \input_register_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \input_register_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \input_register_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \input_register_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \input_register_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \input_register_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \input_register_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \input_register_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \input_register_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \input_register_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \input_register_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \input_register_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \input_register_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \input_register_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \input_register_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \input_register_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\input_register_reg[15]_0 [9]),
        .Q(in[9]),
        .R(1'b0));
  FDRE \output_register_reg[0] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \output_register_reg[10] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \output_register_reg[11] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \output_register_reg[12] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \output_register_reg[13] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \output_register_reg[14] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \output_register_reg[15] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \output_register_reg[16] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \output_register_reg[17] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \output_register_reg[18] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \output_register_reg[19] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \output_register_reg[1] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \output_register_reg[20] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \output_register_reg[21] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \output_register_reg[22] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \output_register_reg[23] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \output_register_reg[24] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \output_register_reg[25] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \output_register_reg[26] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \output_register_reg[27] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \output_register_reg[2] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \output_register_reg[3] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \output_register_reg[4] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \output_register_reg[5] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \output_register_reg[6] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \output_register_reg[7] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \output_register_reg[8] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \output_register_reg[9] 
       (.C(AD_CLK_in),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[0]_i_2 
       (.I0(in[3]),
        .I1(section_out1_reg[3]),
        .O(\section_out1[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[0]_i_3 
       (.I0(in[2]),
        .I1(section_out1_reg[2]),
        .O(\section_out1[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[0]_i_4 
       (.I0(in[1]),
        .I1(section_out1_reg[1]),
        .O(\section_out1[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[0]_i_5 
       (.I0(in[0]),
        .I1(section_out1_reg[0]),
        .O(\section_out1[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[12]_i_2 
       (.I0(in[15]),
        .I1(section_out1_reg[15]),
        .O(\section_out1[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[12]_i_3 
       (.I0(in[14]),
        .I1(section_out1_reg[14]),
        .O(\section_out1[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[12]_i_4 
       (.I0(in[13]),
        .I1(section_out1_reg[13]),
        .O(\section_out1[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[12]_i_5 
       (.I0(in[12]),
        .I1(section_out1_reg[12]),
        .O(\section_out1[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[16]_i_2 
       (.I0(in[15]),
        .I1(section_out1_reg[19]),
        .O(\section_out1[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[16]_i_3 
       (.I0(in[15]),
        .I1(section_out1_reg[18]),
        .O(\section_out1[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[16]_i_4 
       (.I0(in[15]),
        .I1(section_out1_reg[17]),
        .O(\section_out1[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[16]_i_5 
       (.I0(in[15]),
        .I1(section_out1_reg[16]),
        .O(\section_out1[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[20]_i_2 
       (.I0(in[15]),
        .I1(section_out1_reg[23]),
        .O(\section_out1[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[20]_i_3 
       (.I0(in[15]),
        .I1(section_out1_reg[22]),
        .O(\section_out1[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[20]_i_4 
       (.I0(in[15]),
        .I1(section_out1_reg[21]),
        .O(\section_out1[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[20]_i_5 
       (.I0(in[15]),
        .I1(section_out1_reg[20]),
        .O(\section_out1[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[24]_i_2 
       (.I0(in[15]),
        .I1(section_out1_reg[27]),
        .O(\section_out1[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[24]_i_3 
       (.I0(in[15]),
        .I1(section_out1_reg[26]),
        .O(\section_out1[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[24]_i_4 
       (.I0(in[15]),
        .I1(section_out1_reg[25]),
        .O(\section_out1[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[24]_i_5 
       (.I0(in[15]),
        .I1(section_out1_reg[24]),
        .O(\section_out1[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[4]_i_2 
       (.I0(in[7]),
        .I1(section_out1_reg[7]),
        .O(\section_out1[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[4]_i_3 
       (.I0(in[6]),
        .I1(section_out1_reg[6]),
        .O(\section_out1[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[4]_i_4 
       (.I0(in[5]),
        .I1(section_out1_reg[5]),
        .O(\section_out1[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[4]_i_5 
       (.I0(in[4]),
        .I1(section_out1_reg[4]),
        .O(\section_out1[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[8]_i_2 
       (.I0(in[11]),
        .I1(section_out1_reg[11]),
        .O(\section_out1[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[8]_i_3 
       (.I0(in[10]),
        .I1(section_out1_reg[10]),
        .O(\section_out1[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[8]_i_4 
       (.I0(in[9]),
        .I1(section_out1_reg[9]),
        .O(\section_out1[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out1[8]_i_5 
       (.I0(in[8]),
        .I1(section_out1_reg[8]),
        .O(\section_out1[8]_i_5_n_0 ));
  FDRE \section_out1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[0]_i_1_n_7 ),
        .Q(section_out1_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out1_reg[0]_i_1_n_0 ,\section_out1_reg[0]_i_1_n_1 ,\section_out1_reg[0]_i_1_n_2 ,\section_out1_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[3:0]),
        .O({\section_out1_reg[0]_i_1_n_4 ,\section_out1_reg[0]_i_1_n_5 ,\section_out1_reg[0]_i_1_n_6 ,\section_out1_reg[0]_i_1_n_7 }),
        .S({\section_out1[0]_i_2_n_0 ,\section_out1[0]_i_3_n_0 ,\section_out1[0]_i_4_n_0 ,\section_out1[0]_i_5_n_0 }));
  FDRE \section_out1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[8]_i_1_n_5 ),
        .Q(section_out1_reg[10]),
        .R(1'b0));
  FDRE \section_out1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[8]_i_1_n_4 ),
        .Q(section_out1_reg[11]),
        .R(1'b0));
  FDRE \section_out1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[12]_i_1_n_7 ),
        .Q(section_out1_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[12]_i_1 
       (.CI(\section_out1_reg[8]_i_1_n_0 ),
        .CO({\section_out1_reg[12]_i_1_n_0 ,\section_out1_reg[12]_i_1_n_1 ,\section_out1_reg[12]_i_1_n_2 ,\section_out1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[15:12]),
        .O({\section_out1_reg[12]_i_1_n_4 ,\section_out1_reg[12]_i_1_n_5 ,\section_out1_reg[12]_i_1_n_6 ,\section_out1_reg[12]_i_1_n_7 }),
        .S({\section_out1[12]_i_2_n_0 ,\section_out1[12]_i_3_n_0 ,\section_out1[12]_i_4_n_0 ,\section_out1[12]_i_5_n_0 }));
  FDRE \section_out1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[12]_i_1_n_6 ),
        .Q(section_out1_reg[13]),
        .R(1'b0));
  FDRE \section_out1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[12]_i_1_n_5 ),
        .Q(section_out1_reg[14]),
        .R(1'b0));
  FDRE \section_out1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[12]_i_1_n_4 ),
        .Q(section_out1_reg[15]),
        .R(1'b0));
  FDRE \section_out1_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[16]_i_1_n_7 ),
        .Q(section_out1_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[16]_i_1 
       (.CI(\section_out1_reg[12]_i_1_n_0 ),
        .CO({\section_out1_reg[16]_i_1_n_0 ,\section_out1_reg[16]_i_1_n_1 ,\section_out1_reg[16]_i_1_n_2 ,\section_out1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in[15],in[15],in[15],in[15]}),
        .O({\section_out1_reg[16]_i_1_n_4 ,\section_out1_reg[16]_i_1_n_5 ,\section_out1_reg[16]_i_1_n_6 ,\section_out1_reg[16]_i_1_n_7 }),
        .S({\section_out1[16]_i_2_n_0 ,\section_out1[16]_i_3_n_0 ,\section_out1[16]_i_4_n_0 ,\section_out1[16]_i_5_n_0 }));
  FDRE \section_out1_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[16]_i_1_n_6 ),
        .Q(section_out1_reg[17]),
        .R(1'b0));
  FDRE \section_out1_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[16]_i_1_n_5 ),
        .Q(section_out1_reg[18]),
        .R(1'b0));
  FDRE \section_out1_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[16]_i_1_n_4 ),
        .Q(section_out1_reg[19]),
        .R(1'b0));
  FDRE \section_out1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[0]_i_1_n_6 ),
        .Q(section_out1_reg[1]),
        .R(1'b0));
  FDRE \section_out1_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[20]_i_1_n_7 ),
        .Q(section_out1_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[20]_i_1 
       (.CI(\section_out1_reg[16]_i_1_n_0 ),
        .CO({\section_out1_reg[20]_i_1_n_0 ,\section_out1_reg[20]_i_1_n_1 ,\section_out1_reg[20]_i_1_n_2 ,\section_out1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({in[15],in[15],in[15],in[15]}),
        .O({\section_out1_reg[20]_i_1_n_4 ,\section_out1_reg[20]_i_1_n_5 ,\section_out1_reg[20]_i_1_n_6 ,\section_out1_reg[20]_i_1_n_7 }),
        .S({\section_out1[20]_i_2_n_0 ,\section_out1[20]_i_3_n_0 ,\section_out1[20]_i_4_n_0 ,\section_out1[20]_i_5_n_0 }));
  FDRE \section_out1_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[20]_i_1_n_6 ),
        .Q(section_out1_reg[21]),
        .R(1'b0));
  FDRE \section_out1_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[20]_i_1_n_5 ),
        .Q(section_out1_reg[22]),
        .R(1'b0));
  FDRE \section_out1_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[20]_i_1_n_4 ),
        .Q(section_out1_reg[23]),
        .R(1'b0));
  FDRE \section_out1_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[24]_i_1_n_7 ),
        .Q(section_out1_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[24]_i_1 
       (.CI(\section_out1_reg[20]_i_1_n_0 ),
        .CO({\NLW_section_out1_reg[24]_i_1_CO_UNCONNECTED [3],\section_out1_reg[24]_i_1_n_1 ,\section_out1_reg[24]_i_1_n_2 ,\section_out1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in[15],in[15],in[15]}),
        .O({\section_out1_reg[24]_i_1_n_4 ,\section_out1_reg[24]_i_1_n_5 ,\section_out1_reg[24]_i_1_n_6 ,\section_out1_reg[24]_i_1_n_7 }),
        .S({\section_out1[24]_i_2_n_0 ,\section_out1[24]_i_3_n_0 ,\section_out1[24]_i_4_n_0 ,\section_out1[24]_i_5_n_0 }));
  FDRE \section_out1_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[24]_i_1_n_6 ),
        .Q(section_out1_reg[25]),
        .R(1'b0));
  FDRE \section_out1_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[24]_i_1_n_5 ),
        .Q(section_out1_reg[26]),
        .R(1'b0));
  FDRE \section_out1_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[24]_i_1_n_4 ),
        .Q(section_out1_reg[27]),
        .R(1'b0));
  FDRE \section_out1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[0]_i_1_n_5 ),
        .Q(section_out1_reg[2]),
        .R(1'b0));
  FDRE \section_out1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[0]_i_1_n_4 ),
        .Q(section_out1_reg[3]),
        .R(1'b0));
  FDRE \section_out1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[4]_i_1_n_7 ),
        .Q(section_out1_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[4]_i_1 
       (.CI(\section_out1_reg[0]_i_1_n_0 ),
        .CO({\section_out1_reg[4]_i_1_n_0 ,\section_out1_reg[4]_i_1_n_1 ,\section_out1_reg[4]_i_1_n_2 ,\section_out1_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[7:4]),
        .O({\section_out1_reg[4]_i_1_n_4 ,\section_out1_reg[4]_i_1_n_5 ,\section_out1_reg[4]_i_1_n_6 ,\section_out1_reg[4]_i_1_n_7 }),
        .S({\section_out1[4]_i_2_n_0 ,\section_out1[4]_i_3_n_0 ,\section_out1[4]_i_4_n_0 ,\section_out1[4]_i_5_n_0 }));
  FDRE \section_out1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[4]_i_1_n_6 ),
        .Q(section_out1_reg[5]),
        .R(1'b0));
  FDRE \section_out1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[4]_i_1_n_5 ),
        .Q(section_out1_reg[6]),
        .R(1'b0));
  FDRE \section_out1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[4]_i_1_n_4 ),
        .Q(section_out1_reg[7]),
        .R(1'b0));
  FDRE \section_out1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[8]_i_1_n_7 ),
        .Q(section_out1_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out1_reg[8]_i_1 
       (.CI(\section_out1_reg[4]_i_1_n_0 ),
        .CO({\section_out1_reg[8]_i_1_n_0 ,\section_out1_reg[8]_i_1_n_1 ,\section_out1_reg[8]_i_1_n_2 ,\section_out1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(in[11:8]),
        .O({\section_out1_reg[8]_i_1_n_4 ,\section_out1_reg[8]_i_1_n_5 ,\section_out1_reg[8]_i_1_n_6 ,\section_out1_reg[8]_i_1_n_7 }),
        .S({\section_out1[8]_i_2_n_0 ,\section_out1[8]_i_3_n_0 ,\section_out1[8]_i_4_n_0 ,\section_out1[8]_i_5_n_0 }));
  FDRE \section_out1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out1_reg[8]_i_1_n_6 ),
        .Q(section_out1_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_2 
       (.I0(section_out1_reg[3]),
        .I1(section_out2_reg[3]),
        .O(\section_out2[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_3 
       (.I0(section_out1_reg[2]),
        .I1(section_out2_reg[2]),
        .O(\section_out2[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_4 
       (.I0(section_out1_reg[1]),
        .I1(section_out2_reg[1]),
        .O(\section_out2[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[0]_i_5 
       (.I0(section_out1_reg[0]),
        .I1(section_out2_reg[0]),
        .O(\section_out2[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_2 
       (.I0(section_out1_reg[15]),
        .I1(section_out2_reg[15]),
        .O(\section_out2[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_3 
       (.I0(section_out1_reg[14]),
        .I1(section_out2_reg[14]),
        .O(\section_out2[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_4 
       (.I0(section_out1_reg[13]),
        .I1(section_out2_reg[13]),
        .O(\section_out2[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[12]_i_5 
       (.I0(section_out1_reg[12]),
        .I1(section_out2_reg[12]),
        .O(\section_out2[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_2 
       (.I0(section_out1_reg[19]),
        .I1(section_out2_reg[19]),
        .O(\section_out2[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_3 
       (.I0(section_out1_reg[18]),
        .I1(section_out2_reg[18]),
        .O(\section_out2[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_4 
       (.I0(section_out1_reg[17]),
        .I1(section_out2_reg[17]),
        .O(\section_out2[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[16]_i_5 
       (.I0(section_out1_reg[16]),
        .I1(section_out2_reg[16]),
        .O(\section_out2[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_2 
       (.I0(section_out1_reg[23]),
        .I1(section_out2_reg[23]),
        .O(\section_out2[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_3 
       (.I0(section_out1_reg[22]),
        .I1(section_out2_reg[22]),
        .O(\section_out2[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_4 
       (.I0(section_out1_reg[21]),
        .I1(section_out2_reg[21]),
        .O(\section_out2[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[20]_i_5 
       (.I0(section_out1_reg[20]),
        .I1(section_out2_reg[20]),
        .O(\section_out2[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_2 
       (.I0(section_out1_reg[27]),
        .I1(section_out2_reg[27]),
        .O(\section_out2[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_3 
       (.I0(section_out1_reg[26]),
        .I1(section_out2_reg[26]),
        .O(\section_out2[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_4 
       (.I0(section_out1_reg[25]),
        .I1(section_out2_reg[25]),
        .O(\section_out2[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[24]_i_5 
       (.I0(section_out1_reg[24]),
        .I1(section_out2_reg[24]),
        .O(\section_out2[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_2 
       (.I0(section_out1_reg[7]),
        .I1(section_out2_reg[7]),
        .O(\section_out2[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_3 
       (.I0(section_out1_reg[6]),
        .I1(section_out2_reg[6]),
        .O(\section_out2[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_4 
       (.I0(section_out1_reg[5]),
        .I1(section_out2_reg[5]),
        .O(\section_out2[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[4]_i_5 
       (.I0(section_out1_reg[4]),
        .I1(section_out2_reg[4]),
        .O(\section_out2[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_2 
       (.I0(section_out1_reg[11]),
        .I1(section_out2_reg[11]),
        .O(\section_out2[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_3 
       (.I0(section_out1_reg[10]),
        .I1(section_out2_reg[10]),
        .O(\section_out2[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_4 
       (.I0(section_out1_reg[9]),
        .I1(section_out2_reg[9]),
        .O(\section_out2[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out2[8]_i_5 
       (.I0(section_out1_reg[8]),
        .I1(section_out2_reg[8]),
        .O(\section_out2[8]_i_5_n_0 ));
  FDRE \section_out2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[0]_i_1_n_7 ),
        .Q(section_out2_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out2_reg[0]_i_1_n_0 ,\section_out2_reg[0]_i_1_n_1 ,\section_out2_reg[0]_i_1_n_2 ,\section_out2_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[3:0]),
        .O({\section_out2_reg[0]_i_1_n_4 ,\section_out2_reg[0]_i_1_n_5 ,\section_out2_reg[0]_i_1_n_6 ,\section_out2_reg[0]_i_1_n_7 }),
        .S({\section_out2[0]_i_2_n_0 ,\section_out2[0]_i_3_n_0 ,\section_out2[0]_i_4_n_0 ,\section_out2[0]_i_5_n_0 }));
  FDRE \section_out2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[8]_i_1_n_5 ),
        .Q(section_out2_reg[10]),
        .R(1'b0));
  FDRE \section_out2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[8]_i_1_n_4 ),
        .Q(section_out2_reg[11]),
        .R(1'b0));
  FDRE \section_out2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[12]_i_1_n_7 ),
        .Q(section_out2_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[12]_i_1 
       (.CI(\section_out2_reg[8]_i_1_n_0 ),
        .CO({\section_out2_reg[12]_i_1_n_0 ,\section_out2_reg[12]_i_1_n_1 ,\section_out2_reg[12]_i_1_n_2 ,\section_out2_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[15:12]),
        .O({\section_out2_reg[12]_i_1_n_4 ,\section_out2_reg[12]_i_1_n_5 ,\section_out2_reg[12]_i_1_n_6 ,\section_out2_reg[12]_i_1_n_7 }),
        .S({\section_out2[12]_i_2_n_0 ,\section_out2[12]_i_3_n_0 ,\section_out2[12]_i_4_n_0 ,\section_out2[12]_i_5_n_0 }));
  FDRE \section_out2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[12]_i_1_n_6 ),
        .Q(section_out2_reg[13]),
        .R(1'b0));
  FDRE \section_out2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[12]_i_1_n_5 ),
        .Q(section_out2_reg[14]),
        .R(1'b0));
  FDRE \section_out2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[12]_i_1_n_4 ),
        .Q(section_out2_reg[15]),
        .R(1'b0));
  FDRE \section_out2_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[16]_i_1_n_7 ),
        .Q(section_out2_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[16]_i_1 
       (.CI(\section_out2_reg[12]_i_1_n_0 ),
        .CO({\section_out2_reg[16]_i_1_n_0 ,\section_out2_reg[16]_i_1_n_1 ,\section_out2_reg[16]_i_1_n_2 ,\section_out2_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[19:16]),
        .O({\section_out2_reg[16]_i_1_n_4 ,\section_out2_reg[16]_i_1_n_5 ,\section_out2_reg[16]_i_1_n_6 ,\section_out2_reg[16]_i_1_n_7 }),
        .S({\section_out2[16]_i_2_n_0 ,\section_out2[16]_i_3_n_0 ,\section_out2[16]_i_4_n_0 ,\section_out2[16]_i_5_n_0 }));
  FDRE \section_out2_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[16]_i_1_n_6 ),
        .Q(section_out2_reg[17]),
        .R(1'b0));
  FDRE \section_out2_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[16]_i_1_n_5 ),
        .Q(section_out2_reg[18]),
        .R(1'b0));
  FDRE \section_out2_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[16]_i_1_n_4 ),
        .Q(section_out2_reg[19]),
        .R(1'b0));
  FDRE \section_out2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[0]_i_1_n_6 ),
        .Q(section_out2_reg[1]),
        .R(1'b0));
  FDRE \section_out2_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[20]_i_1_n_7 ),
        .Q(section_out2_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[20]_i_1 
       (.CI(\section_out2_reg[16]_i_1_n_0 ),
        .CO({\section_out2_reg[20]_i_1_n_0 ,\section_out2_reg[20]_i_1_n_1 ,\section_out2_reg[20]_i_1_n_2 ,\section_out2_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[23:20]),
        .O({\section_out2_reg[20]_i_1_n_4 ,\section_out2_reg[20]_i_1_n_5 ,\section_out2_reg[20]_i_1_n_6 ,\section_out2_reg[20]_i_1_n_7 }),
        .S({\section_out2[20]_i_2_n_0 ,\section_out2[20]_i_3_n_0 ,\section_out2[20]_i_4_n_0 ,\section_out2[20]_i_5_n_0 }));
  FDRE \section_out2_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[20]_i_1_n_6 ),
        .Q(section_out2_reg[21]),
        .R(1'b0));
  FDRE \section_out2_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[20]_i_1_n_5 ),
        .Q(section_out2_reg[22]),
        .R(1'b0));
  FDRE \section_out2_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[20]_i_1_n_4 ),
        .Q(section_out2_reg[23]),
        .R(1'b0));
  FDRE \section_out2_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[24]_i_1_n_7 ),
        .Q(section_out2_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[24]_i_1 
       (.CI(\section_out2_reg[20]_i_1_n_0 ),
        .CO({\NLW_section_out2_reg[24]_i_1_CO_UNCONNECTED [3],\section_out2_reg[24]_i_1_n_1 ,\section_out2_reg[24]_i_1_n_2 ,\section_out2_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,section_out1_reg[26:24]}),
        .O({\section_out2_reg[24]_i_1_n_4 ,\section_out2_reg[24]_i_1_n_5 ,\section_out2_reg[24]_i_1_n_6 ,\section_out2_reg[24]_i_1_n_7 }),
        .S({\section_out2[24]_i_2_n_0 ,\section_out2[24]_i_3_n_0 ,\section_out2[24]_i_4_n_0 ,\section_out2[24]_i_5_n_0 }));
  FDRE \section_out2_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[24]_i_1_n_6 ),
        .Q(section_out2_reg[25]),
        .R(1'b0));
  FDRE \section_out2_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[24]_i_1_n_5 ),
        .Q(section_out2_reg[26]),
        .R(1'b0));
  FDRE \section_out2_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[24]_i_1_n_4 ),
        .Q(section_out2_reg[27]),
        .R(1'b0));
  FDRE \section_out2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[0]_i_1_n_5 ),
        .Q(section_out2_reg[2]),
        .R(1'b0));
  FDRE \section_out2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[0]_i_1_n_4 ),
        .Q(section_out2_reg[3]),
        .R(1'b0));
  FDRE \section_out2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[4]_i_1_n_7 ),
        .Q(section_out2_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[4]_i_1 
       (.CI(\section_out2_reg[0]_i_1_n_0 ),
        .CO({\section_out2_reg[4]_i_1_n_0 ,\section_out2_reg[4]_i_1_n_1 ,\section_out2_reg[4]_i_1_n_2 ,\section_out2_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[7:4]),
        .O({\section_out2_reg[4]_i_1_n_4 ,\section_out2_reg[4]_i_1_n_5 ,\section_out2_reg[4]_i_1_n_6 ,\section_out2_reg[4]_i_1_n_7 }),
        .S({\section_out2[4]_i_2_n_0 ,\section_out2[4]_i_3_n_0 ,\section_out2[4]_i_4_n_0 ,\section_out2[4]_i_5_n_0 }));
  FDRE \section_out2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[4]_i_1_n_6 ),
        .Q(section_out2_reg[5]),
        .R(1'b0));
  FDRE \section_out2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[4]_i_1_n_5 ),
        .Q(section_out2_reg[6]),
        .R(1'b0));
  FDRE \section_out2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[4]_i_1_n_4 ),
        .Q(section_out2_reg[7]),
        .R(1'b0));
  FDRE \section_out2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[8]_i_1_n_7 ),
        .Q(section_out2_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out2_reg[8]_i_1 
       (.CI(\section_out2_reg[4]_i_1_n_0 ),
        .CO({\section_out2_reg[8]_i_1_n_0 ,\section_out2_reg[8]_i_1_n_1 ,\section_out2_reg[8]_i_1_n_2 ,\section_out2_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out1_reg[11:8]),
        .O({\section_out2_reg[8]_i_1_n_4 ,\section_out2_reg[8]_i_1_n_5 ,\section_out2_reg[8]_i_1_n_6 ,\section_out2_reg[8]_i_1_n_7 }),
        .S({\section_out2[8]_i_2_n_0 ,\section_out2[8]_i_3_n_0 ,\section_out2[8]_i_4_n_0 ,\section_out2[8]_i_5_n_0 }));
  FDRE \section_out2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\section_out2_reg[8]_i_1_n_6 ),
        .Q(section_out2_reg[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1__0_carry
       (.CI(1'b0),
        .CO({sub_temp_1__0_carry_n_0,sub_temp_1__0_carry_n_1,sub_temp_1__0_carry_n_2,sub_temp_1__0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({sub_temp_1__0_carry_i_1_n_0,sub_temp_1__0_carry_i_2_n_0,sub_temp_1__0_carry_i_3_n_0,1'b1}),
        .O(D[3:0]),
        .S({sub_temp_1__0_carry_i_4_n_0,sub_temp_1__0_carry_i_5_n_0,sub_temp_1__0_carry_i_6_n_0,sub_temp_1__0_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1__0_carry__0
       (.CI(sub_temp_1__0_carry_n_0),
        .CO({sub_temp_1__0_carry__0_n_0,sub_temp_1__0_carry__0_n_1,sub_temp_1__0_carry__0_n_2,sub_temp_1__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sub_temp_1__0_carry__0_i_1_n_0,sub_temp_1__0_carry__0_i_2_n_0,sub_temp_1__0_carry__0_i_3_n_0,sub_temp_1__0_carry__0_i_4_n_0}),
        .O(D[7:4]),
        .S({sub_temp_1__0_carry__0_i_5_n_0,sub_temp_1__0_carry__0_i_6_n_0,sub_temp_1__0_carry__0_i_7_n_0,sub_temp_1__0_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__0_i_1
       (.I0(diff1[6]),
        .I1(diff2[6]),
        .I2(section_out2_reg[6]),
        .O(sub_temp_1__0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__0_i_2
       (.I0(diff1[5]),
        .I1(diff2[5]),
        .I2(section_out2_reg[5]),
        .O(sub_temp_1__0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__0_i_3
       (.I0(diff1[4]),
        .I1(diff2[4]),
        .I2(section_out2_reg[4]),
        .O(sub_temp_1__0_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__0_i_4
       (.I0(diff1[3]),
        .I1(diff2[3]),
        .I2(section_out2_reg[3]),
        .O(sub_temp_1__0_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__0_i_5
       (.I0(diff1[7]),
        .I1(diff2[7]),
        .I2(section_out2_reg[7]),
        .I3(sub_temp_1__0_carry__0_i_1_n_0),
        .O(sub_temp_1__0_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__0_i_6
       (.I0(diff1[6]),
        .I1(diff2[6]),
        .I2(section_out2_reg[6]),
        .I3(sub_temp_1__0_carry__0_i_2_n_0),
        .O(sub_temp_1__0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__0_i_7
       (.I0(diff1[5]),
        .I1(diff2[5]),
        .I2(section_out2_reg[5]),
        .I3(sub_temp_1__0_carry__0_i_3_n_0),
        .O(sub_temp_1__0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__0_i_8
       (.I0(diff1[4]),
        .I1(diff2[4]),
        .I2(section_out2_reg[4]),
        .I3(sub_temp_1__0_carry__0_i_4_n_0),
        .O(sub_temp_1__0_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1__0_carry__1
       (.CI(sub_temp_1__0_carry__0_n_0),
        .CO({sub_temp_1__0_carry__1_n_0,sub_temp_1__0_carry__1_n_1,sub_temp_1__0_carry__1_n_2,sub_temp_1__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sub_temp_1__0_carry__1_i_1_n_0,sub_temp_1__0_carry__1_i_2_n_0,sub_temp_1__0_carry__1_i_3_n_0,sub_temp_1__0_carry__1_i_4_n_0}),
        .O(D[11:8]),
        .S({sub_temp_1__0_carry__1_i_5_n_0,sub_temp_1__0_carry__1_i_6_n_0,sub_temp_1__0_carry__1_i_7_n_0,sub_temp_1__0_carry__1_i_8_n_0}));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__1_i_1
       (.I0(diff1[10]),
        .I1(diff2[10]),
        .I2(section_out2_reg[10]),
        .O(sub_temp_1__0_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__1_i_2
       (.I0(diff1[9]),
        .I1(diff2[9]),
        .I2(section_out2_reg[9]),
        .O(sub_temp_1__0_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__1_i_3
       (.I0(diff1[8]),
        .I1(diff2[8]),
        .I2(section_out2_reg[8]),
        .O(sub_temp_1__0_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__1_i_4
       (.I0(diff1[7]),
        .I1(diff2[7]),
        .I2(section_out2_reg[7]),
        .O(sub_temp_1__0_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__1_i_5
       (.I0(diff1[11]),
        .I1(diff2[11]),
        .I2(section_out2_reg[11]),
        .I3(sub_temp_1__0_carry__1_i_1_n_0),
        .O(sub_temp_1__0_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__1_i_6
       (.I0(diff1[10]),
        .I1(diff2[10]),
        .I2(section_out2_reg[10]),
        .I3(sub_temp_1__0_carry__1_i_2_n_0),
        .O(sub_temp_1__0_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__1_i_7
       (.I0(diff1[9]),
        .I1(diff2[9]),
        .I2(section_out2_reg[9]),
        .I3(sub_temp_1__0_carry__1_i_3_n_0),
        .O(sub_temp_1__0_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__1_i_8
       (.I0(diff1[8]),
        .I1(diff2[8]),
        .I2(section_out2_reg[8]),
        .I3(sub_temp_1__0_carry__1_i_4_n_0),
        .O(sub_temp_1__0_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1__0_carry__2
       (.CI(sub_temp_1__0_carry__1_n_0),
        .CO({sub_temp_1__0_carry__2_n_0,sub_temp_1__0_carry__2_n_1,sub_temp_1__0_carry__2_n_2,sub_temp_1__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sub_temp_1__0_carry__2_i_1_n_0,sub_temp_1__0_carry__2_i_2_n_0,sub_temp_1__0_carry__2_i_3_n_0,sub_temp_1__0_carry__2_i_4_n_0}),
        .O(D[15:12]),
        .S({sub_temp_1__0_carry__2_i_5_n_0,sub_temp_1__0_carry__2_i_6_n_0,sub_temp_1__0_carry__2_i_7_n_0,sub_temp_1__0_carry__2_i_8_n_0}));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__2_i_1
       (.I0(diff1[14]),
        .I1(diff2[14]),
        .I2(section_out2_reg[14]),
        .O(sub_temp_1__0_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__2_i_2
       (.I0(diff1[13]),
        .I1(diff2[13]),
        .I2(section_out2_reg[13]),
        .O(sub_temp_1__0_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__2_i_3
       (.I0(diff1[12]),
        .I1(diff2[12]),
        .I2(section_out2_reg[12]),
        .O(sub_temp_1__0_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__2_i_4
       (.I0(diff1[11]),
        .I1(diff2[11]),
        .I2(section_out2_reg[11]),
        .O(sub_temp_1__0_carry__2_i_4_n_0));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__2_i_5
       (.I0(diff1[15]),
        .I1(diff2[15]),
        .I2(section_out2_reg[15]),
        .I3(sub_temp_1__0_carry__2_i_1_n_0),
        .O(sub_temp_1__0_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__2_i_6
       (.I0(diff1[14]),
        .I1(diff2[14]),
        .I2(section_out2_reg[14]),
        .I3(sub_temp_1__0_carry__2_i_2_n_0),
        .O(sub_temp_1__0_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__2_i_7
       (.I0(diff1[13]),
        .I1(diff2[13]),
        .I2(section_out2_reg[13]),
        .I3(sub_temp_1__0_carry__2_i_3_n_0),
        .O(sub_temp_1__0_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__2_i_8
       (.I0(diff1[12]),
        .I1(diff2[12]),
        .I2(section_out2_reg[12]),
        .I3(sub_temp_1__0_carry__2_i_4_n_0),
        .O(sub_temp_1__0_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1__0_carry__3
       (.CI(sub_temp_1__0_carry__2_n_0),
        .CO({sub_temp_1__0_carry__3_n_0,sub_temp_1__0_carry__3_n_1,sub_temp_1__0_carry__3_n_2,sub_temp_1__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({sub_temp_1__0_carry__3_i_1_n_0,sub_temp_1__0_carry__3_i_2_n_0,sub_temp_1__0_carry__3_i_3_n_0,sub_temp_1__0_carry__3_i_4_n_0}),
        .O(D[19:16]),
        .S({sub_temp_1__0_carry__3_i_5_n_0,sub_temp_1__0_carry__3_i_6_n_0,sub_temp_1__0_carry__3_i_7_n_0,sub_temp_1__0_carry__3_i_8_n_0}));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__3_i_1
       (.I0(diff1[18]),
        .I1(diff2[18]),
        .I2(section_out2_reg[18]),
        .O(sub_temp_1__0_carry__3_i_1_n_0));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__3_i_2
       (.I0(diff1[17]),
        .I1(diff2[17]),
        .I2(section_out2_reg[17]),
        .O(sub_temp_1__0_carry__3_i_2_n_0));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__3_i_3
       (.I0(diff1[16]),
        .I1(diff2[16]),
        .I2(section_out2_reg[16]),
        .O(sub_temp_1__0_carry__3_i_3_n_0));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__3_i_4
       (.I0(diff1[15]),
        .I1(diff2[15]),
        .I2(section_out2_reg[15]),
        .O(sub_temp_1__0_carry__3_i_4_n_0));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__3_i_5
       (.I0(diff1[19]),
        .I1(diff2[19]),
        .I2(section_out2_reg[19]),
        .I3(sub_temp_1__0_carry__3_i_1_n_0),
        .O(sub_temp_1__0_carry__3_i_5_n_0));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__3_i_6
       (.I0(diff1[18]),
        .I1(diff2[18]),
        .I2(section_out2_reg[18]),
        .I3(sub_temp_1__0_carry__3_i_2_n_0),
        .O(sub_temp_1__0_carry__3_i_6_n_0));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__3_i_7
       (.I0(diff1[17]),
        .I1(diff2[17]),
        .I2(section_out2_reg[17]),
        .I3(sub_temp_1__0_carry__3_i_3_n_0),
        .O(sub_temp_1__0_carry__3_i_7_n_0));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__3_i_8
       (.I0(diff1[16]),
        .I1(diff2[16]),
        .I2(section_out2_reg[16]),
        .I3(sub_temp_1__0_carry__3_i_4_n_0),
        .O(sub_temp_1__0_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1__0_carry__4
       (.CI(sub_temp_1__0_carry__3_n_0),
        .CO({sub_temp_1__0_carry__4_n_0,sub_temp_1__0_carry__4_n_1,sub_temp_1__0_carry__4_n_2,sub_temp_1__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({sub_temp_1__0_carry__4_i_1_n_0,sub_temp_1__0_carry__4_i_2_n_0,sub_temp_1__0_carry__4_i_3_n_0,sub_temp_1__0_carry__4_i_4_n_0}),
        .O(D[23:20]),
        .S({sub_temp_1__0_carry__4_i_5_n_0,sub_temp_1__0_carry__4_i_6_n_0,sub_temp_1__0_carry__4_i_7_n_0,sub_temp_1__0_carry__4_i_8_n_0}));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__4_i_1
       (.I0(diff1[22]),
        .I1(diff2[22]),
        .I2(section_out2_reg[22]),
        .O(sub_temp_1__0_carry__4_i_1_n_0));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__4_i_2
       (.I0(diff1[21]),
        .I1(diff2[21]),
        .I2(section_out2_reg[21]),
        .O(sub_temp_1__0_carry__4_i_2_n_0));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__4_i_3
       (.I0(diff1[20]),
        .I1(diff2[20]),
        .I2(section_out2_reg[20]),
        .O(sub_temp_1__0_carry__4_i_3_n_0));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__4_i_4
       (.I0(diff1[19]),
        .I1(diff2[19]),
        .I2(section_out2_reg[19]),
        .O(sub_temp_1__0_carry__4_i_4_n_0));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__4_i_5
       (.I0(diff1[23]),
        .I1(diff2[23]),
        .I2(section_out2_reg[23]),
        .I3(sub_temp_1__0_carry__4_i_1_n_0),
        .O(sub_temp_1__0_carry__4_i_5_n_0));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__4_i_6
       (.I0(diff1[22]),
        .I1(diff2[22]),
        .I2(section_out2_reg[22]),
        .I3(sub_temp_1__0_carry__4_i_2_n_0),
        .O(sub_temp_1__0_carry__4_i_6_n_0));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__4_i_7
       (.I0(diff1[21]),
        .I1(diff2[21]),
        .I2(section_out2_reg[21]),
        .I3(sub_temp_1__0_carry__4_i_3_n_0),
        .O(sub_temp_1__0_carry__4_i_7_n_0));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__4_i_8
       (.I0(diff1[20]),
        .I1(diff2[20]),
        .I2(section_out2_reg[20]),
        .I3(sub_temp_1__0_carry__4_i_4_n_0),
        .O(sub_temp_1__0_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_1__0_carry__5
       (.CI(sub_temp_1__0_carry__4_n_0),
        .CO({NLW_sub_temp_1__0_carry__5_CO_UNCONNECTED[3],sub_temp_1__0_carry__5_n_1,sub_temp_1__0_carry__5_n_2,sub_temp_1__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sub_temp_1__0_carry__5_i_1_n_0,sub_temp_1__0_carry__5_i_2_n_0,sub_temp_1__0_carry__5_i_3_n_0}),
        .O(D[27:24]),
        .S({sub_temp_1__0_carry__5_i_4_n_0,sub_temp_1__0_carry__5_i_5_n_0,sub_temp_1__0_carry__5_i_6_n_0,sub_temp_1__0_carry__5_i_7_n_0}));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__5_i_1
       (.I0(diff1[25]),
        .I1(diff2[25]),
        .I2(section_out2_reg[25]),
        .O(sub_temp_1__0_carry__5_i_1_n_0));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__5_i_2
       (.I0(diff1[24]),
        .I1(diff2[24]),
        .I2(section_out2_reg[24]),
        .O(sub_temp_1__0_carry__5_i_2_n_0));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry__5_i_3
       (.I0(diff1[23]),
        .I1(diff2[23]),
        .I2(section_out2_reg[23]),
        .O(sub_temp_1__0_carry__5_i_3_n_0));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    sub_temp_1__0_carry__5_i_4
       (.I0(section_out2_reg[26]),
        .I1(diff2[26]),
        .I2(diff1[26]),
        .I3(diff2[27]),
        .I4(diff1[27]),
        .I5(section_out2_reg[27]),
        .O(sub_temp_1__0_carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__5_i_5
       (.I0(sub_temp_1__0_carry__5_i_1_n_0),
        .I1(diff2[26]),
        .I2(diff1[26]),
        .I3(section_out2_reg[26]),
        .O(sub_temp_1__0_carry__5_i_5_n_0));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__5_i_6
       (.I0(diff1[25]),
        .I1(diff2[25]),
        .I2(section_out2_reg[25]),
        .I3(sub_temp_1__0_carry__5_i_2_n_0),
        .O(sub_temp_1__0_carry__5_i_6_n_0));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry__5_i_7
       (.I0(diff1[24]),
        .I1(diff2[24]),
        .I2(section_out2_reg[24]),
        .I3(sub_temp_1__0_carry__5_i_3_n_0),
        .O(sub_temp_1__0_carry__5_i_7_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry_i_1
       (.I0(diff1[2]),
        .I1(diff2[2]),
        .I2(section_out2_reg[2]),
        .O(sub_temp_1__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry_i_2
       (.I0(diff1[1]),
        .I1(diff2[1]),
        .I2(section_out2_reg[1]),
        .O(sub_temp_1__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'h71)) 
    sub_temp_1__0_carry_i_3
       (.I0(diff1[0]),
        .I1(diff2[0]),
        .I2(section_out2_reg[0]),
        .O(sub_temp_1__0_carry_i_3_n_0));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry_i_4
       (.I0(diff1[3]),
        .I1(diff2[3]),
        .I2(section_out2_reg[3]),
        .I3(sub_temp_1__0_carry_i_1_n_0),
        .O(sub_temp_1__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry_i_5
       (.I0(diff1[2]),
        .I1(diff2[2]),
        .I2(section_out2_reg[2]),
        .I3(sub_temp_1__0_carry_i_2_n_0),
        .O(sub_temp_1__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    sub_temp_1__0_carry_i_6
       (.I0(diff1[1]),
        .I1(diff2[1]),
        .I2(section_out2_reg[1]),
        .I3(sub_temp_1__0_carry_i_3_n_0),
        .O(sub_temp_1__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'h69)) 
    sub_temp_1__0_carry_i_7
       (.I0(diff1[0]),
        .I1(diff2[0]),
        .I2(section_out2_reg[0]),
        .O(sub_temp_1__0_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry
       (.CI(1'b0),
        .CO({sub_temp_carry_n_0,sub_temp_carry_n_1,sub_temp_carry_n_2,sub_temp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(section_out2_reg[3:0]),
        .O(sub_temp[3:0]),
        .S({sub_temp_carry_i_1_n_0,sub_temp_carry_i_2_n_0,sub_temp_carry_i_3_n_0,sub_temp_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__0
       (.CI(sub_temp_carry_n_0),
        .CO({sub_temp_carry__0_n_0,sub_temp_carry__0_n_1,sub_temp_carry__0_n_2,sub_temp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[7:4]),
        .O(sub_temp[7:4]),
        .S({sub_temp_carry__0_i_1_n_0,sub_temp_carry__0_i_2_n_0,sub_temp_carry__0_i_3_n_0,sub_temp_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_1
       (.I0(section_out2_reg[7]),
        .I1(diff1[7]),
        .O(sub_temp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_2
       (.I0(section_out2_reg[6]),
        .I1(diff1[6]),
        .O(sub_temp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_3
       (.I0(section_out2_reg[5]),
        .I1(diff1[5]),
        .O(sub_temp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_4
       (.I0(section_out2_reg[4]),
        .I1(diff1[4]),
        .O(sub_temp_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__1
       (.CI(sub_temp_carry__0_n_0),
        .CO({sub_temp_carry__1_n_0,sub_temp_carry__1_n_1,sub_temp_carry__1_n_2,sub_temp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[11:8]),
        .O(sub_temp[11:8]),
        .S({sub_temp_carry__1_i_1_n_0,sub_temp_carry__1_i_2_n_0,sub_temp_carry__1_i_3_n_0,sub_temp_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_1
       (.I0(section_out2_reg[11]),
        .I1(diff1[11]),
        .O(sub_temp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_2
       (.I0(section_out2_reg[10]),
        .I1(diff1[10]),
        .O(sub_temp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_3
       (.I0(section_out2_reg[9]),
        .I1(diff1[9]),
        .O(sub_temp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_4
       (.I0(section_out2_reg[8]),
        .I1(diff1[8]),
        .O(sub_temp_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__2
       (.CI(sub_temp_carry__1_n_0),
        .CO({sub_temp_carry__2_n_0,sub_temp_carry__2_n_1,sub_temp_carry__2_n_2,sub_temp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[15:12]),
        .O(sub_temp[15:12]),
        .S({sub_temp_carry__2_i_1_n_0,sub_temp_carry__2_i_2_n_0,sub_temp_carry__2_i_3_n_0,sub_temp_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_1
       (.I0(section_out2_reg[15]),
        .I1(diff1[15]),
        .O(sub_temp_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_2
       (.I0(section_out2_reg[14]),
        .I1(diff1[14]),
        .O(sub_temp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_3
       (.I0(section_out2_reg[13]),
        .I1(diff1[13]),
        .O(sub_temp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_4
       (.I0(section_out2_reg[12]),
        .I1(diff1[12]),
        .O(sub_temp_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__3
       (.CI(sub_temp_carry__2_n_0),
        .CO({sub_temp_carry__3_n_0,sub_temp_carry__3_n_1,sub_temp_carry__3_n_2,sub_temp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[19:16]),
        .O(sub_temp[19:16]),
        .S({sub_temp_carry__3_i_1_n_0,sub_temp_carry__3_i_2_n_0,sub_temp_carry__3_i_3_n_0,sub_temp_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_1
       (.I0(section_out2_reg[19]),
        .I1(diff1[19]),
        .O(sub_temp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_2
       (.I0(section_out2_reg[18]),
        .I1(diff1[18]),
        .O(sub_temp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_3
       (.I0(section_out2_reg[17]),
        .I1(diff1[17]),
        .O(sub_temp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_4
       (.I0(section_out2_reg[16]),
        .I1(diff1[16]),
        .O(sub_temp_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__4
       (.CI(sub_temp_carry__3_n_0),
        .CO({sub_temp_carry__4_n_0,sub_temp_carry__4_n_1,sub_temp_carry__4_n_2,sub_temp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(section_out2_reg[23:20]),
        .O(sub_temp[23:20]),
        .S({sub_temp_carry__4_i_1_n_0,sub_temp_carry__4_i_2_n_0,sub_temp_carry__4_i_3_n_0,sub_temp_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_1
       (.I0(section_out2_reg[23]),
        .I1(diff1[23]),
        .O(sub_temp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_2
       (.I0(section_out2_reg[22]),
        .I1(diff1[22]),
        .O(sub_temp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_3
       (.I0(section_out2_reg[21]),
        .I1(diff1[21]),
        .O(sub_temp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_4
       (.I0(section_out2_reg[20]),
        .I1(diff1[20]),
        .O(sub_temp_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_carry__5
       (.CI(sub_temp_carry__4_n_0),
        .CO({NLW_sub_temp_carry__5_CO_UNCONNECTED[3],sub_temp_carry__5_n_1,sub_temp_carry__5_n_2,sub_temp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,section_out2_reg[26:24]}),
        .O(sub_temp[27:24]),
        .S({sub_temp_carry__5_i_1_n_0,sub_temp_carry__5_i_2_n_0,sub_temp_carry__5_i_3_n_0,sub_temp_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_1
       (.I0(section_out2_reg[27]),
        .I1(diff1[27]),
        .O(sub_temp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_2
       (.I0(section_out2_reg[26]),
        .I1(diff1[26]),
        .O(sub_temp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_3
       (.I0(section_out2_reg[25]),
        .I1(diff1[25]),
        .O(sub_temp_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_4
       (.I0(section_out2_reg[24]),
        .I1(diff1[24]),
        .O(sub_temp_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_1
       (.I0(section_out2_reg[3]),
        .I1(diff1[3]),
        .O(sub_temp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_2
       (.I0(section_out2_reg[2]),
        .I1(diff1[2]),
        .O(sub_temp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_3
       (.I0(section_out2_reg[1]),
        .I1(diff1[1]),
        .O(sub_temp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_4
       (.I0(section_out2_reg[0]),
        .I1(diff1[0]),
        .O(sub_temp_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cheby_Lite
   (O,
    CO,
    \delay_section1_reg[1][14]_0 ,
    \delay_section1_reg[1][0]_0 ,
    \delay_section1_reg[1][4]_0 ,
    \delay_section1_reg[1][5]_0 ,
    \delay_section1_reg[1][5]_1 ,
    \delay_section1_reg[1][10]_0 ,
    \delay_section1_reg[1][13]_0 ,
    \delay_section1_reg[1][13]_1 ,
    DI,
    \delay_section1_reg[1][13]_2 ,
    \delay_section1_reg[0][0]_0 ,
    \delay_section1_reg[0][0]_1 ,
    \delay_section1_reg[0][0]_2 ,
    \delay_section1_reg[0][8]_0 ,
    \delay_section1_reg[0][11]_0 ,
    \delay_section1_reg[0][12]_0 ,
    \delay_section1_reg[0][15]_0 ,
    \input_register_reg[0]_0 ,
    \input_register_reg[0]_1 ,
    \input_register_reg[1]_0 ,
    \input_register_reg[10]_0 ,
    \input_register_reg[9]_0 ,
    \input_register_reg[12]_0 ,
    \delay_section1[0][15]_i_63 ,
    \delay_section1[0][15]_i_63_0 ,
    \delay_section1_reg[0][14]_0 ,
    \delay_section1_reg[0][14]_1 ,
    \delay_section2_reg[1][4]_0 ,
    \delay_section2_reg[1][10]_0 ,
    \delay_section2_reg[1][14]_0 ,
    \delay_section2_reg[1][14]_1 ,
    \delay_section2_reg[1][2]_0 ,
    \delay_section2_reg[1][6]_0 ,
    \delay_section2_reg[1][14]_2 ,
    \delay_section2_reg[1][0]_0 ,
    \delay_section2_reg[1][1]_0 ,
    \delay_section2_reg[1][0]_1 ,
    \delay_section2_reg[1][4]_1 ,
    \delay_section2_reg[1][8]_0 ,
    \delay_section2_reg[1][12]_0 ,
    \delay_section2_reg[1][14]_3 ,
    \delay_section2[0][15]_i_38 ,
    \delay_section2_reg[0][6]_0 ,
    \delay_section2_reg[0][2]_0 ,
    \delay_section2_reg[0][6]_1 ,
    \delay_section2_reg[0][15]_0 ,
    \delay_section2_reg[0][15]_1 ,
    \delay_section2_reg[0][15]_2 ,
    \delay_section2_reg[0][2]_1 ,
    \delay_section2_reg[0][6]_2 ,
    \delay_section2_reg[0][10]_0 ,
    \delay_section2_reg[0][15]_3 ,
    \delay_section2_reg[0][14]_0 ,
    \delay_section2_reg[0][15]_4 ,
    \sos_pipeline1_reg[14]_0 ,
    \sos_pipeline1_reg[10]_0 ,
    \sos_pipeline1_reg[7]_0 ,
    \delay_section2[0][14]_i_15_0 ,
    \sos_pipeline1_reg[14]_1 ,
    \sos_pipeline1_reg[14]_2 ,
    \sos_pipeline1_reg[14]_3 ,
    \delay_section2[0][15]_i_51_0 ,
    \delay_section2[0][15]_i_51_1 ,
    \delay_section2_reg[0][14]_1 ,
    \delay_section2_reg[0][14]_2 ,
    \delay_section3_reg[1][2]_0 ,
    \delay_section3_reg[1][0]_0 ,
    \delay_section3_reg[1][8]_0 ,
    \delay_section3_reg[1][4]_0 ,
    \delay_section3_reg[1][12]_0 ,
    \delay_section3_reg[1][14]_0 ,
    \delay_section3_reg[1][13]_0 ,
    \delay_section3_reg[0][6]_0 ,
    \delay_section3_reg[0][11]_0 ,
    \delay_section3_reg[0][15]_i_80_0 ,
    \delay_section3_reg[0][0]_0 ,
    \delay_section3_reg[0][0]_1 ,
    \delay_section3_reg[0][4]_0 ,
    \delay_section3_reg[0][3]_0 ,
    \delay_section3_reg[0][11]_1 ,
    \delay_section3_reg[0][15]_0 ,
    \delay_section3_reg[0][15]_1 ,
    \delay_section3[0][15]_i_84 ,
    \sos_pipeline2_reg[4]_0 ,
    \sos_pipeline2_reg[6]_0 ,
    \sos_pipeline2_reg[10]_0 ,
    \sos_pipeline2_reg[15]_0 ,
    \sos_pipeline2_reg[14]_0 ,
    \sos_pipeline2_reg[14]_1 ,
    \delay_section3_reg[0][15]_i_78_0 ,
    \delay_section3_reg[0][15]_i_78_1 ,
    \delay_section3[0][15]_i_56 ,
    \delay_section3[0][15]_i_56_0 ,
    \delay_section3[0][15]_i_42 ,
    \delay_section3_reg[1][14]_1 ,
    \delay_section3_reg[1][14]_2 ,
    \delay_section3_reg[1][0]_1 ,
    \delay_section3[0][3]_i_92 ,
    \delay_section3_reg[1][0]_2 ,
    \delay_section3_reg[1][3]_0 ,
    \delay_section3_reg[1][7]_0 ,
    \delay_section3_reg[1][11]_0 ,
    \delay_section3_reg[1][14]_3 ,
    \delay_section3_reg[0][14]_0 ,
    \delay_section3_reg[0][14]_1 ,
    \delay_section3_reg[0][2]_0 ,
    \delay_section3_reg[0][6]_1 ,
    \delay_section3_reg[0][10]_0 ,
    \delay_section3_reg[0][13]_0 ,
    \delay_section3_reg[1][15]_0 ,
    Input5,
    S,
    \delay_section1[0][15]_i_24 ,
    \delay_section1[0][15]_i_23 ,
    ARG,
    \delay_section1[0][15]_i_23_0 ,
    \delay_section1[0][15]_i_28 ,
    \delay_section1[0][3]_i_13_0 ,
    \delay_section1[0][3]_i_13_1 ,
    \delay_section1[0][3]_i_11_0 ,
    \delay_section1[0][3]_i_12_0 ,
    \delay_section1[0][3]_i_13_2 ,
    \delay_section1_reg[0][3]_i_2_0 ,
    \delay_section1[0][3]_i_12_1 ,
    \delay_section1_reg[0][7]_i_2_0 ,
    \delay_section1_reg[0][3]_i_2_1 ,
    \delay_section1_reg[0][11]_i_2_0 ,
    \delay_section1_reg[0][7]_i_2_1 ,
    \delay_section1_reg[0][14]_i_2_0 ,
    \delay_section1_reg[0][11]_i_2_1 ,
    \delay_section1_reg[0][14]_i_2_1 ,
    \delay_section1[0][15]_i_8_0 ,
    \sos_pipeline1_reg[15]_0 ,
    \delay_section2[0][3]_i_13 ,
    \delay_section2[0][15]_i_86 ,
    \delay_section2[0][15]_i_57 ,
    \delay_section2[0][15]_i_57_0 ,
    \delay_section2[0][14]_i_8 ,
    \delay_section2[0][14]_i_8_0 ,
    \delay_section2[0][15]_i_22 ,
    \delay_section2[0][15]_i_22_0 ,
    \delay_section2[0][15]_i_90 ,
    \delay_section2[0][15]_i_90_0 ,
    \delay_section2[0][15]_i_50 ,
    \delay_section2_reg[0][15]_i_17 ,
    \delay_section2[0][15]_i_24 ,
    \delay_section2[0][3]_i_6_0 ,
    \delay_section2[0][3]_i_4_0 ,
    \delay_section2[0][3]_i_4_1 ,
    \delay_section2[0][3]_i_5_0 ,
    \delay_section2[0][3]_i_6_1 ,
    \delay_section2[0][3]_i_4_2 ,
    \delay_section2[0][3]_i_5_1 ,
    \delay_section2_reg[0][3]_i_2_0 ,
    \delay_section2[0][3]_i_4_3 ,
    \delay_section2_reg[0][7]_i_2_0 ,
    \delay_section2_reg[0][3]_i_2_1 ,
    \delay_section2_reg[0][11]_i_2_0 ,
    \delay_section2_reg[0][7]_i_2_1 ,
    \delay_section2_reg[0][14]_i_2_0 ,
    \delay_section2_reg[0][11]_i_2_1 ,
    \delay_section2[0][15]_i_4_0 ,
    \delay_section2_reg[0][14]_i_2_1 ,
    \delay_section2[0][15]_i_4_1 ,
    \sos_pipeline2_reg[15]_1 ,
    \delay_section2_reg[0][14]_i_9_0 ,
    \output_register_reg[14]_0 ,
    \output_register_reg[14]_1 ,
    \output_register_reg[15]_0 ,
    \output_register_reg[14]_2 ,
    \output_register_reg[14]_3 ,
    \output_register_reg[14]_4 ,
    \output_register_reg[3]_0 ,
    \output_register_reg[7]_0 ,
    \output_register_reg[11]_0 ,
    \output_register_reg[14]_5 ,
    \delay_section3[0][3]_i_53 ,
    \delay_section3[0][15]_i_52 ,
    \delay_section3[0][15]_i_27 ,
    \delay_section3[0][15]_i_27_0 ,
    \delay_section3[0][3]_i_12_0 ,
    \delay_section3[0][3]_i_13_0 ,
    \delay_section3[0][3]_i_13_1 ,
    \delay_section3[0][3]_i_12_1 ,
    \delay_section3[0][3]_i_11_0 ,
    \delay_section3[0][3]_i_13_2 ,
    \delay_section3_reg[0][3]_i_2_0 ,
    \delay_section3[0][3]_i_11_1 ,
    \delay_section3_reg[0][7]_i_2_0 ,
    \delay_section3_reg[0][3]_i_2_1 ,
    \delay_section3_reg[0][11]_i_2_0 ,
    \delay_section3_reg[0][7]_i_2_1 ,
    \delay_section3_reg[0][14]_i_2_0 ,
    \delay_section3_reg[0][11]_i_2_1 ,
    \delay_section3[0][15]_i_8_0 ,
    \delay_section3_reg[0][14]_i_2_1 ,
    \delay_section3[0][15]_i_8_1 ,
    \delay_section3[0][3]_i_50 ,
    \delay_section3[0][3]_i_30 ,
    \delay_section3[0][3]_i_19 ,
    \delay_section3[0][15]_i_38 ,
    \delay_section3[0][15]_i_38_0 ,
    \delay_section3[0][15]_i_23 ,
    \delay_section3[0][15]_i_23_0 ,
    \output_register_reg[15]_i_27 ,
    \delay_section3_reg[0][15]_i_57_0 ,
    \delay_section3_reg[0][15]_i_57_1 ,
    Q,
    AD_CLK_in);
  output [3:0]O;
  output [0:0]CO;
  output [0:0]\delay_section1_reg[1][14]_0 ;
  output [3:0]\delay_section1_reg[1][0]_0 ;
  output [3:0]\delay_section1_reg[1][4]_0 ;
  output [3:0]\delay_section1_reg[1][5]_0 ;
  output [3:0]\delay_section1_reg[1][5]_1 ;
  output [3:0]\delay_section1_reg[1][10]_0 ;
  output [3:0]\delay_section1_reg[1][13]_0 ;
  output [3:0]\delay_section1_reg[1][13]_1 ;
  output [2:0]DI;
  output [0:0]\delay_section1_reg[1][13]_2 ;
  output [2:0]\delay_section1_reg[0][0]_0 ;
  output [3:0]\delay_section1_reg[0][0]_1 ;
  output [3:0]\delay_section1_reg[0][0]_2 ;
  output [3:0]\delay_section1_reg[0][8]_0 ;
  output [3:0]\delay_section1_reg[0][11]_0 ;
  output [3:0]\delay_section1_reg[0][12]_0 ;
  output [2:0]\delay_section1_reg[0][15]_0 ;
  output [2:0]\input_register_reg[0]_0 ;
  output [3:0]\input_register_reg[0]_1 ;
  output [3:0]\input_register_reg[1]_0 ;
  output [3:0]\input_register_reg[10]_0 ;
  output [3:0]\input_register_reg[9]_0 ;
  output [3:0]\input_register_reg[12]_0 ;
  output [3:0]\delay_section1[0][15]_i_63 ;
  output [0:0]\delay_section1[0][15]_i_63_0 ;
  output [0:0]\delay_section1_reg[0][14]_0 ;
  output [0:0]\delay_section1_reg[0][14]_1 ;
  output [3:0]\delay_section2_reg[1][4]_0 ;
  output [1:0]\delay_section2_reg[1][10]_0 ;
  output [0:0]\delay_section2_reg[1][14]_0 ;
  output [3:0]\delay_section2_reg[1][14]_1 ;
  output [3:0]\delay_section2_reg[1][2]_0 ;
  output [1:0]\delay_section2_reg[1][6]_0 ;
  output [0:0]\delay_section2_reg[1][14]_2 ;
  output [3:0]\delay_section2_reg[1][0]_0 ;
  output [3:0]\delay_section2_reg[1][1]_0 ;
  output [3:0]\delay_section2_reg[1][0]_1 ;
  output [3:0]\delay_section2_reg[1][4]_1 ;
  output [3:0]\delay_section2_reg[1][8]_0 ;
  output [3:0]\delay_section2_reg[1][12]_0 ;
  output [3:0]\delay_section2_reg[1][14]_3 ;
  output [1:0]\delay_section2[0][15]_i_38 ;
  output [3:0]\delay_section2_reg[0][6]_0 ;
  output [0:0]\delay_section2_reg[0][2]_0 ;
  output [0:0]\delay_section2_reg[0][6]_1 ;
  output [2:0]\delay_section2_reg[0][15]_0 ;
  output [0:0]\delay_section2_reg[0][15]_1 ;
  output [0:0]\delay_section2_reg[0][15]_2 ;
  output [3:0]\delay_section2_reg[0][2]_1 ;
  output [3:0]\delay_section2_reg[0][6]_2 ;
  output [3:0]\delay_section2_reg[0][10]_0 ;
  output [3:0]\delay_section2_reg[0][15]_3 ;
  output [3:0]\delay_section2_reg[0][14]_0 ;
  output [3:0]\delay_section2_reg[0][15]_4 ;
  output [3:0]\sos_pipeline1_reg[14]_0 ;
  output [0:0]\sos_pipeline1_reg[10]_0 ;
  output [2:0]\sos_pipeline1_reg[7]_0 ;
  output [3:0]\delay_section2[0][14]_i_15_0 ;
  output [3:0]\sos_pipeline1_reg[14]_1 ;
  output [2:0]\sos_pipeline1_reg[14]_2 ;
  output [0:0]\sos_pipeline1_reg[14]_3 ;
  output [0:0]\delay_section2[0][15]_i_51_0 ;
  output [0:0]\delay_section2[0][15]_i_51_1 ;
  output [0:0]\delay_section2_reg[0][14]_1 ;
  output [0:0]\delay_section2_reg[0][14]_2 ;
  output [2:0]\delay_section3_reg[1][2]_0 ;
  output [2:0]\delay_section3_reg[1][0]_0 ;
  output [3:0]\delay_section3_reg[1][8]_0 ;
  output [3:0]\delay_section3_reg[1][4]_0 ;
  output [1:0]\delay_section3_reg[1][12]_0 ;
  output [0:0]\delay_section3_reg[1][14]_0 ;
  output [2:0]\delay_section3_reg[1][13]_0 ;
  output [0:0]\delay_section3_reg[0][6]_0 ;
  output [3:0]\delay_section3_reg[0][11]_0 ;
  output [0:0]\delay_section3_reg[0][15]_i_80_0 ;
  output [2:0]\delay_section3_reg[0][0]_0 ;
  output [3:0]\delay_section3_reg[0][0]_1 ;
  output [3:0]\delay_section3_reg[0][4]_0 ;
  output [3:0]\delay_section3_reg[0][3]_0 ;
  output [3:0]\delay_section3_reg[0][11]_1 ;
  output [3:0]\delay_section3_reg[0][15]_0 ;
  output [3:0]\delay_section3_reg[0][15]_1 ;
  output [3:0]\delay_section3[0][15]_i_84 ;
  output [1:0]\sos_pipeline2_reg[4]_0 ;
  output [1:0]\sos_pipeline2_reg[6]_0 ;
  output [2:0]\sos_pipeline2_reg[10]_0 ;
  output [0:0]\sos_pipeline2_reg[15]_0 ;
  output [3:0]\sos_pipeline2_reg[14]_0 ;
  output [3:0]\sos_pipeline2_reg[14]_1 ;
  output [3:0]\delay_section3_reg[0][15]_i_78_0 ;
  output [2:0]\delay_section3_reg[0][15]_i_78_1 ;
  output [0:0]\delay_section3[0][15]_i_56 ;
  output [1:0]\delay_section3[0][15]_i_56_0 ;
  output [1:0]\delay_section3[0][15]_i_42 ;
  output [0:0]\delay_section3_reg[1][14]_1 ;
  output [0:0]\delay_section3_reg[1][14]_2 ;
  output [3:0]\delay_section3_reg[1][0]_1 ;
  output [3:0]\delay_section3[0][3]_i_92 ;
  output [3:0]\delay_section3_reg[1][0]_2 ;
  output [3:0]\delay_section3_reg[1][3]_0 ;
  output [3:0]\delay_section3_reg[1][7]_0 ;
  output [3:0]\delay_section3_reg[1][11]_0 ;
  output [3:0]\delay_section3_reg[1][14]_3 ;
  output [0:0]\delay_section3_reg[0][14]_0 ;
  output [0:0]\delay_section3_reg[0][14]_1 ;
  output [2:0]\delay_section3_reg[0][2]_0 ;
  output [3:0]\delay_section3_reg[0][6]_1 ;
  output [3:0]\delay_section3_reg[0][10]_0 ;
  output [3:0]\delay_section3_reg[0][13]_0 ;
  output [3:0]\delay_section3_reg[1][15]_0 ;
  output [13:0]Input5;
  input [2:0]S;
  input [1:0]\delay_section1[0][15]_i_24 ;
  input [0:0]\delay_section1[0][15]_i_23 ;
  input [4:0]ARG;
  input [1:0]\delay_section1[0][15]_i_23_0 ;
  input [1:0]\delay_section1[0][15]_i_28 ;
  input [3:0]\delay_section1[0][3]_i_13_0 ;
  input [3:0]\delay_section1[0][3]_i_13_1 ;
  input [3:0]\delay_section1[0][3]_i_11_0 ;
  input [3:0]\delay_section1[0][3]_i_12_0 ;
  input [3:0]\delay_section1[0][3]_i_13_2 ;
  input [3:0]\delay_section1_reg[0][3]_i_2_0 ;
  input [3:0]\delay_section1[0][3]_i_12_1 ;
  input [3:0]\delay_section1_reg[0][7]_i_2_0 ;
  input [3:0]\delay_section1_reg[0][3]_i_2_1 ;
  input [3:0]\delay_section1_reg[0][11]_i_2_0 ;
  input [3:0]\delay_section1_reg[0][7]_i_2_1 ;
  input [3:0]\delay_section1_reg[0][14]_i_2_0 ;
  input [3:0]\delay_section1_reg[0][11]_i_2_1 ;
  input [3:0]\delay_section1_reg[0][14]_i_2_1 ;
  input [3:0]\delay_section1[0][15]_i_8_0 ;
  input [0:0]\sos_pipeline1_reg[15]_0 ;
  input [1:0]\delay_section2[0][3]_i_13 ;
  input [0:0]\delay_section2[0][15]_i_86 ;
  input [2:0]\delay_section2[0][15]_i_57 ;
  input [1:0]\delay_section2[0][15]_i_57_0 ;
  input [0:0]\delay_section2[0][14]_i_8 ;
  input [0:0]\delay_section2[0][14]_i_8_0 ;
  input [0:0]\delay_section2[0][15]_i_22 ;
  input [1:0]\delay_section2[0][15]_i_22_0 ;
  input [0:0]\delay_section2[0][15]_i_90 ;
  input [0:0]\delay_section2[0][15]_i_90_0 ;
  input [2:0]\delay_section2[0][15]_i_50 ;
  input [0:0]\delay_section2_reg[0][15]_i_17 ;
  input [0:0]\delay_section2[0][15]_i_24 ;
  input [3:0]\delay_section2[0][3]_i_6_0 ;
  input [0:0]\delay_section2[0][3]_i_4_0 ;
  input [3:0]\delay_section2[0][3]_i_4_1 ;
  input [3:0]\delay_section2[0][3]_i_5_0 ;
  input [3:0]\delay_section2[0][3]_i_6_1 ;
  input [3:0]\delay_section2[0][3]_i_4_2 ;
  input [3:0]\delay_section2[0][3]_i_5_1 ;
  input [3:0]\delay_section2_reg[0][3]_i_2_0 ;
  input [3:0]\delay_section2[0][3]_i_4_3 ;
  input [3:0]\delay_section2_reg[0][7]_i_2_0 ;
  input [3:0]\delay_section2_reg[0][3]_i_2_1 ;
  input [3:0]\delay_section2_reg[0][11]_i_2_0 ;
  input [3:0]\delay_section2_reg[0][7]_i_2_1 ;
  input [3:0]\delay_section2_reg[0][14]_i_2_0 ;
  input [3:0]\delay_section2_reg[0][11]_i_2_1 ;
  input [3:0]\delay_section2[0][15]_i_4_0 ;
  input [3:0]\delay_section2_reg[0][14]_i_2_1 ;
  input [3:0]\delay_section2[0][15]_i_4_1 ;
  input [0:0]\sos_pipeline2_reg[15]_1 ;
  input \delay_section2_reg[0][14]_i_9_0 ;
  input [0:0]\output_register_reg[14]_0 ;
  input [3:0]\output_register_reg[14]_1 ;
  input [0:0]\output_register_reg[15]_0 ;
  input [3:0]\output_register_reg[14]_2 ;
  input [3:0]\output_register_reg[14]_3 ;
  input [3:0]\output_register_reg[14]_4 ;
  input [1:0]\output_register_reg[3]_0 ;
  input [3:0]\output_register_reg[7]_0 ;
  input [3:0]\output_register_reg[11]_0 ;
  input [2:0]\output_register_reg[14]_5 ;
  input [0:0]\delay_section3[0][3]_i_53 ;
  input [3:0]\delay_section3[0][15]_i_52 ;
  input [0:0]\delay_section3[0][15]_i_27 ;
  input [0:0]\delay_section3[0][15]_i_27_0 ;
  input [3:0]\delay_section3[0][3]_i_12_0 ;
  input [3:0]\delay_section3[0][3]_i_13_0 ;
  input [3:0]\delay_section3[0][3]_i_13_1 ;
  input [3:0]\delay_section3[0][3]_i_12_1 ;
  input [3:0]\delay_section3[0][3]_i_11_0 ;
  input [3:0]\delay_section3[0][3]_i_13_2 ;
  input [3:0]\delay_section3_reg[0][3]_i_2_0 ;
  input [3:0]\delay_section3[0][3]_i_11_1 ;
  input [3:0]\delay_section3_reg[0][7]_i_2_0 ;
  input [3:0]\delay_section3_reg[0][3]_i_2_1 ;
  input [3:0]\delay_section3_reg[0][11]_i_2_0 ;
  input [3:0]\delay_section3_reg[0][7]_i_2_1 ;
  input [3:0]\delay_section3_reg[0][14]_i_2_0 ;
  input [3:0]\delay_section3_reg[0][11]_i_2_1 ;
  input [3:0]\delay_section3[0][15]_i_8_0 ;
  input [3:0]\delay_section3_reg[0][14]_i_2_1 ;
  input [3:0]\delay_section3[0][15]_i_8_1 ;
  input [1:0]\delay_section3[0][3]_i_50 ;
  input [3:0]\delay_section3[0][3]_i_30 ;
  input [1:0]\delay_section3[0][3]_i_19 ;
  input [0:0]\delay_section3[0][15]_i_38 ;
  input [0:0]\delay_section3[0][15]_i_38_0 ;
  input [0:0]\delay_section3[0][15]_i_23 ;
  input [1:0]\delay_section3[0][15]_i_23_0 ;
  input [0:0]\output_register_reg[15]_i_27 ;
  input \delay_section3_reg[0][15]_i_57_0 ;
  input \delay_section3_reg[0][15]_i_57_1 ;
  input [13:0]Q;
  input AD_CLK_in;

  wire AD_CLK_in;
  wire [4:0]ARG;
  wire [0:0]CO;
  wire [2:0]DI;
  wire [13:0]Input5;
  wire [3:0]O;
  wire [13:0]Q;
  wire RESIZE0;
  wire RESIZE0_in0;
  wire RESIZE1_in0;
  wire RESIZE2_in0;
  wire RESIZE3_in0;
  wire [2:0]S;
  wire \delay_section1[0][15]_i_100_n_0 ;
  wire \delay_section1[0][15]_i_101_n_0 ;
  wire \delay_section1[0][15]_i_102_n_0 ;
  wire \delay_section1[0][15]_i_103_n_0 ;
  wire \delay_section1[0][15]_i_104_n_0 ;
  wire \delay_section1[0][15]_i_105_n_0 ;
  wire \delay_section1[0][15]_i_106_n_0 ;
  wire \delay_section1[0][15]_i_108_n_0 ;
  wire \delay_section1[0][15]_i_109_n_0 ;
  wire \delay_section1[0][15]_i_110_n_0 ;
  wire \delay_section1[0][15]_i_111_n_0 ;
  wire \delay_section1[0][15]_i_112_n_0 ;
  wire \delay_section1[0][15]_i_113_n_0 ;
  wire \delay_section1[0][15]_i_114_n_0 ;
  wire \delay_section1[0][15]_i_115_n_0 ;
  wire \delay_section1[0][15]_i_117_n_0 ;
  wire \delay_section1[0][15]_i_118_n_0 ;
  wire \delay_section1[0][15]_i_119_n_0 ;
  wire \delay_section1[0][15]_i_120_n_0 ;
  wire \delay_section1[0][15]_i_121_n_0 ;
  wire \delay_section1[0][15]_i_123_n_0 ;
  wire \delay_section1[0][15]_i_124_n_0 ;
  wire \delay_section1[0][15]_i_125_n_0 ;
  wire \delay_section1[0][15]_i_126_n_0 ;
  wire \delay_section1[0][15]_i_127_n_0 ;
  wire \delay_section1[0][15]_i_128_n_0 ;
  wire \delay_section1[0][15]_i_129_n_0 ;
  wire \delay_section1[0][15]_i_130_n_0 ;
  wire \delay_section1[0][15]_i_131_n_0 ;
  wire \delay_section1[0][15]_i_132_n_0 ;
  wire \delay_section1[0][15]_i_138_n_0 ;
  wire \delay_section1[0][15]_i_139_n_0 ;
  wire \delay_section1[0][15]_i_140_n_0 ;
  wire \delay_section1[0][15]_i_141_n_0 ;
  wire \delay_section1[0][15]_i_142_n_0 ;
  wire \delay_section1[0][15]_i_143_n_0 ;
  wire \delay_section1[0][15]_i_144_n_0 ;
  wire \delay_section1[0][15]_i_145_n_0 ;
  wire \delay_section1[0][15]_i_146_n_0 ;
  wire \delay_section1[0][15]_i_147_n_0 ;
  wire \delay_section1[0][15]_i_148_n_0 ;
  wire \delay_section1[0][15]_i_149_n_0 ;
  wire \delay_section1[0][15]_i_14_n_0 ;
  wire \delay_section1[0][15]_i_150_n_0 ;
  wire \delay_section1[0][15]_i_151_n_0 ;
  wire \delay_section1[0][15]_i_152_n_0 ;
  wire \delay_section1[0][15]_i_153_n_0 ;
  wire \delay_section1[0][15]_i_154_n_0 ;
  wire \delay_section1[0][15]_i_155_n_0 ;
  wire \delay_section1[0][15]_i_156_n_0 ;
  wire \delay_section1[0][15]_i_157_n_0 ;
  wire \delay_section1[0][15]_i_158_n_0 ;
  wire \delay_section1[0][15]_i_159_n_0 ;
  wire \delay_section1[0][15]_i_15_n_0 ;
  wire \delay_section1[0][15]_i_160_n_0 ;
  wire \delay_section1[0][15]_i_161_n_0 ;
  wire \delay_section1[0][15]_i_163_n_0 ;
  wire \delay_section1[0][15]_i_164_n_0 ;
  wire \delay_section1[0][15]_i_165_n_0 ;
  wire \delay_section1[0][15]_i_166_n_0 ;
  wire \delay_section1[0][15]_i_167_n_0 ;
  wire \delay_section1[0][15]_i_168_n_0 ;
  wire \delay_section1[0][15]_i_16_n_0 ;
  wire \delay_section1[0][15]_i_170_n_0 ;
  wire \delay_section1[0][15]_i_171_n_0 ;
  wire \delay_section1[0][15]_i_172_n_0 ;
  wire \delay_section1[0][15]_i_173_n_0 ;
  wire \delay_section1[0][15]_i_174_n_0 ;
  wire \delay_section1[0][15]_i_175_n_0 ;
  wire \delay_section1[0][15]_i_176_n_0 ;
  wire \delay_section1[0][15]_i_177_n_0 ;
  wire \delay_section1[0][15]_i_178_n_0 ;
  wire \delay_section1[0][15]_i_179_n_0 ;
  wire \delay_section1[0][15]_i_17_n_0 ;
  wire \delay_section1[0][15]_i_180_n_0 ;
  wire \delay_section1[0][15]_i_184_n_0 ;
  wire \delay_section1[0][15]_i_185_n_0 ;
  wire \delay_section1[0][15]_i_186_n_0 ;
  wire \delay_section1[0][15]_i_187_n_0 ;
  wire \delay_section1[0][15]_i_188_n_0 ;
  wire \delay_section1[0][15]_i_189_n_0 ;
  wire \delay_section1[0][15]_i_190_n_0 ;
  wire \delay_section1[0][15]_i_191_n_0 ;
  wire \delay_section1[0][15]_i_192_n_0 ;
  wire \delay_section1[0][15]_i_193_n_0 ;
  wire \delay_section1[0][15]_i_194_n_0 ;
  wire \delay_section1[0][15]_i_195_n_0 ;
  wire \delay_section1[0][15]_i_196_n_0 ;
  wire \delay_section1[0][15]_i_197_n_0 ;
  wire \delay_section1[0][15]_i_198_n_0 ;
  wire \delay_section1[0][15]_i_199_n_0 ;
  wire \delay_section1[0][15]_i_200_n_0 ;
  wire \delay_section1[0][15]_i_201_n_0 ;
  wire \delay_section1[0][15]_i_202_n_0 ;
  wire \delay_section1[0][15]_i_203_n_0 ;
  wire \delay_section1[0][15]_i_204_n_0 ;
  wire \delay_section1[0][15]_i_205_n_0 ;
  wire \delay_section1[0][15]_i_206_n_0 ;
  wire \delay_section1[0][15]_i_207_n_0 ;
  wire \delay_section1[0][15]_i_208_n_0 ;
  wire \delay_section1[0][15]_i_209_n_0 ;
  wire \delay_section1[0][15]_i_210_n_0 ;
  wire \delay_section1[0][15]_i_211_n_0 ;
  wire \delay_section1[0][15]_i_212_n_0 ;
  wire \delay_section1[0][15]_i_213_n_0 ;
  wire \delay_section1[0][15]_i_214_n_0 ;
  wire \delay_section1[0][15]_i_215_n_0 ;
  wire \delay_section1[0][15]_i_216_n_0 ;
  wire \delay_section1[0][15]_i_217_n_0 ;
  wire \delay_section1[0][15]_i_218_n_0 ;
  wire \delay_section1[0][15]_i_219_n_0 ;
  wire \delay_section1[0][15]_i_220_n_0 ;
  wire \delay_section1[0][15]_i_221_n_0 ;
  wire \delay_section1[0][15]_i_222_n_0 ;
  wire \delay_section1[0][15]_i_223_n_0 ;
  wire \delay_section1[0][15]_i_224_n_0 ;
  wire \delay_section1[0][15]_i_225_n_0 ;
  wire \delay_section1[0][15]_i_226_n_0 ;
  wire \delay_section1[0][15]_i_227_n_0 ;
  wire \delay_section1[0][15]_i_228_n_0 ;
  wire \delay_section1[0][15]_i_229_n_0 ;
  wire [0:0]\delay_section1[0][15]_i_23 ;
  wire \delay_section1[0][15]_i_230_n_0 ;
  wire \delay_section1[0][15]_i_231_n_0 ;
  wire [1:0]\delay_section1[0][15]_i_23_0 ;
  wire [1:0]\delay_section1[0][15]_i_24 ;
  wire [1:0]\delay_section1[0][15]_i_28 ;
  wire \delay_section1[0][15]_i_3_n_0 ;
  wire \delay_section1[0][15]_i_54_n_0 ;
  wire \delay_section1[0][15]_i_55_n_0 ;
  wire \delay_section1[0][15]_i_5_n_0 ;
  wire [3:0]\delay_section1[0][15]_i_63 ;
  wire [0:0]\delay_section1[0][15]_i_63_0 ;
  wire \delay_section1[0][15]_i_6_n_0 ;
  wire \delay_section1[0][15]_i_79_n_0 ;
  wire \delay_section1[0][15]_i_83_n_0 ;
  wire \delay_section1[0][15]_i_85_n_0 ;
  wire \delay_section1[0][15]_i_86_n_0 ;
  wire \delay_section1[0][15]_i_87_n_0 ;
  wire \delay_section1[0][15]_i_88_n_0 ;
  wire [3:0]\delay_section1[0][15]_i_8_0 ;
  wire \delay_section1[0][15]_i_8_n_0 ;
  wire \delay_section1[0][15]_i_92_n_0 ;
  wire \delay_section1[0][15]_i_93_n_0 ;
  wire \delay_section1[0][15]_i_94_n_0 ;
  wire \delay_section1[0][15]_i_95_n_0 ;
  wire \delay_section1[0][15]_i_99_n_0 ;
  wire [3:0]\delay_section1[0][3]_i_11_0 ;
  wire \delay_section1[0][3]_i_11_n_0 ;
  wire [3:0]\delay_section1[0][3]_i_12_0 ;
  wire [3:0]\delay_section1[0][3]_i_12_1 ;
  wire \delay_section1[0][3]_i_12_n_0 ;
  wire [3:0]\delay_section1[0][3]_i_13_0 ;
  wire [3:0]\delay_section1[0][3]_i_13_1 ;
  wire [3:0]\delay_section1[0][3]_i_13_2 ;
  wire \delay_section1[0][3]_i_13_n_0 ;
  wire \delay_section1[0][3]_i_38_n_0 ;
  wire \delay_section1[0][3]_i_39_n_0 ;
  wire \delay_section1[0][3]_i_40_n_0 ;
  wire \delay_section1[0][3]_i_41_n_0 ;
  wire \delay_section1[0][3]_i_42_n_0 ;
  wire \delay_section1[0][3]_i_43_n_0 ;
  wire \delay_section1[0][3]_i_44_n_0 ;
  wire \delay_section1[0][3]_i_45_n_0 ;
  wire \delay_section1[0][3]_i_46_n_0 ;
  wire \delay_section1[0][3]_i_4_n_0 ;
  wire \delay_section1[0][3]_i_51_n_0 ;
  wire \delay_section1[0][3]_i_52_n_0 ;
  wire \delay_section1[0][3]_i_53_n_0 ;
  wire \delay_section1[0][3]_i_55_n_0 ;
  wire \delay_section1[0][3]_i_56_n_0 ;
  wire \delay_section1[0][3]_i_57_n_0 ;
  wire \delay_section1[0][3]_i_58_n_0 ;
  wire \delay_section1[0][3]_i_59_n_0 ;
  wire \delay_section1[0][3]_i_60_n_0 ;
  wire \delay_section1[0][3]_i_61_n_0 ;
  wire \delay_section1[0][3]_i_62_n_0 ;
  wire \delay_section1[0][3]_i_63_n_0 ;
  wire \delay_section1[0][3]_i_64_n_0 ;
  wire \delay_section1[0][3]_i_65_n_0 ;
  wire \delay_section1[0][3]_i_66_n_0 ;
  wire \delay_section1[0][3]_i_67_n_0 ;
  wire \delay_section1[0][3]_i_70_n_0 ;
  wire \delay_section1[0][3]_i_71_n_0 ;
  wire \delay_section1[0][3]_i_72_n_0 ;
  wire \delay_section1[0][3]_i_73_n_0 ;
  wire \delay_section1[0][3]_i_75_n_0 ;
  wire \delay_section1[0][3]_i_76_n_0 ;
  wire \delay_section1[0][3]_i_77_n_0 ;
  wire \delay_section1[0][3]_i_78_n_0 ;
  wire \delay_section1[0][3]_i_79_n_0 ;
  wire \delay_section1[0][3]_i_81_n_0 ;
  wire \delay_section1[0][3]_i_82_n_0 ;
  wire \delay_section1[0][3]_i_83_n_0 ;
  wire \delay_section1[0][3]_i_84_n_0 ;
  wire \delay_section1[0][3]_i_85_n_0 ;
  wire \delay_section1[0][3]_i_86_n_0 ;
  wire \delay_section1[0][3]_i_87_n_0 ;
  wire \delay_section1[0][3]_i_88_n_0 ;
  wire [2:0]\delay_section1_reg[0][0]_0 ;
  wire [3:0]\delay_section1_reg[0][0]_1 ;
  wire [3:0]\delay_section1_reg[0][0]_2 ;
  wire [3:0]\delay_section1_reg[0][11]_0 ;
  wire [3:0]\delay_section1_reg[0][11]_i_2_0 ;
  wire [3:0]\delay_section1_reg[0][11]_i_2_1 ;
  wire \delay_section1_reg[0][11]_i_2_n_0 ;
  wire \delay_section1_reg[0][11]_i_2_n_1 ;
  wire \delay_section1_reg[0][11]_i_2_n_2 ;
  wire \delay_section1_reg[0][11]_i_2_n_3 ;
  wire \delay_section1_reg[0][11]_i_2_n_4 ;
  wire \delay_section1_reg[0][11]_i_2_n_5 ;
  wire \delay_section1_reg[0][11]_i_2_n_6 ;
  wire \delay_section1_reg[0][11]_i_2_n_7 ;
  wire [3:0]\delay_section1_reg[0][12]_0 ;
  wire [0:0]\delay_section1_reg[0][14]_0 ;
  wire [0:0]\delay_section1_reg[0][14]_1 ;
  wire [3:0]\delay_section1_reg[0][14]_i_2_0 ;
  wire [3:0]\delay_section1_reg[0][14]_i_2_1 ;
  wire \delay_section1_reg[0][14]_i_2_n_0 ;
  wire \delay_section1_reg[0][14]_i_2_n_1 ;
  wire \delay_section1_reg[0][14]_i_2_n_2 ;
  wire \delay_section1_reg[0][14]_i_2_n_3 ;
  wire \delay_section1_reg[0][14]_i_2_n_5 ;
  wire \delay_section1_reg[0][14]_i_2_n_6 ;
  wire \delay_section1_reg[0][14]_i_2_n_7 ;
  wire [2:0]\delay_section1_reg[0][15]_0 ;
  wire \delay_section1_reg[0][15]_i_107_n_0 ;
  wire \delay_section1_reg[0][15]_i_107_n_1 ;
  wire \delay_section1_reg[0][15]_i_107_n_2 ;
  wire \delay_section1_reg[0][15]_i_107_n_3 ;
  wire \delay_section1_reg[0][15]_i_10_n_0 ;
  wire \delay_section1_reg[0][15]_i_10_n_1 ;
  wire \delay_section1_reg[0][15]_i_10_n_2 ;
  wire \delay_section1_reg[0][15]_i_10_n_3 ;
  wire \delay_section1_reg[0][15]_i_10_n_4 ;
  wire \delay_section1_reg[0][15]_i_10_n_5 ;
  wire \delay_section1_reg[0][15]_i_10_n_6 ;
  wire \delay_section1_reg[0][15]_i_10_n_7 ;
  wire \delay_section1_reg[0][15]_i_116_n_0 ;
  wire \delay_section1_reg[0][15]_i_116_n_1 ;
  wire \delay_section1_reg[0][15]_i_116_n_2 ;
  wire \delay_section1_reg[0][15]_i_116_n_3 ;
  wire \delay_section1_reg[0][15]_i_116_n_4 ;
  wire \delay_section1_reg[0][15]_i_116_n_5 ;
  wire \delay_section1_reg[0][15]_i_116_n_6 ;
  wire \delay_section1_reg[0][15]_i_116_n_7 ;
  wire \delay_section1_reg[0][15]_i_11_n_0 ;
  wire \delay_section1_reg[0][15]_i_11_n_1 ;
  wire \delay_section1_reg[0][15]_i_11_n_2 ;
  wire \delay_section1_reg[0][15]_i_11_n_3 ;
  wire \delay_section1_reg[0][15]_i_122_n_0 ;
  wire \delay_section1_reg[0][15]_i_122_n_1 ;
  wire \delay_section1_reg[0][15]_i_122_n_2 ;
  wire \delay_section1_reg[0][15]_i_122_n_3 ;
  wire \delay_section1_reg[0][15]_i_12_n_0 ;
  wire \delay_section1_reg[0][15]_i_12_n_1 ;
  wire \delay_section1_reg[0][15]_i_12_n_2 ;
  wire \delay_section1_reg[0][15]_i_12_n_3 ;
  wire \delay_section1_reg[0][15]_i_13_n_0 ;
  wire \delay_section1_reg[0][15]_i_13_n_1 ;
  wire \delay_section1_reg[0][15]_i_13_n_2 ;
  wire \delay_section1_reg[0][15]_i_13_n_3 ;
  wire \delay_section1_reg[0][15]_i_162_n_0 ;
  wire \delay_section1_reg[0][15]_i_162_n_1 ;
  wire \delay_section1_reg[0][15]_i_162_n_2 ;
  wire \delay_section1_reg[0][15]_i_162_n_3 ;
  wire \delay_section1_reg[0][15]_i_162_n_4 ;
  wire \delay_section1_reg[0][15]_i_162_n_5 ;
  wire \delay_section1_reg[0][15]_i_162_n_6 ;
  wire \delay_section1_reg[0][15]_i_162_n_7 ;
  wire \delay_section1_reg[0][15]_i_169_n_0 ;
  wire \delay_section1_reg[0][15]_i_169_n_1 ;
  wire \delay_section1_reg[0][15]_i_169_n_2 ;
  wire \delay_section1_reg[0][15]_i_169_n_3 ;
  wire \delay_section1_reg[0][15]_i_181_n_0 ;
  wire \delay_section1_reg[0][15]_i_181_n_1 ;
  wire \delay_section1_reg[0][15]_i_181_n_2 ;
  wire \delay_section1_reg[0][15]_i_181_n_3 ;
  wire \delay_section1_reg[0][15]_i_182_n_0 ;
  wire \delay_section1_reg[0][15]_i_182_n_1 ;
  wire \delay_section1_reg[0][15]_i_182_n_2 ;
  wire \delay_section1_reg[0][15]_i_182_n_3 ;
  wire \delay_section1_reg[0][15]_i_183_n_0 ;
  wire \delay_section1_reg[0][15]_i_183_n_1 ;
  wire \delay_section1_reg[0][15]_i_183_n_2 ;
  wire \delay_section1_reg[0][15]_i_183_n_3 ;
  wire \delay_section1_reg[0][15]_i_18_n_3 ;
  wire \delay_section1_reg[0][15]_i_19_n_0 ;
  wire \delay_section1_reg[0][15]_i_19_n_1 ;
  wire \delay_section1_reg[0][15]_i_19_n_2 ;
  wire \delay_section1_reg[0][15]_i_19_n_3 ;
  wire \delay_section1_reg[0][15]_i_25_n_3 ;
  wire \delay_section1_reg[0][15]_i_2_n_7 ;
  wire \delay_section1_reg[0][15]_i_45_n_0 ;
  wire \delay_section1_reg[0][15]_i_45_n_1 ;
  wire \delay_section1_reg[0][15]_i_45_n_2 ;
  wire \delay_section1_reg[0][15]_i_45_n_3 ;
  wire \delay_section1_reg[0][15]_i_46_n_0 ;
  wire \delay_section1_reg[0][15]_i_46_n_1 ;
  wire \delay_section1_reg[0][15]_i_46_n_2 ;
  wire \delay_section1_reg[0][15]_i_46_n_3 ;
  wire \delay_section1_reg[0][15]_i_4_n_3 ;
  wire \delay_section1_reg[0][15]_i_51_n_0 ;
  wire \delay_section1_reg[0][15]_i_51_n_2 ;
  wire \delay_section1_reg[0][15]_i_51_n_3 ;
  wire \delay_section1_reg[0][15]_i_73_n_0 ;
  wire \delay_section1_reg[0][15]_i_73_n_1 ;
  wire \delay_section1_reg[0][15]_i_73_n_2 ;
  wire \delay_section1_reg[0][15]_i_73_n_3 ;
  wire \delay_section1_reg[0][15]_i_78_n_0 ;
  wire \delay_section1_reg[0][15]_i_78_n_1 ;
  wire \delay_section1_reg[0][15]_i_78_n_2 ;
  wire \delay_section1_reg[0][15]_i_78_n_3 ;
  wire \delay_section1_reg[0][15]_i_84_n_0 ;
  wire \delay_section1_reg[0][15]_i_84_n_1 ;
  wire \delay_section1_reg[0][15]_i_84_n_2 ;
  wire \delay_section1_reg[0][15]_i_84_n_3 ;
  wire \delay_section1_reg[0][15]_i_84_n_4 ;
  wire \delay_section1_reg[0][15]_i_84_n_5 ;
  wire \delay_section1_reg[0][15]_i_84_n_6 ;
  wire \delay_section1_reg[0][15]_i_84_n_7 ;
  wire \delay_section1_reg[0][15]_i_90_n_1 ;
  wire \delay_section1_reg[0][15]_i_90_n_2 ;
  wire \delay_section1_reg[0][15]_i_90_n_3 ;
  wire \delay_section1_reg[0][15]_i_91_n_0 ;
  wire \delay_section1_reg[0][15]_i_91_n_1 ;
  wire \delay_section1_reg[0][15]_i_91_n_2 ;
  wire \delay_section1_reg[0][15]_i_91_n_3 ;
  wire \delay_section1_reg[0][15]_i_97_n_0 ;
  wire \delay_section1_reg[0][15]_i_97_n_1 ;
  wire \delay_section1_reg[0][15]_i_97_n_2 ;
  wire \delay_section1_reg[0][15]_i_97_n_3 ;
  wire \delay_section1_reg[0][15]_i_98_n_0 ;
  wire \delay_section1_reg[0][15]_i_98_n_1 ;
  wire \delay_section1_reg[0][15]_i_98_n_2 ;
  wire \delay_section1_reg[0][15]_i_98_n_3 ;
  wire \delay_section1_reg[0][15]_i_9_n_0 ;
  wire \delay_section1_reg[0][15]_i_9_n_1 ;
  wire \delay_section1_reg[0][15]_i_9_n_2 ;
  wire \delay_section1_reg[0][15]_i_9_n_3 ;
  wire \delay_section1_reg[0][15]_i_9_n_4 ;
  wire \delay_section1_reg[0][15]_i_9_n_5 ;
  wire \delay_section1_reg[0][15]_i_9_n_6 ;
  wire \delay_section1_reg[0][3]_i_14_n_0 ;
  wire \delay_section1_reg[0][3]_i_14_n_1 ;
  wire \delay_section1_reg[0][3]_i_14_n_2 ;
  wire \delay_section1_reg[0][3]_i_14_n_3 ;
  wire \delay_section1_reg[0][3]_i_14_n_4 ;
  wire \delay_section1_reg[0][3]_i_14_n_5 ;
  wire \delay_section1_reg[0][3]_i_14_n_6 ;
  wire \delay_section1_reg[0][3]_i_14_n_7 ;
  wire \delay_section1_reg[0][3]_i_24_n_0 ;
  wire \delay_section1_reg[0][3]_i_24_n_1 ;
  wire \delay_section1_reg[0][3]_i_24_n_2 ;
  wire \delay_section1_reg[0][3]_i_24_n_3 ;
  wire \delay_section1_reg[0][3]_i_25_n_0 ;
  wire \delay_section1_reg[0][3]_i_25_n_1 ;
  wire \delay_section1_reg[0][3]_i_25_n_2 ;
  wire \delay_section1_reg[0][3]_i_25_n_3 ;
  wire \delay_section1_reg[0][3]_i_25_n_4 ;
  wire \delay_section1_reg[0][3]_i_25_n_5 ;
  wire \delay_section1_reg[0][3]_i_25_n_6 ;
  wire \delay_section1_reg[0][3]_i_25_n_7 ;
  wire \delay_section1_reg[0][3]_i_26_n_0 ;
  wire \delay_section1_reg[0][3]_i_26_n_1 ;
  wire \delay_section1_reg[0][3]_i_26_n_2 ;
  wire \delay_section1_reg[0][3]_i_26_n_3 ;
  wire [3:0]\delay_section1_reg[0][3]_i_2_0 ;
  wire [3:0]\delay_section1_reg[0][3]_i_2_1 ;
  wire \delay_section1_reg[0][3]_i_2_n_0 ;
  wire \delay_section1_reg[0][3]_i_2_n_1 ;
  wire \delay_section1_reg[0][3]_i_2_n_2 ;
  wire \delay_section1_reg[0][3]_i_2_n_3 ;
  wire \delay_section1_reg[0][3]_i_2_n_4 ;
  wire \delay_section1_reg[0][3]_i_2_n_5 ;
  wire \delay_section1_reg[0][3]_i_2_n_6 ;
  wire \delay_section1_reg[0][3]_i_2_n_7 ;
  wire \delay_section1_reg[0][3]_i_36_n_0 ;
  wire \delay_section1_reg[0][3]_i_36_n_1 ;
  wire \delay_section1_reg[0][3]_i_36_n_2 ;
  wire \delay_section1_reg[0][3]_i_36_n_3 ;
  wire \delay_section1_reg[0][3]_i_37_n_0 ;
  wire \delay_section1_reg[0][3]_i_37_n_1 ;
  wire \delay_section1_reg[0][3]_i_37_n_2 ;
  wire \delay_section1_reg[0][3]_i_37_n_3 ;
  wire \delay_section1_reg[0][3]_i_3_n_0 ;
  wire \delay_section1_reg[0][3]_i_3_n_1 ;
  wire \delay_section1_reg[0][3]_i_3_n_2 ;
  wire \delay_section1_reg[0][3]_i_3_n_3 ;
  wire \delay_section1_reg[0][3]_i_3_n_7 ;
  wire \delay_section1_reg[0][3]_i_54_n_0 ;
  wire \delay_section1_reg[0][3]_i_54_n_1 ;
  wire \delay_section1_reg[0][3]_i_54_n_2 ;
  wire \delay_section1_reg[0][3]_i_54_n_3 ;
  wire \delay_section1_reg[0][3]_i_5_n_0 ;
  wire \delay_section1_reg[0][3]_i_5_n_1 ;
  wire \delay_section1_reg[0][3]_i_5_n_2 ;
  wire \delay_section1_reg[0][3]_i_5_n_3 ;
  wire \delay_section1_reg[0][3]_i_5_n_4 ;
  wire \delay_section1_reg[0][3]_i_5_n_5 ;
  wire \delay_section1_reg[0][3]_i_5_n_6 ;
  wire \delay_section1_reg[0][3]_i_5_n_7 ;
  wire \delay_section1_reg[0][3]_i_68_n_0 ;
  wire \delay_section1_reg[0][3]_i_68_n_1 ;
  wire \delay_section1_reg[0][3]_i_68_n_2 ;
  wire \delay_section1_reg[0][3]_i_68_n_3 ;
  wire \delay_section1_reg[0][3]_i_68_n_4 ;
  wire \delay_section1_reg[0][3]_i_68_n_5 ;
  wire \delay_section1_reg[0][3]_i_68_n_6 ;
  wire \delay_section1_reg[0][3]_i_68_n_7 ;
  wire \delay_section1_reg[0][3]_i_69_n_0 ;
  wire \delay_section1_reg[0][3]_i_69_n_1 ;
  wire \delay_section1_reg[0][3]_i_69_n_2 ;
  wire \delay_section1_reg[0][3]_i_69_n_3 ;
  wire \delay_section1_reg[0][3]_i_74_n_0 ;
  wire \delay_section1_reg[0][3]_i_74_n_1 ;
  wire \delay_section1_reg[0][3]_i_74_n_2 ;
  wire \delay_section1_reg[0][3]_i_74_n_3 ;
  wire \delay_section1_reg[0][3]_i_74_n_4 ;
  wire \delay_section1_reg[0][3]_i_74_n_5 ;
  wire \delay_section1_reg[0][3]_i_74_n_6 ;
  wire \delay_section1_reg[0][3]_i_74_n_7 ;
  wire \delay_section1_reg[0][3]_i_80_n_0 ;
  wire \delay_section1_reg[0][3]_i_80_n_1 ;
  wire \delay_section1_reg[0][3]_i_80_n_2 ;
  wire \delay_section1_reg[0][3]_i_80_n_3 ;
  wire \delay_section1_reg[0][3]_i_80_n_4 ;
  wire \delay_section1_reg[0][3]_i_80_n_5 ;
  wire \delay_section1_reg[0][3]_i_80_n_6 ;
  wire \delay_section1_reg[0][3]_i_80_n_7 ;
  wire [3:0]\delay_section1_reg[0][7]_i_2_0 ;
  wire [3:0]\delay_section1_reg[0][7]_i_2_1 ;
  wire \delay_section1_reg[0][7]_i_2_n_0 ;
  wire \delay_section1_reg[0][7]_i_2_n_1 ;
  wire \delay_section1_reg[0][7]_i_2_n_2 ;
  wire \delay_section1_reg[0][7]_i_2_n_3 ;
  wire \delay_section1_reg[0][7]_i_2_n_4 ;
  wire \delay_section1_reg[0][7]_i_2_n_5 ;
  wire \delay_section1_reg[0][7]_i_2_n_6 ;
  wire \delay_section1_reg[0][7]_i_2_n_7 ;
  wire [3:0]\delay_section1_reg[0][8]_0 ;
  wire [15:0]\delay_section1_reg[0]_0 ;
  wire [3:0]\delay_section1_reg[1][0]_0 ;
  wire [3:0]\delay_section1_reg[1][10]_0 ;
  wire [3:0]\delay_section1_reg[1][13]_0 ;
  wire [3:0]\delay_section1_reg[1][13]_1 ;
  wire [0:0]\delay_section1_reg[1][13]_2 ;
  wire [0:0]\delay_section1_reg[1][14]_0 ;
  wire [3:0]\delay_section1_reg[1][4]_0 ;
  wire [3:0]\delay_section1_reg[1][5]_0 ;
  wire [3:0]\delay_section1_reg[1][5]_1 ;
  wire [15:0]\delay_section1_reg[1]_1 ;
  wire \delay_section2[0][11]_i_15_n_0 ;
  wire \delay_section2[0][11]_i_16_n_0 ;
  wire \delay_section2[0][11]_i_17_n_0 ;
  wire \delay_section2[0][11]_i_18_n_0 ;
  wire \delay_section2[0][11]_i_19_n_0 ;
  wire \delay_section2[0][11]_i_20_n_0 ;
  wire \delay_section2[0][11]_i_21_n_0 ;
  wire \delay_section2[0][11]_i_22_n_0 ;
  wire \delay_section2[0][11]_i_23_n_0 ;
  wire \delay_section2[0][11]_i_24_n_0 ;
  wire \delay_section2[0][11]_i_25_n_0 ;
  wire \delay_section2[0][11]_i_26_n_0 ;
  wire \delay_section2[0][11]_i_27_n_0 ;
  wire \delay_section2[0][11]_i_28_n_0 ;
  wire \delay_section2[0][11]_i_29_n_0 ;
  wire \delay_section2[0][11]_i_30_n_0 ;
  wire \delay_section2[0][11]_i_33_n_0 ;
  wire \delay_section2[0][11]_i_34_n_0 ;
  wire \delay_section2[0][11]_i_35_n_0 ;
  wire \delay_section2[0][11]_i_36_n_0 ;
  wire \delay_section2[0][11]_i_37_n_0 ;
  wire \delay_section2[0][11]_i_38_n_0 ;
  wire \delay_section2[0][11]_i_39_n_0 ;
  wire \delay_section2[0][11]_i_40_n_0 ;
  wire \delay_section2[0][11]_i_41_n_0 ;
  wire \delay_section2[0][11]_i_42_n_0 ;
  wire \delay_section2[0][11]_i_43_n_0 ;
  wire \delay_section2[0][11]_i_44_n_0 ;
  wire \delay_section2[0][11]_i_45_n_0 ;
  wire \delay_section2[0][11]_i_46_n_0 ;
  wire \delay_section2[0][11]_i_47_n_0 ;
  wire \delay_section2[0][11]_i_48_n_0 ;
  wire \delay_section2[0][11]_i_49_n_0 ;
  wire \delay_section2[0][11]_i_50_n_0 ;
  wire [3:0]\delay_section2[0][14]_i_15_0 ;
  wire \delay_section2[0][14]_i_15_n_0 ;
  wire \delay_section2[0][14]_i_18_n_0 ;
  wire \delay_section2[0][14]_i_19_n_0 ;
  wire \delay_section2[0][14]_i_20_n_0 ;
  wire \delay_section2[0][14]_i_21_n_0 ;
  wire \delay_section2[0][14]_i_22_n_0 ;
  wire \delay_section2[0][14]_i_23_n_0 ;
  wire \delay_section2[0][14]_i_24_n_0 ;
  wire \delay_section2[0][14]_i_25_n_0 ;
  wire \delay_section2[0][14]_i_26_n_0 ;
  wire \delay_section2[0][14]_i_27_n_0 ;
  wire \delay_section2[0][14]_i_29_n_0 ;
  wire \delay_section2[0][14]_i_30_n_0 ;
  wire \delay_section2[0][14]_i_31_n_0 ;
  wire \delay_section2[0][14]_i_32_n_0 ;
  wire \delay_section2[0][14]_i_33_n_0 ;
  wire \delay_section2[0][14]_i_34_n_0 ;
  wire \delay_section2[0][14]_i_35_n_0 ;
  wire \delay_section2[0][14]_i_36_n_0 ;
  wire \delay_section2[0][14]_i_37_n_0 ;
  wire \delay_section2[0][14]_i_39_n_0 ;
  wire \delay_section2[0][14]_i_40_n_0 ;
  wire \delay_section2[0][14]_i_41_n_0 ;
  wire \delay_section2[0][14]_i_42_n_0 ;
  wire \delay_section2[0][14]_i_43_n_0 ;
  wire \delay_section2[0][14]_i_44_n_0 ;
  wire \delay_section2[0][14]_i_45_n_0 ;
  wire \delay_section2[0][14]_i_46_n_0 ;
  wire \delay_section2[0][14]_i_47_n_0 ;
  wire \delay_section2[0][14]_i_48_n_0 ;
  wire \delay_section2[0][14]_i_49_n_0 ;
  wire \delay_section2[0][14]_i_50_n_0 ;
  wire \delay_section2[0][14]_i_51_n_0 ;
  wire \delay_section2[0][14]_i_53_n_0 ;
  wire \delay_section2[0][14]_i_54_n_0 ;
  wire \delay_section2[0][14]_i_55_n_0 ;
  wire \delay_section2[0][14]_i_56_n_0 ;
  wire \delay_section2[0][14]_i_57_n_0 ;
  wire \delay_section2[0][14]_i_58_n_0 ;
  wire \delay_section2[0][14]_i_59_n_0 ;
  wire \delay_section2[0][14]_i_60_n_0 ;
  wire \delay_section2[0][14]_i_61_n_0 ;
  wire \delay_section2[0][14]_i_62_n_0 ;
  wire \delay_section2[0][14]_i_63_n_0 ;
  wire \delay_section2[0][14]_i_64_n_0 ;
  wire \delay_section2[0][14]_i_65_n_0 ;
  wire \delay_section2[0][14]_i_66_n_0 ;
  wire [0:0]\delay_section2[0][14]_i_8 ;
  wire [0:0]\delay_section2[0][14]_i_8_0 ;
  wire \delay_section2[0][15]_i_100_n_0 ;
  wire \delay_section2[0][15]_i_101_n_0 ;
  wire \delay_section2[0][15]_i_104_n_0 ;
  wire \delay_section2[0][15]_i_105_n_0 ;
  wire \delay_section2[0][15]_i_106_n_0 ;
  wire \delay_section2[0][15]_i_107_n_0 ;
  wire \delay_section2[0][15]_i_108_n_0 ;
  wire \delay_section2[0][15]_i_109_n_0 ;
  wire \delay_section2[0][15]_i_110_n_0 ;
  wire \delay_section2[0][15]_i_111_n_0 ;
  wire \delay_section2[0][15]_i_112_n_0 ;
  wire \delay_section2[0][15]_i_113_n_0 ;
  wire \delay_section2[0][15]_i_114_n_0 ;
  wire \delay_section2[0][15]_i_115_n_0 ;
  wire \delay_section2[0][15]_i_118_n_0 ;
  wire \delay_section2[0][15]_i_11_n_0 ;
  wire \delay_section2[0][15]_i_122_n_0 ;
  wire \delay_section2[0][15]_i_123_n_0 ;
  wire \delay_section2[0][15]_i_124_n_0 ;
  wire \delay_section2[0][15]_i_125_n_0 ;
  wire \delay_section2[0][15]_i_126_n_0 ;
  wire \delay_section2[0][15]_i_127_n_0 ;
  wire \delay_section2[0][15]_i_128_n_0 ;
  wire \delay_section2[0][15]_i_129_n_0 ;
  wire \delay_section2[0][15]_i_12_n_0 ;
  wire \delay_section2[0][15]_i_130_n_0 ;
  wire \delay_section2[0][15]_i_138_n_0 ;
  wire \delay_section2[0][15]_i_13_n_0 ;
  wire \delay_section2[0][15]_i_142_n_0 ;
  wire \delay_section2[0][15]_i_143_n_0 ;
  wire \delay_section2[0][15]_i_146_n_0 ;
  wire \delay_section2[0][15]_i_147_n_0 ;
  wire \delay_section2[0][15]_i_148_n_0 ;
  wire \delay_section2[0][15]_i_149_n_0 ;
  wire \delay_section2[0][15]_i_14_n_0 ;
  wire \delay_section2[0][15]_i_150_n_0 ;
  wire \delay_section2[0][15]_i_151_n_0 ;
  wire \delay_section2[0][15]_i_152_n_0 ;
  wire \delay_section2[0][15]_i_153_n_0 ;
  wire \delay_section2[0][15]_i_154_n_0 ;
  wire \delay_section2[0][15]_i_155_n_0 ;
  wire \delay_section2[0][15]_i_156_n_0 ;
  wire \delay_section2[0][15]_i_157_n_0 ;
  wire \delay_section2[0][15]_i_158_n_0 ;
  wire \delay_section2[0][15]_i_159_n_0 ;
  wire \delay_section2[0][15]_i_160_n_0 ;
  wire \delay_section2[0][15]_i_161_n_0 ;
  wire \delay_section2[0][15]_i_166_n_0 ;
  wire \delay_section2[0][15]_i_167_n_0 ;
  wire \delay_section2[0][15]_i_168_n_0 ;
  wire \delay_section2[0][15]_i_169_n_0 ;
  wire \delay_section2[0][15]_i_170_n_0 ;
  wire \delay_section2[0][15]_i_171_n_0 ;
  wire \delay_section2[0][15]_i_172_n_0 ;
  wire \delay_section2[0][15]_i_173_n_0 ;
  wire \delay_section2[0][15]_i_174_n_0 ;
  wire \delay_section2[0][15]_i_175_n_0 ;
  wire \delay_section2[0][15]_i_176_n_0 ;
  wire \delay_section2[0][15]_i_177_n_0 ;
  wire \delay_section2[0][15]_i_178_n_0 ;
  wire \delay_section2[0][15]_i_179_n_0 ;
  wire \delay_section2[0][15]_i_180_n_0 ;
  wire \delay_section2[0][15]_i_181_n_0 ;
  wire \delay_section2[0][15]_i_182_n_0 ;
  wire \delay_section2[0][15]_i_183_n_0 ;
  wire \delay_section2[0][15]_i_185_n_0 ;
  wire \delay_section2[0][15]_i_186_n_0 ;
  wire \delay_section2[0][15]_i_187_n_0 ;
  wire \delay_section2[0][15]_i_188_n_0 ;
  wire \delay_section2[0][15]_i_189_n_0 ;
  wire \delay_section2[0][15]_i_190_n_0 ;
  wire \delay_section2[0][15]_i_191_n_0 ;
  wire \delay_section2[0][15]_i_192_n_0 ;
  wire \delay_section2[0][15]_i_194_n_0 ;
  wire \delay_section2[0][15]_i_195_n_0 ;
  wire \delay_section2[0][15]_i_197_n_0 ;
  wire \delay_section2[0][15]_i_198_n_0 ;
  wire \delay_section2[0][15]_i_199_n_0 ;
  wire \delay_section2[0][15]_i_201_n_0 ;
  wire \delay_section2[0][15]_i_202_n_0 ;
  wire \delay_section2[0][15]_i_205_n_0 ;
  wire \delay_section2[0][15]_i_206_n_0 ;
  wire \delay_section2[0][15]_i_207_n_0 ;
  wire \delay_section2[0][15]_i_208_n_0 ;
  wire \delay_section2[0][15]_i_213_n_0 ;
  wire \delay_section2[0][15]_i_214_n_0 ;
  wire \delay_section2[0][15]_i_215_n_0 ;
  wire \delay_section2[0][15]_i_216_n_0 ;
  wire \delay_section2[0][15]_i_217_n_0 ;
  wire \delay_section2[0][15]_i_218_n_0 ;
  wire \delay_section2[0][15]_i_219_n_0 ;
  wire [0:0]\delay_section2[0][15]_i_22 ;
  wire \delay_section2[0][15]_i_220_n_0 ;
  wire \delay_section2[0][15]_i_221_n_0 ;
  wire \delay_section2[0][15]_i_222_n_0 ;
  wire \delay_section2[0][15]_i_223_n_0 ;
  wire \delay_section2[0][15]_i_224_n_0 ;
  wire \delay_section2[0][15]_i_225_n_0 ;
  wire \delay_section2[0][15]_i_226_n_0 ;
  wire \delay_section2[0][15]_i_227_n_0 ;
  wire \delay_section2[0][15]_i_228_n_0 ;
  wire \delay_section2[0][15]_i_229_n_0 ;
  wire [1:0]\delay_section2[0][15]_i_22_0 ;
  wire \delay_section2[0][15]_i_230_n_0 ;
  wire \delay_section2[0][15]_i_231_n_0 ;
  wire \delay_section2[0][15]_i_232_n_0 ;
  wire \delay_section2[0][15]_i_233_n_0 ;
  wire \delay_section2[0][15]_i_234_n_0 ;
  wire \delay_section2[0][15]_i_235_n_0 ;
  wire \delay_section2[0][15]_i_236_n_0 ;
  wire \delay_section2[0][15]_i_237_n_0 ;
  wire \delay_section2[0][15]_i_238_n_0 ;
  wire \delay_section2[0][15]_i_239_n_0 ;
  wire [0:0]\delay_section2[0][15]_i_24 ;
  wire \delay_section2[0][15]_i_240_n_0 ;
  wire \delay_section2[0][15]_i_241_n_0 ;
  wire \delay_section2[0][15]_i_242_n_0 ;
  wire \delay_section2[0][15]_i_243_n_0 ;
  wire \delay_section2[0][15]_i_244_n_0 ;
  wire \delay_section2[0][15]_i_245_n_0 ;
  wire \delay_section2[0][15]_i_246_n_0 ;
  wire \delay_section2[0][15]_i_247_n_0 ;
  wire \delay_section2[0][15]_i_248_n_0 ;
  wire \delay_section2[0][15]_i_249_n_0 ;
  wire \delay_section2[0][15]_i_250_n_0 ;
  wire \delay_section2[0][15]_i_251_n_0 ;
  wire \delay_section2[0][15]_i_252_n_0 ;
  wire \delay_section2[0][15]_i_253_n_0 ;
  wire \delay_section2[0][15]_i_254_n_0 ;
  wire \delay_section2[0][15]_i_255_n_0 ;
  wire \delay_section2[0][15]_i_256_n_0 ;
  wire \delay_section2[0][15]_i_257_n_0 ;
  wire \delay_section2[0][15]_i_258_n_0 ;
  wire \delay_section2[0][15]_i_259_n_0 ;
  wire \delay_section2[0][15]_i_260_n_0 ;
  wire \delay_section2[0][15]_i_261_n_0 ;
  wire \delay_section2[0][15]_i_262_n_0 ;
  wire \delay_section2[0][15]_i_263_n_0 ;
  wire \delay_section2[0][15]_i_264_n_0 ;
  wire \delay_section2[0][15]_i_265_n_0 ;
  wire \delay_section2[0][15]_i_266_n_0 ;
  wire \delay_section2[0][15]_i_267_n_0 ;
  wire \delay_section2[0][15]_i_268_n_0 ;
  wire \delay_section2[0][15]_i_269_n_0 ;
  wire \delay_section2[0][15]_i_270_n_0 ;
  wire \delay_section2[0][15]_i_271_n_0 ;
  wire \delay_section2[0][15]_i_272_n_0 ;
  wire \delay_section2[0][15]_i_273_n_0 ;
  wire \delay_section2[0][15]_i_274_n_0 ;
  wire \delay_section2[0][15]_i_2_n_0 ;
  wire [1:0]\delay_section2[0][15]_i_38 ;
  wire \delay_section2[0][15]_i_3_n_0 ;
  wire [3:0]\delay_section2[0][15]_i_4_0 ;
  wire [3:0]\delay_section2[0][15]_i_4_1 ;
  wire \delay_section2[0][15]_i_4_n_0 ;
  wire [2:0]\delay_section2[0][15]_i_50 ;
  wire [0:0]\delay_section2[0][15]_i_51_0 ;
  wire [0:0]\delay_section2[0][15]_i_51_1 ;
  wire \delay_section2[0][15]_i_51_n_0 ;
  wire [2:0]\delay_section2[0][15]_i_57 ;
  wire [1:0]\delay_section2[0][15]_i_57_0 ;
  wire \delay_section2[0][15]_i_68_n_0 ;
  wire \delay_section2[0][15]_i_69_n_0 ;
  wire \delay_section2[0][15]_i_70_n_0 ;
  wire \delay_section2[0][15]_i_72_n_0 ;
  wire \delay_section2[0][15]_i_73_n_0 ;
  wire \delay_section2[0][15]_i_74_n_0 ;
  wire [0:0]\delay_section2[0][15]_i_86 ;
  wire \delay_section2[0][15]_i_8_n_0 ;
  wire [0:0]\delay_section2[0][15]_i_90 ;
  wire [0:0]\delay_section2[0][15]_i_90_0 ;
  wire \delay_section2[0][15]_i_94_n_0 ;
  wire \delay_section2[0][15]_i_95_n_0 ;
  wire \delay_section2[0][15]_i_96_n_0 ;
  wire \delay_section2[0][15]_i_97_n_0 ;
  wire \delay_section2[0][15]_i_98_n_0 ;
  wire \delay_section2[0][15]_i_99_n_0 ;
  wire [1:0]\delay_section2[0][3]_i_13 ;
  wire \delay_section2[0][3]_i_17_n_0 ;
  wire \delay_section2[0][3]_i_3_n_0 ;
  wire [0:0]\delay_section2[0][3]_i_4_0 ;
  wire [3:0]\delay_section2[0][3]_i_4_1 ;
  wire [3:0]\delay_section2[0][3]_i_4_2 ;
  wire [3:0]\delay_section2[0][3]_i_4_3 ;
  wire \delay_section2[0][3]_i_4_n_0 ;
  wire [3:0]\delay_section2[0][3]_i_5_0 ;
  wire [3:0]\delay_section2[0][3]_i_5_1 ;
  wire \delay_section2[0][3]_i_5_n_0 ;
  wire [3:0]\delay_section2[0][3]_i_6_0 ;
  wire [3:0]\delay_section2[0][3]_i_6_1 ;
  wire \delay_section2[0][3]_i_6_n_0 ;
  wire \delay_section2[0][3]_i_8_n_0 ;
  wire \delay_section2[0][7]_i_10_n_0 ;
  wire \delay_section2[0][7]_i_11_n_0 ;
  wire \delay_section2[0][7]_i_12_n_0 ;
  wire \delay_section2[0][7]_i_13_n_0 ;
  wire \delay_section2[0][7]_i_14_n_0 ;
  wire \delay_section2[0][7]_i_15_n_0 ;
  wire \delay_section2[0][7]_i_16_n_0 ;
  wire \delay_section2[0][7]_i_17_n_0 ;
  wire \delay_section2[0][7]_i_18_n_0 ;
  wire \delay_section2[0][7]_i_19_n_0 ;
  wire \delay_section2[0][7]_i_20_n_0 ;
  wire \delay_section2[0][7]_i_9_n_0 ;
  wire [3:0]\delay_section2_reg[0][10]_0 ;
  wire \delay_section2_reg[0][11]_i_13_n_0 ;
  wire \delay_section2_reg[0][11]_i_13_n_1 ;
  wire \delay_section2_reg[0][11]_i_13_n_2 ;
  wire \delay_section2_reg[0][11]_i_13_n_3 ;
  wire \delay_section2_reg[0][11]_i_14_n_0 ;
  wire \delay_section2_reg[0][11]_i_14_n_1 ;
  wire \delay_section2_reg[0][11]_i_14_n_2 ;
  wire \delay_section2_reg[0][11]_i_14_n_3 ;
  wire [3:0]\delay_section2_reg[0][11]_i_2_0 ;
  wire [3:0]\delay_section2_reg[0][11]_i_2_1 ;
  wire \delay_section2_reg[0][11]_i_2_n_0 ;
  wire \delay_section2_reg[0][11]_i_2_n_1 ;
  wire \delay_section2_reg[0][11]_i_2_n_2 ;
  wire \delay_section2_reg[0][11]_i_2_n_3 ;
  wire \delay_section2_reg[0][11]_i_2_n_4 ;
  wire \delay_section2_reg[0][11]_i_2_n_5 ;
  wire \delay_section2_reg[0][11]_i_2_n_6 ;
  wire \delay_section2_reg[0][11]_i_2_n_7 ;
  wire \delay_section2_reg[0][11]_i_31_n_0 ;
  wire \delay_section2_reg[0][11]_i_31_n_1 ;
  wire \delay_section2_reg[0][11]_i_31_n_2 ;
  wire \delay_section2_reg[0][11]_i_31_n_3 ;
  wire \delay_section2_reg[0][11]_i_31_n_4 ;
  wire \delay_section2_reg[0][11]_i_31_n_5 ;
  wire \delay_section2_reg[0][11]_i_31_n_6 ;
  wire \delay_section2_reg[0][11]_i_31_n_7 ;
  wire \delay_section2_reg[0][11]_i_32_n_0 ;
  wire \delay_section2_reg[0][11]_i_32_n_1 ;
  wire \delay_section2_reg[0][11]_i_32_n_2 ;
  wire \delay_section2_reg[0][11]_i_32_n_3 ;
  wire \delay_section2_reg[0][11]_i_32_n_4 ;
  wire \delay_section2_reg[0][11]_i_32_n_5 ;
  wire \delay_section2_reg[0][11]_i_32_n_6 ;
  wire \delay_section2_reg[0][11]_i_32_n_7 ;
  wire \delay_section2_reg[0][11]_i_3_n_0 ;
  wire \delay_section2_reg[0][11]_i_3_n_1 ;
  wire \delay_section2_reg[0][11]_i_3_n_2 ;
  wire \delay_section2_reg[0][11]_i_3_n_3 ;
  wire [3:0]\delay_section2_reg[0][14]_0 ;
  wire [0:0]\delay_section2_reg[0][14]_1 ;
  wire [0:0]\delay_section2_reg[0][14]_2 ;
  wire \delay_section2_reg[0][14]_i_14_n_0 ;
  wire \delay_section2_reg[0][14]_i_14_n_1 ;
  wire \delay_section2_reg[0][14]_i_14_n_2 ;
  wire \delay_section2_reg[0][14]_i_14_n_3 ;
  wire \delay_section2_reg[0][14]_i_14_n_4 ;
  wire \delay_section2_reg[0][14]_i_16_n_0 ;
  wire \delay_section2_reg[0][14]_i_16_n_1 ;
  wire \delay_section2_reg[0][14]_i_16_n_2 ;
  wire \delay_section2_reg[0][14]_i_16_n_3 ;
  wire \delay_section2_reg[0][14]_i_17_n_0 ;
  wire \delay_section2_reg[0][14]_i_17_n_1 ;
  wire \delay_section2_reg[0][14]_i_17_n_2 ;
  wire \delay_section2_reg[0][14]_i_17_n_3 ;
  wire \delay_section2_reg[0][14]_i_17_n_4 ;
  wire \delay_section2_reg[0][14]_i_17_n_6 ;
  wire \delay_section2_reg[0][14]_i_17_n_7 ;
  wire [3:0]\delay_section2_reg[0][14]_i_2_0 ;
  wire [3:0]\delay_section2_reg[0][14]_i_2_1 ;
  wire \delay_section2_reg[0][14]_i_2_n_0 ;
  wire \delay_section2_reg[0][14]_i_2_n_1 ;
  wire \delay_section2_reg[0][14]_i_2_n_2 ;
  wire \delay_section2_reg[0][14]_i_2_n_3 ;
  wire \delay_section2_reg[0][14]_i_2_n_5 ;
  wire \delay_section2_reg[0][14]_i_2_n_6 ;
  wire \delay_section2_reg[0][14]_i_2_n_7 ;
  wire \delay_section2_reg[0][14]_i_38_n_0 ;
  wire \delay_section2_reg[0][14]_i_38_n_1 ;
  wire \delay_section2_reg[0][14]_i_38_n_2 ;
  wire \delay_section2_reg[0][14]_i_38_n_3 ;
  wire \delay_section2_reg[0][14]_i_38_n_4 ;
  wire \delay_section2_reg[0][14]_i_38_n_5 ;
  wire \delay_section2_reg[0][14]_i_38_n_6 ;
  wire \delay_section2_reg[0][14]_i_38_n_7 ;
  wire \delay_section2_reg[0][14]_i_3_n_0 ;
  wire \delay_section2_reg[0][14]_i_3_n_1 ;
  wire \delay_section2_reg[0][14]_i_3_n_2 ;
  wire \delay_section2_reg[0][14]_i_3_n_3 ;
  wire \delay_section2_reg[0][14]_i_52_n_0 ;
  wire \delay_section2_reg[0][14]_i_52_n_1 ;
  wire \delay_section2_reg[0][14]_i_52_n_2 ;
  wire \delay_section2_reg[0][14]_i_52_n_3 ;
  wire \delay_section2_reg[0][14]_i_52_n_4 ;
  wire \delay_section2_reg[0][14]_i_52_n_5 ;
  wire \delay_section2_reg[0][14]_i_52_n_6 ;
  wire \delay_section2_reg[0][14]_i_52_n_7 ;
  wire \delay_section2_reg[0][14]_i_9_0 ;
  wire \delay_section2_reg[0][14]_i_9_n_0 ;
  wire \delay_section2_reg[0][14]_i_9_n_1 ;
  wire \delay_section2_reg[0][14]_i_9_n_2 ;
  wire \delay_section2_reg[0][14]_i_9_n_3 ;
  wire [2:0]\delay_section2_reg[0][15]_0 ;
  wire [0:0]\delay_section2_reg[0][15]_1 ;
  wire [0:0]\delay_section2_reg[0][15]_2 ;
  wire [3:0]\delay_section2_reg[0][15]_3 ;
  wire [3:0]\delay_section2_reg[0][15]_4 ;
  wire \delay_section2_reg[0][15]_i_102_n_0 ;
  wire \delay_section2_reg[0][15]_i_102_n_1 ;
  wire \delay_section2_reg[0][15]_i_102_n_2 ;
  wire \delay_section2_reg[0][15]_i_102_n_3 ;
  wire \delay_section2_reg[0][15]_i_102_n_4 ;
  wire \delay_section2_reg[0][15]_i_102_n_5 ;
  wire \delay_section2_reg[0][15]_i_102_n_6 ;
  wire \delay_section2_reg[0][15]_i_102_n_7 ;
  wire \delay_section2_reg[0][15]_i_103_n_0 ;
  wire \delay_section2_reg[0][15]_i_103_n_1 ;
  wire \delay_section2_reg[0][15]_i_103_n_2 ;
  wire \delay_section2_reg[0][15]_i_103_n_3 ;
  wire \delay_section2_reg[0][15]_i_103_n_4 ;
  wire \delay_section2_reg[0][15]_i_103_n_5 ;
  wire \delay_section2_reg[0][15]_i_103_n_6 ;
  wire \delay_section2_reg[0][15]_i_103_n_7 ;
  wire \delay_section2_reg[0][15]_i_10_n_0 ;
  wire \delay_section2_reg[0][15]_i_10_n_1 ;
  wire \delay_section2_reg[0][15]_i_10_n_2 ;
  wire \delay_section2_reg[0][15]_i_10_n_3 ;
  wire \delay_section2_reg[0][15]_i_10_n_7 ;
  wire \delay_section2_reg[0][15]_i_116_n_3 ;
  wire \delay_section2_reg[0][15]_i_117_n_0 ;
  wire \delay_section2_reg[0][15]_i_117_n_1 ;
  wire \delay_section2_reg[0][15]_i_117_n_2 ;
  wire \delay_section2_reg[0][15]_i_117_n_3 ;
  wire \delay_section2_reg[0][15]_i_117_n_6 ;
  wire \delay_section2_reg[0][15]_i_117_n_7 ;
  wire \delay_section2_reg[0][15]_i_131_n_0 ;
  wire \delay_section2_reg[0][15]_i_131_n_1 ;
  wire \delay_section2_reg[0][15]_i_131_n_2 ;
  wire \delay_section2_reg[0][15]_i_131_n_3 ;
  wire \delay_section2_reg[0][15]_i_136_n_0 ;
  wire \delay_section2_reg[0][15]_i_136_n_1 ;
  wire \delay_section2_reg[0][15]_i_136_n_2 ;
  wire \delay_section2_reg[0][15]_i_136_n_3 ;
  wire \delay_section2_reg[0][15]_i_137_n_0 ;
  wire \delay_section2_reg[0][15]_i_137_n_1 ;
  wire \delay_section2_reg[0][15]_i_137_n_2 ;
  wire \delay_section2_reg[0][15]_i_137_n_3 ;
  wire \delay_section2_reg[0][15]_i_162_n_0 ;
  wire \delay_section2_reg[0][15]_i_162_n_1 ;
  wire \delay_section2_reg[0][15]_i_162_n_2 ;
  wire \delay_section2_reg[0][15]_i_162_n_3 ;
  wire \delay_section2_reg[0][15]_i_162_n_4 ;
  wire \delay_section2_reg[0][15]_i_162_n_5 ;
  wire \delay_section2_reg[0][15]_i_162_n_6 ;
  wire \delay_section2_reg[0][15]_i_162_n_7 ;
  wire \delay_section2_reg[0][15]_i_163_n_0 ;
  wire \delay_section2_reg[0][15]_i_163_n_1 ;
  wire \delay_section2_reg[0][15]_i_163_n_2 ;
  wire \delay_section2_reg[0][15]_i_163_n_3 ;
  wire \delay_section2_reg[0][15]_i_163_n_4 ;
  wire \delay_section2_reg[0][15]_i_163_n_5 ;
  wire \delay_section2_reg[0][15]_i_163_n_6 ;
  wire \delay_section2_reg[0][15]_i_163_n_7 ;
  wire \delay_section2_reg[0][15]_i_164_n_0 ;
  wire \delay_section2_reg[0][15]_i_164_n_1 ;
  wire \delay_section2_reg[0][15]_i_164_n_2 ;
  wire \delay_section2_reg[0][15]_i_164_n_3 ;
  wire \delay_section2_reg[0][15]_i_164_n_4 ;
  wire \delay_section2_reg[0][15]_i_164_n_5 ;
  wire \delay_section2_reg[0][15]_i_165_n_0 ;
  wire \delay_section2_reg[0][15]_i_165_n_1 ;
  wire \delay_section2_reg[0][15]_i_165_n_2 ;
  wire \delay_section2_reg[0][15]_i_165_n_3 ;
  wire \delay_section2_reg[0][15]_i_16_n_3 ;
  wire [0:0]\delay_section2_reg[0][15]_i_17 ;
  wire \delay_section2_reg[0][15]_i_184_n_0 ;
  wire \delay_section2_reg[0][15]_i_184_n_1 ;
  wire \delay_section2_reg[0][15]_i_184_n_2 ;
  wire \delay_section2_reg[0][15]_i_184_n_3 ;
  wire \delay_section2_reg[0][15]_i_184_n_4 ;
  wire \delay_section2_reg[0][15]_i_184_n_5 ;
  wire \delay_section2_reg[0][15]_i_184_n_6 ;
  wire \delay_section2_reg[0][15]_i_184_n_7 ;
  wire \delay_section2_reg[0][15]_i_196_n_0 ;
  wire \delay_section2_reg[0][15]_i_196_n_1 ;
  wire \delay_section2_reg[0][15]_i_196_n_2 ;
  wire \delay_section2_reg[0][15]_i_196_n_3 ;
  wire \delay_section2_reg[0][15]_i_203_n_0 ;
  wire \delay_section2_reg[0][15]_i_203_n_1 ;
  wire \delay_section2_reg[0][15]_i_203_n_2 ;
  wire \delay_section2_reg[0][15]_i_203_n_3 ;
  wire \delay_section2_reg[0][15]_i_203_n_4 ;
  wire \delay_section2_reg[0][15]_i_209_n_0 ;
  wire \delay_section2_reg[0][15]_i_209_n_1 ;
  wire \delay_section2_reg[0][15]_i_209_n_2 ;
  wire \delay_section2_reg[0][15]_i_209_n_3 ;
  wire \delay_section2_reg[0][15]_i_209_n_6 ;
  wire \delay_section2_reg[0][15]_i_209_n_7 ;
  wire \delay_section2_reg[0][15]_i_210_n_0 ;
  wire \delay_section2_reg[0][15]_i_210_n_1 ;
  wire \delay_section2_reg[0][15]_i_210_n_2 ;
  wire \delay_section2_reg[0][15]_i_210_n_3 ;
  wire \delay_section2_reg[0][15]_i_210_n_4 ;
  wire \delay_section2_reg[0][15]_i_210_n_5 ;
  wire \delay_section2_reg[0][15]_i_210_n_6 ;
  wire \delay_section2_reg[0][15]_i_210_n_7 ;
  wire \delay_section2_reg[0][15]_i_211_n_0 ;
  wire \delay_section2_reg[0][15]_i_211_n_1 ;
  wire \delay_section2_reg[0][15]_i_211_n_2 ;
  wire \delay_section2_reg[0][15]_i_211_n_3 ;
  wire \delay_section2_reg[0][15]_i_211_n_4 ;
  wire \delay_section2_reg[0][15]_i_211_n_5 ;
  wire \delay_section2_reg[0][15]_i_211_n_6 ;
  wire \delay_section2_reg[0][15]_i_211_n_7 ;
  wire \delay_section2_reg[0][15]_i_212_n_0 ;
  wire \delay_section2_reg[0][15]_i_212_n_1 ;
  wire \delay_section2_reg[0][15]_i_212_n_2 ;
  wire \delay_section2_reg[0][15]_i_212_n_3 ;
  wire \delay_section2_reg[0][15]_i_212_n_4 ;
  wire \delay_section2_reg[0][15]_i_212_n_5 ;
  wire \delay_section2_reg[0][15]_i_212_n_6 ;
  wire \delay_section2_reg[0][15]_i_212_n_7 ;
  wire \delay_section2_reg[0][15]_i_28_n_0 ;
  wire \delay_section2_reg[0][15]_i_28_n_1 ;
  wire \delay_section2_reg[0][15]_i_28_n_2 ;
  wire \delay_section2_reg[0][15]_i_28_n_3 ;
  wire \delay_section2_reg[0][15]_i_28_n_4 ;
  wire \delay_section2_reg[0][15]_i_28_n_5 ;
  wire \delay_section2_reg[0][15]_i_28_n_6 ;
  wire \delay_section2_reg[0][15]_i_28_n_7 ;
  wire \delay_section2_reg[0][15]_i_35_n_0 ;
  wire \delay_section2_reg[0][15]_i_35_n_1 ;
  wire \delay_section2_reg[0][15]_i_35_n_2 ;
  wire \delay_section2_reg[0][15]_i_35_n_3 ;
  wire \delay_section2_reg[0][15]_i_39_n_0 ;
  wire \delay_section2_reg[0][15]_i_39_n_1 ;
  wire \delay_section2_reg[0][15]_i_39_n_2 ;
  wire \delay_section2_reg[0][15]_i_39_n_3 ;
  wire \delay_section2_reg[0][15]_i_41_n_0 ;
  wire \delay_section2_reg[0][15]_i_41_n_1 ;
  wire \delay_section2_reg[0][15]_i_41_n_2 ;
  wire \delay_section2_reg[0][15]_i_41_n_3 ;
  wire \delay_section2_reg[0][15]_i_46_n_0 ;
  wire \delay_section2_reg[0][15]_i_46_n_1 ;
  wire \delay_section2_reg[0][15]_i_46_n_2 ;
  wire \delay_section2_reg[0][15]_i_46_n_3 ;
  wire \delay_section2_reg[0][15]_i_52_n_0 ;
  wire \delay_section2_reg[0][15]_i_52_n_1 ;
  wire \delay_section2_reg[0][15]_i_52_n_2 ;
  wire \delay_section2_reg[0][15]_i_52_n_3 ;
  wire \delay_section2_reg[0][15]_i_52_n_4 ;
  wire \delay_section2_reg[0][15]_i_52_n_5 ;
  wire \delay_section2_reg[0][15]_i_52_n_6 ;
  wire \delay_section2_reg[0][15]_i_52_n_7 ;
  wire \delay_section2_reg[0][15]_i_5_n_7 ;
  wire \delay_section2_reg[0][15]_i_66_n_0 ;
  wire \delay_section2_reg[0][15]_i_66_n_1 ;
  wire \delay_section2_reg[0][15]_i_66_n_2 ;
  wire \delay_section2_reg[0][15]_i_66_n_3 ;
  wire \delay_section2_reg[0][15]_i_6_n_0 ;
  wire \delay_section2_reg[0][15]_i_6_n_1 ;
  wire \delay_section2_reg[0][15]_i_6_n_2 ;
  wire \delay_section2_reg[0][15]_i_6_n_3 ;
  wire \delay_section2_reg[0][15]_i_6_n_4 ;
  wire \delay_section2_reg[0][15]_i_6_n_5 ;
  wire \delay_section2_reg[0][15]_i_6_n_6 ;
  wire \delay_section2_reg[0][15]_i_75_n_0 ;
  wire \delay_section2_reg[0][15]_i_75_n_1 ;
  wire \delay_section2_reg[0][15]_i_75_n_2 ;
  wire \delay_section2_reg[0][15]_i_75_n_3 ;
  wire \delay_section2_reg[0][15]_i_76_n_3 ;
  wire \delay_section2_reg[0][15]_i_76_n_6 ;
  wire \delay_section2_reg[0][15]_i_76_n_7 ;
  wire \delay_section2_reg[0][15]_i_78_n_1 ;
  wire \delay_section2_reg[0][15]_i_78_n_2 ;
  wire \delay_section2_reg[0][15]_i_78_n_3 ;
  wire \delay_section2_reg[0][15]_i_78_n_5 ;
  wire \delay_section2_reg[0][15]_i_78_n_6 ;
  wire \delay_section2_reg[0][15]_i_78_n_7 ;
  wire \delay_section2_reg[0][15]_i_79_n_0 ;
  wire \delay_section2_reg[0][15]_i_79_n_1 ;
  wire \delay_section2_reg[0][15]_i_79_n_2 ;
  wire \delay_section2_reg[0][15]_i_79_n_3 ;
  wire \delay_section2_reg[0][15]_i_7_n_0 ;
  wire \delay_section2_reg[0][15]_i_7_n_1 ;
  wire \delay_section2_reg[0][15]_i_7_n_2 ;
  wire \delay_section2_reg[0][15]_i_7_n_3 ;
  wire \delay_section2_reg[0][15]_i_7_n_4 ;
  wire \delay_section2_reg[0][15]_i_7_n_5 ;
  wire \delay_section2_reg[0][15]_i_7_n_6 ;
  wire \delay_section2_reg[0][15]_i_7_n_7 ;
  wire \delay_section2_reg[0][15]_i_81_n_0 ;
  wire \delay_section2_reg[0][15]_i_81_n_1 ;
  wire \delay_section2_reg[0][15]_i_81_n_2 ;
  wire \delay_section2_reg[0][15]_i_81_n_3 ;
  wire \delay_section2_reg[0][15]_i_81_n_4 ;
  wire \delay_section2_reg[0][15]_i_81_n_5 ;
  wire \delay_section2_reg[0][15]_i_81_n_6 ;
  wire \delay_section2_reg[0][15]_i_81_n_7 ;
  wire \delay_section2_reg[0][15]_i_91_n_0 ;
  wire \delay_section2_reg[0][15]_i_91_n_1 ;
  wire \delay_section2_reg[0][15]_i_91_n_2 ;
  wire \delay_section2_reg[0][15]_i_91_n_3 ;
  wire \delay_section2_reg[0][15]_i_92_n_0 ;
  wire \delay_section2_reg[0][15]_i_92_n_1 ;
  wire \delay_section2_reg[0][15]_i_92_n_2 ;
  wire \delay_section2_reg[0][15]_i_92_n_3 ;
  wire \delay_section2_reg[0][15]_i_93_n_0 ;
  wire \delay_section2_reg[0][15]_i_93_n_1 ;
  wire \delay_section2_reg[0][15]_i_93_n_2 ;
  wire \delay_section2_reg[0][15]_i_93_n_3 ;
  wire \delay_section2_reg[0][15]_i_9_n_3 ;
  wire [0:0]\delay_section2_reg[0][2]_0 ;
  wire [3:0]\delay_section2_reg[0][2]_1 ;
  wire \delay_section2_reg[0][3]_i_14_n_0 ;
  wire \delay_section2_reg[0][3]_i_14_n_1 ;
  wire \delay_section2_reg[0][3]_i_14_n_2 ;
  wire \delay_section2_reg[0][3]_i_14_n_3 ;
  wire [3:0]\delay_section2_reg[0][3]_i_2_0 ;
  wire [3:0]\delay_section2_reg[0][3]_i_2_1 ;
  wire \delay_section2_reg[0][3]_i_2_n_0 ;
  wire \delay_section2_reg[0][3]_i_2_n_1 ;
  wire \delay_section2_reg[0][3]_i_2_n_2 ;
  wire \delay_section2_reg[0][3]_i_2_n_3 ;
  wire \delay_section2_reg[0][3]_i_2_n_4 ;
  wire \delay_section2_reg[0][3]_i_2_n_5 ;
  wire \delay_section2_reg[0][3]_i_2_n_6 ;
  wire \delay_section2_reg[0][3]_i_2_n_7 ;
  wire \delay_section2_reg[0][3]_i_7_n_0 ;
  wire \delay_section2_reg[0][3]_i_7_n_1 ;
  wire \delay_section2_reg[0][3]_i_7_n_2 ;
  wire \delay_section2_reg[0][3]_i_7_n_3 ;
  wire \delay_section2_reg[0][3]_i_7_n_4 ;
  wire \delay_section2_reg[0][3]_i_7_n_5 ;
  wire \delay_section2_reg[0][3]_i_7_n_6 ;
  wire \delay_section2_reg[0][3]_i_7_n_7 ;
  wire [3:0]\delay_section2_reg[0][6]_0 ;
  wire [0:0]\delay_section2_reg[0][6]_1 ;
  wire [3:0]\delay_section2_reg[0][6]_2 ;
  wire [3:0]\delay_section2_reg[0][7]_i_2_0 ;
  wire [3:0]\delay_section2_reg[0][7]_i_2_1 ;
  wire \delay_section2_reg[0][7]_i_2_n_0 ;
  wire \delay_section2_reg[0][7]_i_2_n_1 ;
  wire \delay_section2_reg[0][7]_i_2_n_2 ;
  wire \delay_section2_reg[0][7]_i_2_n_3 ;
  wire \delay_section2_reg[0][7]_i_2_n_4 ;
  wire \delay_section2_reg[0][7]_i_2_n_5 ;
  wire \delay_section2_reg[0][7]_i_2_n_6 ;
  wire \delay_section2_reg[0][7]_i_2_n_7 ;
  wire \delay_section2_reg[0][7]_i_3_n_0 ;
  wire \delay_section2_reg[0][7]_i_3_n_1 ;
  wire \delay_section2_reg[0][7]_i_3_n_2 ;
  wire \delay_section2_reg[0][7]_i_3_n_3 ;
  wire \delay_section2_reg[0][7]_i_8_n_0 ;
  wire \delay_section2_reg[0][7]_i_8_n_1 ;
  wire \delay_section2_reg[0][7]_i_8_n_2 ;
  wire \delay_section2_reg[0][7]_i_8_n_3 ;
  wire [3:0]\delay_section2_reg[1][0]_0 ;
  wire [3:0]\delay_section2_reg[1][0]_1 ;
  wire [1:0]\delay_section2_reg[1][10]_0 ;
  wire [3:0]\delay_section2_reg[1][12]_0 ;
  wire [0:0]\delay_section2_reg[1][14]_0 ;
  wire [3:0]\delay_section2_reg[1][14]_1 ;
  wire [0:0]\delay_section2_reg[1][14]_2 ;
  wire [3:0]\delay_section2_reg[1][14]_3 ;
  wire [3:0]\delay_section2_reg[1][1]_0 ;
  wire [3:0]\delay_section2_reg[1][2]_0 ;
  wire [3:0]\delay_section2_reg[1][4]_0 ;
  wire [3:0]\delay_section2_reg[1][4]_1 ;
  wire [1:0]\delay_section2_reg[1][6]_0 ;
  wire [3:0]\delay_section2_reg[1][8]_0 ;
  wire \delay_section2_reg_n_0_[0][0] ;
  wire \delay_section2_reg_n_0_[0][10] ;
  wire \delay_section2_reg_n_0_[0][11] ;
  wire \delay_section2_reg_n_0_[0][12] ;
  wire \delay_section2_reg_n_0_[0][13] ;
  wire \delay_section2_reg_n_0_[0][14] ;
  wire \delay_section2_reg_n_0_[0][1] ;
  wire \delay_section2_reg_n_0_[0][2] ;
  wire \delay_section2_reg_n_0_[0][3] ;
  wire \delay_section2_reg_n_0_[0][4] ;
  wire \delay_section2_reg_n_0_[0][5] ;
  wire \delay_section2_reg_n_0_[0][6] ;
  wire \delay_section2_reg_n_0_[0][7] ;
  wire \delay_section2_reg_n_0_[0][8] ;
  wire \delay_section2_reg_n_0_[0][9] ;
  wire \delay_section2_reg_n_0_[1][0] ;
  wire \delay_section2_reg_n_0_[1][10] ;
  wire \delay_section2_reg_n_0_[1][11] ;
  wire \delay_section2_reg_n_0_[1][12] ;
  wire \delay_section2_reg_n_0_[1][13] ;
  wire \delay_section2_reg_n_0_[1][14] ;
  wire \delay_section2_reg_n_0_[1][1] ;
  wire \delay_section2_reg_n_0_[1][2] ;
  wire \delay_section2_reg_n_0_[1][3] ;
  wire \delay_section2_reg_n_0_[1][4] ;
  wire \delay_section2_reg_n_0_[1][5] ;
  wire \delay_section2_reg_n_0_[1][6] ;
  wire \delay_section2_reg_n_0_[1][7] ;
  wire \delay_section2_reg_n_0_[1][8] ;
  wire \delay_section2_reg_n_0_[1][9] ;
  wire \delay_section3[0][15]_i_100_n_0 ;
  wire \delay_section3[0][15]_i_101_n_0 ;
  wire \delay_section3[0][15]_i_102_n_0 ;
  wire \delay_section3[0][15]_i_103_n_0 ;
  wire \delay_section3[0][15]_i_105_n_0 ;
  wire \delay_section3[0][15]_i_106_n_0 ;
  wire \delay_section3[0][15]_i_107_n_0 ;
  wire \delay_section3[0][15]_i_108_n_0 ;
  wire \delay_section3[0][15]_i_109_n_0 ;
  wire \delay_section3[0][15]_i_110_n_0 ;
  wire \delay_section3[0][15]_i_111_n_0 ;
  wire \delay_section3[0][15]_i_112_n_0 ;
  wire \delay_section3[0][15]_i_113_n_0 ;
  wire \delay_section3[0][15]_i_114_n_0 ;
  wire \delay_section3[0][15]_i_116_n_0 ;
  wire \delay_section3[0][15]_i_117_n_0 ;
  wire \delay_section3[0][15]_i_118_n_0 ;
  wire \delay_section3[0][15]_i_119_n_0 ;
  wire \delay_section3[0][15]_i_11_n_0 ;
  wire \delay_section3[0][15]_i_120_n_0 ;
  wire \delay_section3[0][15]_i_121_n_0 ;
  wire \delay_section3[0][15]_i_122_n_0 ;
  wire \delay_section3[0][15]_i_123_n_0 ;
  wire \delay_section3[0][15]_i_125_n_0 ;
  wire \delay_section3[0][15]_i_126_n_0 ;
  wire \delay_section3[0][15]_i_127_n_0 ;
  wire \delay_section3[0][15]_i_128_n_0 ;
  wire \delay_section3[0][15]_i_129_n_0 ;
  wire \delay_section3[0][15]_i_12_n_0 ;
  wire \delay_section3[0][15]_i_131_n_0 ;
  wire \delay_section3[0][15]_i_132_n_0 ;
  wire \delay_section3[0][15]_i_133_n_0 ;
  wire \delay_section3[0][15]_i_134_n_0 ;
  wire \delay_section3[0][15]_i_135_n_0 ;
  wire \delay_section3[0][15]_i_136_n_0 ;
  wire \delay_section3[0][15]_i_137_n_0 ;
  wire \delay_section3[0][15]_i_138_n_0 ;
  wire \delay_section3[0][15]_i_13_n_0 ;
  wire \delay_section3[0][15]_i_140_n_0 ;
  wire \delay_section3[0][15]_i_142_n_0 ;
  wire \delay_section3[0][15]_i_143_n_0 ;
  wire \delay_section3[0][15]_i_144_n_0 ;
  wire \delay_section3[0][15]_i_145_n_0 ;
  wire \delay_section3[0][15]_i_146_n_0 ;
  wire \delay_section3[0][15]_i_147_n_0 ;
  wire \delay_section3[0][15]_i_148_n_0 ;
  wire \delay_section3[0][15]_i_149_n_0 ;
  wire \delay_section3[0][15]_i_14_n_0 ;
  wire \delay_section3[0][15]_i_150_n_0 ;
  wire \delay_section3[0][15]_i_151_n_0 ;
  wire \delay_section3[0][15]_i_152_n_0 ;
  wire \delay_section3[0][15]_i_153_n_0 ;
  wire \delay_section3[0][15]_i_154_n_0 ;
  wire \delay_section3[0][15]_i_155_n_0 ;
  wire \delay_section3[0][15]_i_156_n_0 ;
  wire \delay_section3[0][15]_i_157_n_0 ;
  wire \delay_section3[0][15]_i_158_n_0 ;
  wire \delay_section3[0][15]_i_160_n_0 ;
  wire \delay_section3[0][15]_i_161_n_0 ;
  wire \delay_section3[0][15]_i_162_n_0 ;
  wire \delay_section3[0][15]_i_163_n_0 ;
  wire \delay_section3[0][15]_i_164_n_0 ;
  wire \delay_section3[0][15]_i_165_n_0 ;
  wire \delay_section3[0][15]_i_166_n_0 ;
  wire \delay_section3[0][15]_i_167_n_0 ;
  wire \delay_section3[0][15]_i_168_n_0 ;
  wire \delay_section3[0][15]_i_169_n_0 ;
  wire \delay_section3[0][15]_i_170_n_0 ;
  wire \delay_section3[0][15]_i_171_n_0 ;
  wire \delay_section3[0][15]_i_172_n_0 ;
  wire \delay_section3[0][15]_i_173_n_0 ;
  wire \delay_section3[0][15]_i_174_n_0 ;
  wire \delay_section3[0][15]_i_176_n_0 ;
  wire \delay_section3[0][15]_i_177_n_0 ;
  wire \delay_section3[0][15]_i_178_n_0 ;
  wire \delay_section3[0][15]_i_179_n_0 ;
  wire \delay_section3[0][15]_i_181_n_0 ;
  wire \delay_section3[0][15]_i_182_n_0 ;
  wire \delay_section3[0][15]_i_183_n_0 ;
  wire \delay_section3[0][15]_i_184_n_0 ;
  wire \delay_section3[0][15]_i_185_n_0 ;
  wire \delay_section3[0][15]_i_186_n_0 ;
  wire \delay_section3[0][15]_i_187_n_0 ;
  wire \delay_section3[0][15]_i_188_n_0 ;
  wire \delay_section3[0][15]_i_191_n_0 ;
  wire \delay_section3[0][15]_i_192_n_0 ;
  wire \delay_section3[0][15]_i_193_n_0 ;
  wire \delay_section3[0][15]_i_194_n_0 ;
  wire \delay_section3[0][15]_i_195_n_0 ;
  wire \delay_section3[0][15]_i_196_n_0 ;
  wire \delay_section3[0][15]_i_197_n_0 ;
  wire \delay_section3[0][15]_i_198_n_0 ;
  wire \delay_section3[0][15]_i_199_n_0 ;
  wire \delay_section3[0][15]_i_200_n_0 ;
  wire \delay_section3[0][15]_i_201_n_0 ;
  wire \delay_section3[0][15]_i_202_n_0 ;
  wire \delay_section3[0][15]_i_203_n_0 ;
  wire \delay_section3[0][15]_i_204_n_0 ;
  wire \delay_section3[0][15]_i_205_n_0 ;
  wire \delay_section3[0][15]_i_206_n_0 ;
  wire \delay_section3[0][15]_i_207_n_0 ;
  wire \delay_section3[0][15]_i_208_n_0 ;
  wire \delay_section3[0][15]_i_209_n_0 ;
  wire \delay_section3[0][15]_i_210_n_0 ;
  wire \delay_section3[0][15]_i_211_n_0 ;
  wire \delay_section3[0][15]_i_212_n_0 ;
  wire \delay_section3[0][15]_i_213_n_0 ;
  wire \delay_section3[0][15]_i_214_n_0 ;
  wire \delay_section3[0][15]_i_215_n_0 ;
  wire \delay_section3[0][15]_i_216_n_0 ;
  wire \delay_section3[0][15]_i_217_n_0 ;
  wire \delay_section3[0][15]_i_218_n_0 ;
  wire \delay_section3[0][15]_i_219_n_0 ;
  wire \delay_section3[0][15]_i_220_n_0 ;
  wire \delay_section3[0][15]_i_221_n_0 ;
  wire \delay_section3[0][15]_i_222_n_0 ;
  wire \delay_section3[0][15]_i_223_n_0 ;
  wire \delay_section3[0][15]_i_224_n_0 ;
  wire [0:0]\delay_section3[0][15]_i_23 ;
  wire [1:0]\delay_section3[0][15]_i_23_0 ;
  wire [0:0]\delay_section3[0][15]_i_27 ;
  wire [0:0]\delay_section3[0][15]_i_27_0 ;
  wire [0:0]\delay_section3[0][15]_i_38 ;
  wire [0:0]\delay_section3[0][15]_i_38_0 ;
  wire \delay_section3[0][15]_i_3_n_0 ;
  wire [1:0]\delay_section3[0][15]_i_42 ;
  wire [3:0]\delay_section3[0][15]_i_52 ;
  wire \delay_section3[0][15]_i_55_n_0 ;
  wire [0:0]\delay_section3[0][15]_i_56 ;
  wire [1:0]\delay_section3[0][15]_i_56_0 ;
  wire \delay_section3[0][15]_i_5_n_0 ;
  wire \delay_section3[0][15]_i_68_n_0 ;
  wire \delay_section3[0][15]_i_69_n_0 ;
  wire \delay_section3[0][15]_i_6_n_0 ;
  wire \delay_section3[0][15]_i_70_n_0 ;
  wire \delay_section3[0][15]_i_72_n_0 ;
  wire \delay_section3[0][15]_i_73_n_0 ;
  wire \delay_section3[0][15]_i_74_n_0 ;
  wire [3:0]\delay_section3[0][15]_i_84 ;
  wire \delay_section3[0][15]_i_87_n_0 ;
  wire [3:0]\delay_section3[0][15]_i_8_0 ;
  wire [3:0]\delay_section3[0][15]_i_8_1 ;
  wire \delay_section3[0][15]_i_8_n_0 ;
  wire \delay_section3[0][15]_i_90_n_0 ;
  wire \delay_section3[0][15]_i_91_n_0 ;
  wire \delay_section3[0][15]_i_92_n_0 ;
  wire \delay_section3[0][15]_i_93_n_0 ;
  wire \delay_section3[0][15]_i_94_n_0 ;
  wire \delay_section3[0][15]_i_95_n_0 ;
  wire \delay_section3[0][15]_i_96_n_0 ;
  wire \delay_section3[0][15]_i_97_n_0 ;
  wire \delay_section3[0][15]_i_99_n_0 ;
  wire \delay_section3[0][3]_i_100_n_0 ;
  wire \delay_section3[0][3]_i_101_n_0 ;
  wire \delay_section3[0][3]_i_102_n_0 ;
  wire \delay_section3[0][3]_i_103_n_0 ;
  wire \delay_section3[0][3]_i_104_n_0 ;
  wire \delay_section3[0][3]_i_105_n_0 ;
  wire \delay_section3[0][3]_i_106_n_0 ;
  wire \delay_section3[0][3]_i_107_n_0 ;
  wire \delay_section3[0][3]_i_108_n_0 ;
  wire \delay_section3[0][3]_i_109_n_0 ;
  wire \delay_section3[0][3]_i_110_n_0 ;
  wire \delay_section3[0][3]_i_111_n_0 ;
  wire \delay_section3[0][3]_i_112_n_0 ;
  wire \delay_section3[0][3]_i_114_n_0 ;
  wire \delay_section3[0][3]_i_115_n_0 ;
  wire \delay_section3[0][3]_i_116_n_0 ;
  wire \delay_section3[0][3]_i_117_n_0 ;
  wire \delay_section3[0][3]_i_118_n_0 ;
  wire \delay_section3[0][3]_i_119_n_0 ;
  wire [3:0]\delay_section3[0][3]_i_11_0 ;
  wire [3:0]\delay_section3[0][3]_i_11_1 ;
  wire \delay_section3[0][3]_i_11_n_0 ;
  wire \delay_section3[0][3]_i_120_n_0 ;
  wire \delay_section3[0][3]_i_121_n_0 ;
  wire \delay_section3[0][3]_i_122_n_0 ;
  wire \delay_section3[0][3]_i_123_n_0 ;
  wire \delay_section3[0][3]_i_124_n_0 ;
  wire \delay_section3[0][3]_i_128_n_0 ;
  wire \delay_section3[0][3]_i_129_n_0 ;
  wire [3:0]\delay_section3[0][3]_i_12_0 ;
  wire [3:0]\delay_section3[0][3]_i_12_1 ;
  wire \delay_section3[0][3]_i_12_n_0 ;
  wire \delay_section3[0][3]_i_130_n_0 ;
  wire \delay_section3[0][3]_i_131_n_0 ;
  wire \delay_section3[0][3]_i_132_n_0 ;
  wire \delay_section3[0][3]_i_133_n_0 ;
  wire \delay_section3[0][3]_i_134_n_0 ;
  wire \delay_section3[0][3]_i_135_n_0 ;
  wire \delay_section3[0][3]_i_136_n_0 ;
  wire \delay_section3[0][3]_i_137_n_0 ;
  wire \delay_section3[0][3]_i_138_n_0 ;
  wire [3:0]\delay_section3[0][3]_i_13_0 ;
  wire [3:0]\delay_section3[0][3]_i_13_1 ;
  wire [3:0]\delay_section3[0][3]_i_13_2 ;
  wire \delay_section3[0][3]_i_13_n_0 ;
  wire [1:0]\delay_section3[0][3]_i_19 ;
  wire [3:0]\delay_section3[0][3]_i_30 ;
  wire \delay_section3[0][3]_i_37_n_0 ;
  wire \delay_section3[0][3]_i_38_n_0 ;
  wire \delay_section3[0][3]_i_39_n_0 ;
  wire \delay_section3[0][3]_i_40_n_0 ;
  wire \delay_section3[0][3]_i_41_n_0 ;
  wire \delay_section3[0][3]_i_42_n_0 ;
  wire \delay_section3[0][3]_i_43_n_0 ;
  wire \delay_section3[0][3]_i_44_n_0 ;
  wire \delay_section3[0][3]_i_45_n_0 ;
  wire \delay_section3[0][3]_i_4_n_0 ;
  wire [1:0]\delay_section3[0][3]_i_50 ;
  wire [0:0]\delay_section3[0][3]_i_53 ;
  wire \delay_section3[0][3]_i_58_n_0 ;
  wire \delay_section3[0][3]_i_59_n_0 ;
  wire \delay_section3[0][3]_i_60_n_0 ;
  wire \delay_section3[0][3]_i_61_n_0 ;
  wire \delay_section3[0][3]_i_62_n_0 ;
  wire \delay_section3[0][3]_i_63_n_0 ;
  wire \delay_section3[0][3]_i_66_n_0 ;
  wire \delay_section3[0][3]_i_67_n_0 ;
  wire \delay_section3[0][3]_i_68_n_0 ;
  wire \delay_section3[0][3]_i_70_n_0 ;
  wire \delay_section3[0][3]_i_71_n_0 ;
  wire \delay_section3[0][3]_i_72_n_0 ;
  wire \delay_section3[0][3]_i_73_n_0 ;
  wire \delay_section3[0][3]_i_77_n_0 ;
  wire \delay_section3[0][3]_i_78_n_0 ;
  wire \delay_section3[0][3]_i_79_n_0 ;
  wire \delay_section3[0][3]_i_80_n_0 ;
  wire \delay_section3[0][3]_i_81_n_0 ;
  wire \delay_section3[0][3]_i_83_n_0 ;
  wire \delay_section3[0][3]_i_85_n_0 ;
  wire \delay_section3[0][3]_i_86_n_0 ;
  wire \delay_section3[0][3]_i_87_n_0 ;
  wire \delay_section3[0][3]_i_88_n_0 ;
  wire [3:0]\delay_section3[0][3]_i_92 ;
  wire \delay_section3[0][3]_i_94_n_0 ;
  wire \delay_section3[0][3]_i_96_n_0 ;
  wire \delay_section3[0][3]_i_97_n_0 ;
  wire \delay_section3[0][3]_i_98_n_0 ;
  wire \delay_section3[0][3]_i_99_n_0 ;
  wire \delay_section3[0][7]_i_15_n_0 ;
  wire \delay_section3[0][7]_i_16_n_0 ;
  wire \delay_section3[0][7]_i_17_n_0 ;
  wire \delay_section3[0][7]_i_18_n_0 ;
  wire \delay_section3[0][7]_i_19_n_0 ;
  wire \delay_section3[0][7]_i_20_n_0 ;
  wire \delay_section3[0][7]_i_21_n_0 ;
  wire \delay_section3[0][7]_i_22_n_0 ;
  wire \delay_section3[0][7]_i_23_n_0 ;
  wire \delay_section3[0][7]_i_24_n_0 ;
  wire \delay_section3[0][7]_i_25_n_0 ;
  wire \delay_section3[0][7]_i_26_n_0 ;
  wire \delay_section3[0][7]_i_27_n_0 ;
  wire \delay_section3[0][7]_i_28_n_0 ;
  wire \delay_section3[0][7]_i_29_n_0 ;
  wire \delay_section3[0][7]_i_30_n_0 ;
  wire \delay_section3[0][7]_i_33_n_0 ;
  wire \delay_section3[0][7]_i_34_n_0 ;
  wire \delay_section3[0][7]_i_35_n_0 ;
  wire \delay_section3[0][7]_i_36_n_0 ;
  wire \delay_section3[0][7]_i_38_n_0 ;
  wire \delay_section3[0][7]_i_39_n_0 ;
  wire \delay_section3[0][7]_i_40_n_0 ;
  wire \delay_section3[0][7]_i_41_n_0 ;
  wire \delay_section3[0][7]_i_42_n_0 ;
  wire \delay_section3[0][7]_i_43_n_0 ;
  wire \delay_section3[0][7]_i_44_n_0 ;
  wire \delay_section3[0][7]_i_45_n_0 ;
  wire \delay_section3[0][7]_i_46_n_0 ;
  wire \delay_section3[0][7]_i_47_n_0 ;
  wire \delay_section3[0][7]_i_48_n_0 ;
  wire \delay_section3[0][7]_i_49_n_0 ;
  wire \delay_section3[0][7]_i_50_n_0 ;
  wire \delay_section3[0][7]_i_51_n_0 ;
  wire \delay_section3[0][7]_i_52_n_0 ;
  wire \delay_section3[0][7]_i_53_n_0 ;
  wire \delay_section3[0][7]_i_54_n_0 ;
  wire \delay_section3[0][7]_i_55_n_0 ;
  wire \delay_section3[0][7]_i_56_n_0 ;
  wire \delay_section3[0][7]_i_57_n_0 ;
  wire \delay_section3[0][7]_i_58_n_0 ;
  wire [2:0]\delay_section3_reg[0][0]_0 ;
  wire [3:0]\delay_section3_reg[0][0]_1 ;
  wire [3:0]\delay_section3_reg[0][10]_0 ;
  wire [3:0]\delay_section3_reg[0][11]_0 ;
  wire [3:0]\delay_section3_reg[0][11]_1 ;
  wire [3:0]\delay_section3_reg[0][11]_i_2_0 ;
  wire [3:0]\delay_section3_reg[0][11]_i_2_1 ;
  wire \delay_section3_reg[0][11]_i_2_n_0 ;
  wire \delay_section3_reg[0][11]_i_2_n_1 ;
  wire \delay_section3_reg[0][11]_i_2_n_2 ;
  wire \delay_section3_reg[0][11]_i_2_n_3 ;
  wire \delay_section3_reg[0][11]_i_2_n_4 ;
  wire \delay_section3_reg[0][11]_i_2_n_5 ;
  wire \delay_section3_reg[0][11]_i_2_n_6 ;
  wire \delay_section3_reg[0][11]_i_2_n_7 ;
  wire [3:0]\delay_section3_reg[0][13]_0 ;
  wire [0:0]\delay_section3_reg[0][14]_0 ;
  wire [0:0]\delay_section3_reg[0][14]_1 ;
  wire [3:0]\delay_section3_reg[0][14]_i_2_0 ;
  wire [3:0]\delay_section3_reg[0][14]_i_2_1 ;
  wire \delay_section3_reg[0][14]_i_2_n_0 ;
  wire \delay_section3_reg[0][14]_i_2_n_1 ;
  wire \delay_section3_reg[0][14]_i_2_n_2 ;
  wire \delay_section3_reg[0][14]_i_2_n_3 ;
  wire \delay_section3_reg[0][14]_i_2_n_5 ;
  wire \delay_section3_reg[0][14]_i_2_n_6 ;
  wire \delay_section3_reg[0][14]_i_2_n_7 ;
  wire [3:0]\delay_section3_reg[0][15]_0 ;
  wire [3:0]\delay_section3_reg[0][15]_1 ;
  wire \delay_section3_reg[0][15]_i_104_n_0 ;
  wire \delay_section3_reg[0][15]_i_104_n_1 ;
  wire \delay_section3_reg[0][15]_i_104_n_2 ;
  wire \delay_section3_reg[0][15]_i_104_n_3 ;
  wire \delay_section3_reg[0][15]_i_104_n_4 ;
  wire \delay_section3_reg[0][15]_i_104_n_5 ;
  wire \delay_section3_reg[0][15]_i_104_n_6 ;
  wire \delay_section3_reg[0][15]_i_104_n_7 ;
  wire \delay_section3_reg[0][15]_i_10_n_0 ;
  wire \delay_section3_reg[0][15]_i_10_n_1 ;
  wire \delay_section3_reg[0][15]_i_10_n_2 ;
  wire \delay_section3_reg[0][15]_i_10_n_3 ;
  wire \delay_section3_reg[0][15]_i_10_n_4 ;
  wire \delay_section3_reg[0][15]_i_10_n_5 ;
  wire \delay_section3_reg[0][15]_i_10_n_6 ;
  wire \delay_section3_reg[0][15]_i_10_n_7 ;
  wire \delay_section3_reg[0][15]_i_115_n_0 ;
  wire \delay_section3_reg[0][15]_i_115_n_1 ;
  wire \delay_section3_reg[0][15]_i_115_n_2 ;
  wire \delay_section3_reg[0][15]_i_115_n_3 ;
  wire \delay_section3_reg[0][15]_i_115_n_4 ;
  wire \delay_section3_reg[0][15]_i_115_n_5 ;
  wire \delay_section3_reg[0][15]_i_115_n_6 ;
  wire \delay_section3_reg[0][15]_i_115_n_7 ;
  wire \delay_section3_reg[0][15]_i_130_n_0 ;
  wire \delay_section3_reg[0][15]_i_130_n_1 ;
  wire \delay_section3_reg[0][15]_i_130_n_2 ;
  wire \delay_section3_reg[0][15]_i_130_n_3 ;
  wire \delay_section3_reg[0][15]_i_130_n_4 ;
  wire \delay_section3_reg[0][15]_i_159_n_0 ;
  wire \delay_section3_reg[0][15]_i_159_n_1 ;
  wire \delay_section3_reg[0][15]_i_159_n_2 ;
  wire \delay_section3_reg[0][15]_i_159_n_3 ;
  wire \delay_section3_reg[0][15]_i_159_n_4 ;
  wire \delay_section3_reg[0][15]_i_159_n_5 ;
  wire \delay_section3_reg[0][15]_i_159_n_6 ;
  wire \delay_section3_reg[0][15]_i_159_n_7 ;
  wire \delay_section3_reg[0][15]_i_15_n_0 ;
  wire \delay_section3_reg[0][15]_i_15_n_1 ;
  wire \delay_section3_reg[0][15]_i_15_n_2 ;
  wire \delay_section3_reg[0][15]_i_15_n_3 ;
  wire \delay_section3_reg[0][15]_i_16_n_0 ;
  wire \delay_section3_reg[0][15]_i_16_n_1 ;
  wire \delay_section3_reg[0][15]_i_16_n_2 ;
  wire \delay_section3_reg[0][15]_i_16_n_3 ;
  wire \delay_section3_reg[0][15]_i_175_n_0 ;
  wire \delay_section3_reg[0][15]_i_175_n_1 ;
  wire \delay_section3_reg[0][15]_i_175_n_2 ;
  wire \delay_section3_reg[0][15]_i_175_n_3 ;
  wire \delay_section3_reg[0][15]_i_175_n_4 ;
  wire \delay_section3_reg[0][15]_i_175_n_5 ;
  wire \delay_section3_reg[0][15]_i_175_n_6 ;
  wire \delay_section3_reg[0][15]_i_175_n_7 ;
  wire \delay_section3_reg[0][15]_i_17_n_3 ;
  wire \delay_section3_reg[0][15]_i_180_n_0 ;
  wire \delay_section3_reg[0][15]_i_180_n_1 ;
  wire \delay_section3_reg[0][15]_i_180_n_2 ;
  wire \delay_section3_reg[0][15]_i_180_n_3 ;
  wire \delay_section3_reg[0][15]_i_180_n_5 ;
  wire \delay_section3_reg[0][15]_i_180_n_6 ;
  wire \delay_section3_reg[0][15]_i_189_n_0 ;
  wire \delay_section3_reg[0][15]_i_189_n_1 ;
  wire \delay_section3_reg[0][15]_i_189_n_2 ;
  wire \delay_section3_reg[0][15]_i_189_n_3 ;
  wire \delay_section3_reg[0][15]_i_189_n_6 ;
  wire \delay_section3_reg[0][15]_i_189_n_7 ;
  wire \delay_section3_reg[0][15]_i_190_n_0 ;
  wire \delay_section3_reg[0][15]_i_190_n_1 ;
  wire \delay_section3_reg[0][15]_i_190_n_2 ;
  wire \delay_section3_reg[0][15]_i_190_n_3 ;
  wire \delay_section3_reg[0][15]_i_190_n_4 ;
  wire \delay_section3_reg[0][15]_i_190_n_5 ;
  wire \delay_section3_reg[0][15]_i_190_n_6 ;
  wire \delay_section3_reg[0][15]_i_190_n_7 ;
  wire \delay_section3_reg[0][15]_i_24_n_3 ;
  wire \delay_section3_reg[0][15]_i_2_n_7 ;
  wire \delay_section3_reg[0][15]_i_39_n_0 ;
  wire \delay_section3_reg[0][15]_i_39_n_1 ;
  wire \delay_section3_reg[0][15]_i_39_n_2 ;
  wire \delay_section3_reg[0][15]_i_39_n_3 ;
  wire \delay_section3_reg[0][15]_i_43_n_0 ;
  wire \delay_section3_reg[0][15]_i_43_n_1 ;
  wire \delay_section3_reg[0][15]_i_43_n_2 ;
  wire \delay_section3_reg[0][15]_i_43_n_3 ;
  wire \delay_section3_reg[0][15]_i_44_n_1 ;
  wire \delay_section3_reg[0][15]_i_44_n_2 ;
  wire \delay_section3_reg[0][15]_i_44_n_3 ;
  wire \delay_section3_reg[0][15]_i_45_n_0 ;
  wire \delay_section3_reg[0][15]_i_45_n_1 ;
  wire \delay_section3_reg[0][15]_i_45_n_2 ;
  wire \delay_section3_reg[0][15]_i_45_n_3 ;
  wire \delay_section3_reg[0][15]_i_4_n_3 ;
  wire \delay_section3_reg[0][15]_i_50_n_0 ;
  wire \delay_section3_reg[0][15]_i_50_n_1 ;
  wire \delay_section3_reg[0][15]_i_50_n_2 ;
  wire \delay_section3_reg[0][15]_i_50_n_3 ;
  wire \delay_section3_reg[0][15]_i_57_0 ;
  wire \delay_section3_reg[0][15]_i_57_1 ;
  wire \delay_section3_reg[0][15]_i_57_n_0 ;
  wire \delay_section3_reg[0][15]_i_57_n_1 ;
  wire \delay_section3_reg[0][15]_i_57_n_2 ;
  wire \delay_section3_reg[0][15]_i_57_n_3 ;
  wire \delay_section3_reg[0][15]_i_66_n_0 ;
  wire \delay_section3_reg[0][15]_i_66_n_1 ;
  wire \delay_section3_reg[0][15]_i_66_n_2 ;
  wire \delay_section3_reg[0][15]_i_66_n_3 ;
  wire \delay_section3_reg[0][15]_i_75_n_0 ;
  wire \delay_section3_reg[0][15]_i_75_n_1 ;
  wire \delay_section3_reg[0][15]_i_75_n_2 ;
  wire \delay_section3_reg[0][15]_i_75_n_3 ;
  wire \delay_section3_reg[0][15]_i_75_n_7 ;
  wire \delay_section3_reg[0][15]_i_76_n_7 ;
  wire [3:0]\delay_section3_reg[0][15]_i_78_0 ;
  wire [2:0]\delay_section3_reg[0][15]_i_78_1 ;
  wire \delay_section3_reg[0][15]_i_79_n_0 ;
  wire \delay_section3_reg[0][15]_i_79_n_1 ;
  wire \delay_section3_reg[0][15]_i_79_n_2 ;
  wire \delay_section3_reg[0][15]_i_79_n_3 ;
  wire [0:0]\delay_section3_reg[0][15]_i_80_0 ;
  wire \delay_section3_reg[0][15]_i_80_n_0 ;
  wire \delay_section3_reg[0][15]_i_80_n_1 ;
  wire \delay_section3_reg[0][15]_i_80_n_2 ;
  wire \delay_section3_reg[0][15]_i_80_n_3 ;
  wire \delay_section3_reg[0][15]_i_85_n_0 ;
  wire \delay_section3_reg[0][15]_i_85_n_1 ;
  wire \delay_section3_reg[0][15]_i_85_n_2 ;
  wire \delay_section3_reg[0][15]_i_85_n_3 ;
  wire \delay_section3_reg[0][15]_i_85_n_4 ;
  wire \delay_section3_reg[0][15]_i_85_n_5 ;
  wire \delay_section3_reg[0][15]_i_85_n_6 ;
  wire \delay_section3_reg[0][15]_i_85_n_7 ;
  wire \delay_section3_reg[0][15]_i_86_n_0 ;
  wire \delay_section3_reg[0][15]_i_86_n_1 ;
  wire \delay_section3_reg[0][15]_i_86_n_2 ;
  wire \delay_section3_reg[0][15]_i_86_n_3 ;
  wire \delay_section3_reg[0][15]_i_86_n_4 ;
  wire \delay_section3_reg[0][15]_i_86_n_5 ;
  wire \delay_section3_reg[0][15]_i_86_n_7 ;
  wire \delay_section3_reg[0][15]_i_88_n_0 ;
  wire \delay_section3_reg[0][15]_i_88_n_1 ;
  wire \delay_section3_reg[0][15]_i_88_n_2 ;
  wire \delay_section3_reg[0][15]_i_88_n_3 ;
  wire \delay_section3_reg[0][15]_i_89_n_0 ;
  wire \delay_section3_reg[0][15]_i_89_n_1 ;
  wire \delay_section3_reg[0][15]_i_89_n_2 ;
  wire \delay_section3_reg[0][15]_i_89_n_3 ;
  wire \delay_section3_reg[0][15]_i_98_n_0 ;
  wire \delay_section3_reg[0][15]_i_98_n_1 ;
  wire \delay_section3_reg[0][15]_i_98_n_2 ;
  wire \delay_section3_reg[0][15]_i_98_n_3 ;
  wire \delay_section3_reg[0][15]_i_98_n_4 ;
  wire \delay_section3_reg[0][15]_i_98_n_5 ;
  wire \delay_section3_reg[0][15]_i_98_n_6 ;
  wire \delay_section3_reg[0][15]_i_98_n_7 ;
  wire \delay_section3_reg[0][15]_i_9_n_0 ;
  wire \delay_section3_reg[0][15]_i_9_n_1 ;
  wire \delay_section3_reg[0][15]_i_9_n_2 ;
  wire \delay_section3_reg[0][15]_i_9_n_3 ;
  wire \delay_section3_reg[0][15]_i_9_n_4 ;
  wire \delay_section3_reg[0][15]_i_9_n_5 ;
  wire \delay_section3_reg[0][15]_i_9_n_6 ;
  wire [2:0]\delay_section3_reg[0][2]_0 ;
  wire [3:0]\delay_section3_reg[0][3]_0 ;
  wire \delay_section3_reg[0][3]_i_113_n_0 ;
  wire \delay_section3_reg[0][3]_i_113_n_1 ;
  wire \delay_section3_reg[0][3]_i_113_n_2 ;
  wire \delay_section3_reg[0][3]_i_113_n_3 ;
  wire \delay_section3_reg[0][3]_i_125_n_0 ;
  wire \delay_section3_reg[0][3]_i_125_n_1 ;
  wire \delay_section3_reg[0][3]_i_125_n_2 ;
  wire \delay_section3_reg[0][3]_i_125_n_3 ;
  wire \delay_section3_reg[0][3]_i_125_n_7 ;
  wire \delay_section3_reg[0][3]_i_14_n_0 ;
  wire \delay_section3_reg[0][3]_i_14_n_1 ;
  wire \delay_section3_reg[0][3]_i_14_n_2 ;
  wire \delay_section3_reg[0][3]_i_14_n_3 ;
  wire \delay_section3_reg[0][3]_i_14_n_4 ;
  wire \delay_section3_reg[0][3]_i_14_n_5 ;
  wire \delay_section3_reg[0][3]_i_14_n_6 ;
  wire \delay_section3_reg[0][3]_i_14_n_7 ;
  wire \delay_section3_reg[0][3]_i_24_n_0 ;
  wire \delay_section3_reg[0][3]_i_24_n_1 ;
  wire \delay_section3_reg[0][3]_i_24_n_2 ;
  wire \delay_section3_reg[0][3]_i_24_n_3 ;
  wire \delay_section3_reg[0][3]_i_25_n_0 ;
  wire \delay_section3_reg[0][3]_i_25_n_1 ;
  wire \delay_section3_reg[0][3]_i_25_n_2 ;
  wire \delay_section3_reg[0][3]_i_25_n_3 ;
  wire \delay_section3_reg[0][3]_i_25_n_4 ;
  wire \delay_section3_reg[0][3]_i_25_n_5 ;
  wire \delay_section3_reg[0][3]_i_25_n_6 ;
  wire \delay_section3_reg[0][3]_i_25_n_7 ;
  wire [3:0]\delay_section3_reg[0][3]_i_2_0 ;
  wire [3:0]\delay_section3_reg[0][3]_i_2_1 ;
  wire \delay_section3_reg[0][3]_i_2_n_0 ;
  wire \delay_section3_reg[0][3]_i_2_n_1 ;
  wire \delay_section3_reg[0][3]_i_2_n_2 ;
  wire \delay_section3_reg[0][3]_i_2_n_3 ;
  wire \delay_section3_reg[0][3]_i_2_n_4 ;
  wire \delay_section3_reg[0][3]_i_2_n_5 ;
  wire \delay_section3_reg[0][3]_i_2_n_6 ;
  wire \delay_section3_reg[0][3]_i_2_n_7 ;
  wire \delay_section3_reg[0][3]_i_35_n_0 ;
  wire \delay_section3_reg[0][3]_i_35_n_1 ;
  wire \delay_section3_reg[0][3]_i_35_n_2 ;
  wire \delay_section3_reg[0][3]_i_35_n_3 ;
  wire \delay_section3_reg[0][3]_i_36_n_0 ;
  wire \delay_section3_reg[0][3]_i_36_n_1 ;
  wire \delay_section3_reg[0][3]_i_36_n_2 ;
  wire \delay_section3_reg[0][3]_i_36_n_3 ;
  wire \delay_section3_reg[0][3]_i_3_n_0 ;
  wire \delay_section3_reg[0][3]_i_3_n_1 ;
  wire \delay_section3_reg[0][3]_i_3_n_2 ;
  wire \delay_section3_reg[0][3]_i_3_n_3 ;
  wire \delay_section3_reg[0][3]_i_3_n_7 ;
  wire \delay_section3_reg[0][3]_i_46_n_0 ;
  wire \delay_section3_reg[0][3]_i_46_n_1 ;
  wire \delay_section3_reg[0][3]_i_46_n_2 ;
  wire \delay_section3_reg[0][3]_i_46_n_3 ;
  wire \delay_section3_reg[0][3]_i_56_n_0 ;
  wire \delay_section3_reg[0][3]_i_56_n_1 ;
  wire \delay_section3_reg[0][3]_i_56_n_2 ;
  wire \delay_section3_reg[0][3]_i_56_n_3 ;
  wire \delay_section3_reg[0][3]_i_57_n_0 ;
  wire \delay_section3_reg[0][3]_i_57_n_1 ;
  wire \delay_section3_reg[0][3]_i_57_n_2 ;
  wire \delay_section3_reg[0][3]_i_57_n_3 ;
  wire \delay_section3_reg[0][3]_i_5_n_0 ;
  wire \delay_section3_reg[0][3]_i_5_n_1 ;
  wire \delay_section3_reg[0][3]_i_5_n_2 ;
  wire \delay_section3_reg[0][3]_i_5_n_3 ;
  wire \delay_section3_reg[0][3]_i_5_n_4 ;
  wire \delay_section3_reg[0][3]_i_5_n_5 ;
  wire \delay_section3_reg[0][3]_i_5_n_6 ;
  wire \delay_section3_reg[0][3]_i_5_n_7 ;
  wire \delay_section3_reg[0][3]_i_69_n_0 ;
  wire \delay_section3_reg[0][3]_i_69_n_1 ;
  wire \delay_section3_reg[0][3]_i_69_n_2 ;
  wire \delay_section3_reg[0][3]_i_69_n_3 ;
  wire \delay_section3_reg[0][3]_i_69_n_4 ;
  wire \delay_section3_reg[0][3]_i_69_n_5 ;
  wire \delay_section3_reg[0][3]_i_69_n_6 ;
  wire \delay_section3_reg[0][3]_i_74_n_0 ;
  wire \delay_section3_reg[0][3]_i_74_n_1 ;
  wire \delay_section3_reg[0][3]_i_74_n_2 ;
  wire \delay_section3_reg[0][3]_i_74_n_3 ;
  wire \delay_section3_reg[0][3]_i_74_n_4 ;
  wire \delay_section3_reg[0][3]_i_74_n_5 ;
  wire \delay_section3_reg[0][3]_i_74_n_6 ;
  wire \delay_section3_reg[0][3]_i_74_n_7 ;
  wire \delay_section3_reg[0][3]_i_75_n_0 ;
  wire \delay_section3_reg[0][3]_i_75_n_1 ;
  wire \delay_section3_reg[0][3]_i_75_n_2 ;
  wire \delay_section3_reg[0][3]_i_75_n_3 ;
  wire \delay_section3_reg[0][3]_i_75_n_4 ;
  wire \delay_section3_reg[0][3]_i_75_n_5 ;
  wire \delay_section3_reg[0][3]_i_76_n_0 ;
  wire \delay_section3_reg[0][3]_i_76_n_1 ;
  wire \delay_section3_reg[0][3]_i_76_n_2 ;
  wire \delay_section3_reg[0][3]_i_76_n_3 ;
  wire \delay_section3_reg[0][3]_i_82_n_0 ;
  wire \delay_section3_reg[0][3]_i_82_n_1 ;
  wire \delay_section3_reg[0][3]_i_82_n_2 ;
  wire \delay_section3_reg[0][3]_i_82_n_3 ;
  wire \delay_section3_reg[0][3]_i_82_n_4 ;
  wire \delay_section3_reg[0][3]_i_82_n_5 ;
  wire \delay_section3_reg[0][3]_i_82_n_6 ;
  wire \delay_section3_reg[0][3]_i_82_n_7 ;
  wire \delay_section3_reg[0][3]_i_84_n_0 ;
  wire \delay_section3_reg[0][3]_i_84_n_1 ;
  wire \delay_section3_reg[0][3]_i_84_n_2 ;
  wire \delay_section3_reg[0][3]_i_84_n_3 ;
  wire \delay_section3_reg[0][3]_i_95_n_0 ;
  wire \delay_section3_reg[0][3]_i_95_n_1 ;
  wire \delay_section3_reg[0][3]_i_95_n_2 ;
  wire \delay_section3_reg[0][3]_i_95_n_3 ;
  wire [3:0]\delay_section3_reg[0][4]_0 ;
  wire [0:0]\delay_section3_reg[0][6]_0 ;
  wire [3:0]\delay_section3_reg[0][6]_1 ;
  wire \delay_section3_reg[0][7]_i_13_n_0 ;
  wire \delay_section3_reg[0][7]_i_13_n_1 ;
  wire \delay_section3_reg[0][7]_i_13_n_2 ;
  wire \delay_section3_reg[0][7]_i_13_n_3 ;
  wire \delay_section3_reg[0][7]_i_14_n_0 ;
  wire \delay_section3_reg[0][7]_i_14_n_1 ;
  wire \delay_section3_reg[0][7]_i_14_n_2 ;
  wire \delay_section3_reg[0][7]_i_14_n_3 ;
  wire [3:0]\delay_section3_reg[0][7]_i_2_0 ;
  wire [3:0]\delay_section3_reg[0][7]_i_2_1 ;
  wire \delay_section3_reg[0][7]_i_2_n_0 ;
  wire \delay_section3_reg[0][7]_i_2_n_1 ;
  wire \delay_section3_reg[0][7]_i_2_n_2 ;
  wire \delay_section3_reg[0][7]_i_2_n_3 ;
  wire \delay_section3_reg[0][7]_i_2_n_4 ;
  wire \delay_section3_reg[0][7]_i_2_n_5 ;
  wire \delay_section3_reg[0][7]_i_2_n_6 ;
  wire \delay_section3_reg[0][7]_i_2_n_7 ;
  wire \delay_section3_reg[0][7]_i_31_n_0 ;
  wire \delay_section3_reg[0][7]_i_31_n_1 ;
  wire \delay_section3_reg[0][7]_i_31_n_2 ;
  wire \delay_section3_reg[0][7]_i_31_n_3 ;
  wire \delay_section3_reg[0][7]_i_31_n_4 ;
  wire \delay_section3_reg[0][7]_i_31_n_5 ;
  wire \delay_section3_reg[0][7]_i_31_n_6 ;
  wire \delay_section3_reg[0][7]_i_31_n_7 ;
  wire \delay_section3_reg[0][7]_i_32_n_0 ;
  wire \delay_section3_reg[0][7]_i_32_n_1 ;
  wire \delay_section3_reg[0][7]_i_32_n_2 ;
  wire \delay_section3_reg[0][7]_i_32_n_3 ;
  wire \delay_section3_reg[0][7]_i_32_n_4 ;
  wire \delay_section3_reg[0][7]_i_32_n_5 ;
  wire \delay_section3_reg[0][7]_i_32_n_6 ;
  wire \delay_section3_reg[0][7]_i_32_n_7 ;
  wire \delay_section3_reg[0][7]_i_37_n_0 ;
  wire \delay_section3_reg[0][7]_i_37_n_1 ;
  wire \delay_section3_reg[0][7]_i_37_n_2 ;
  wire \delay_section3_reg[0][7]_i_37_n_3 ;
  wire \delay_section3_reg[0][7]_i_37_n_4 ;
  wire \delay_section3_reg[0][7]_i_37_n_5 ;
  wire \delay_section3_reg[0][7]_i_37_n_6 ;
  wire \delay_section3_reg[0][7]_i_37_n_7 ;
  wire \delay_section3_reg[0][7]_i_3_n_0 ;
  wire \delay_section3_reg[0][7]_i_3_n_1 ;
  wire \delay_section3_reg[0][7]_i_3_n_2 ;
  wire \delay_section3_reg[0][7]_i_3_n_3 ;
  wire [2:0]\delay_section3_reg[1][0]_0 ;
  wire [3:0]\delay_section3_reg[1][0]_1 ;
  wire [3:0]\delay_section3_reg[1][0]_2 ;
  wire [3:0]\delay_section3_reg[1][11]_0 ;
  wire [1:0]\delay_section3_reg[1][12]_0 ;
  wire [2:0]\delay_section3_reg[1][13]_0 ;
  wire [0:0]\delay_section3_reg[1][14]_0 ;
  wire [0:0]\delay_section3_reg[1][14]_1 ;
  wire [0:0]\delay_section3_reg[1][14]_2 ;
  wire [3:0]\delay_section3_reg[1][14]_3 ;
  wire [3:0]\delay_section3_reg[1][15]_0 ;
  wire [2:0]\delay_section3_reg[1][2]_0 ;
  wire [3:0]\delay_section3_reg[1][3]_0 ;
  wire [3:0]\delay_section3_reg[1][4]_0 ;
  wire [3:0]\delay_section3_reg[1][7]_0 ;
  wire [3:0]\delay_section3_reg[1][8]_0 ;
  wire \delay_section3_reg_n_0_[0][0] ;
  wire \delay_section3_reg_n_0_[0][10] ;
  wire \delay_section3_reg_n_0_[0][11] ;
  wire \delay_section3_reg_n_0_[0][12] ;
  wire \delay_section3_reg_n_0_[0][13] ;
  wire \delay_section3_reg_n_0_[0][14] ;
  wire \delay_section3_reg_n_0_[0][1] ;
  wire \delay_section3_reg_n_0_[0][2] ;
  wire \delay_section3_reg_n_0_[0][3] ;
  wire \delay_section3_reg_n_0_[0][4] ;
  wire \delay_section3_reg_n_0_[0][5] ;
  wire \delay_section3_reg_n_0_[0][6] ;
  wire \delay_section3_reg_n_0_[0][7] ;
  wire \delay_section3_reg_n_0_[0][8] ;
  wire \delay_section3_reg_n_0_[0][9] ;
  wire \delay_section3_reg_n_0_[1][0] ;
  wire \delay_section3_reg_n_0_[1][10] ;
  wire \delay_section3_reg_n_0_[1][11] ;
  wire \delay_section3_reg_n_0_[1][12] ;
  wire \delay_section3_reg_n_0_[1][13] ;
  wire \delay_section3_reg_n_0_[1][14] ;
  wire \delay_section3_reg_n_0_[1][1] ;
  wire \delay_section3_reg_n_0_[1][2] ;
  wire \delay_section3_reg_n_0_[1][3] ;
  wire \delay_section3_reg_n_0_[1][4] ;
  wire \delay_section3_reg_n_0_[1][5] ;
  wire \delay_section3_reg_n_0_[1][6] ;
  wire \delay_section3_reg_n_0_[1][7] ;
  wire \delay_section3_reg_n_0_[1][8] ;
  wire \delay_section3_reg_n_0_[1][9] ;
  wire [15:0]input_register;
  wire [2:0]\input_register_reg[0]_0 ;
  wire [3:0]\input_register_reg[0]_1 ;
  wire [3:0]\input_register_reg[10]_0 ;
  wire [3:0]\input_register_reg[12]_0 ;
  wire [3:0]\input_register_reg[1]_0 ;
  wire [3:0]\input_register_reg[9]_0 ;
  wire \output_register[10]_i_1_n_0 ;
  wire \output_register[11]_i_1_n_0 ;
  wire \output_register[12]_i_1_n_0 ;
  wire \output_register[13]_i_1_n_0 ;
  wire \output_register[14]_i_1_n_0 ;
  wire \output_register[14]_i_2_n_0 ;
  wire \output_register[14]_i_3_n_0 ;
  wire \output_register[14]_i_4_n_0 ;
  wire \output_register[14]_i_5_n_0 ;
  wire \output_register[14]_i_65_n_0 ;
  wire \output_register[14]_i_66_n_0 ;
  wire \output_register[14]_i_67_n_0 ;
  wire \output_register[14]_i_68_n_0 ;
  wire \output_register[14]_i_69_n_0 ;
  wire \output_register[14]_i_6_n_0 ;
  wire \output_register[14]_i_70_n_0 ;
  wire \output_register[14]_i_71_n_0 ;
  wire \output_register[14]_i_72_n_0 ;
  wire \output_register[14]_i_73_n_0 ;
  wire \output_register[14]_i_74_n_0 ;
  wire \output_register[14]_i_75_n_0 ;
  wire \output_register[15]_i_1_n_0 ;
  wire \output_register[15]_i_48_n_0 ;
  wire \output_register[15]_i_49_n_0 ;
  wire \output_register[15]_i_59_n_0 ;
  wire \output_register[15]_i_60_n_0 ;
  wire \output_register[15]_i_61_n_0 ;
  wire \output_register[15]_i_62_n_0 ;
  wire \output_register[15]_i_63_n_0 ;
  wire \output_register[15]_i_65_n_0 ;
  wire \output_register[15]_i_66_n_0 ;
  wire \output_register[15]_i_67_n_0 ;
  wire \output_register[15]_i_68_n_0 ;
  wire \output_register[15]_i_69_n_0 ;
  wire \output_register[15]_i_70_n_0 ;
  wire \output_register[15]_i_71_n_0 ;
  wire \output_register[15]_i_72_n_0 ;
  wire \output_register[15]_i_73_n_0 ;
  wire \output_register[15]_i_74_n_0 ;
  wire \output_register[15]_i_75_n_0 ;
  wire \output_register[15]_i_76_n_0 ;
  wire \output_register[15]_i_77_n_0 ;
  wire \output_register[15]_i_78_n_0 ;
  wire \output_register[15]_i_79_n_0 ;
  wire \output_register[15]_i_80_n_0 ;
  wire \output_register[15]_i_81_n_0 ;
  wire \output_register[2]_i_1_n_0 ;
  wire \output_register[3]_i_1_n_0 ;
  wire \output_register[4]_i_1_n_0 ;
  wire \output_register[5]_i_1_n_0 ;
  wire \output_register[6]_i_1_n_0 ;
  wire \output_register[7]_i_1_n_0 ;
  wire \output_register[8]_i_1_n_0 ;
  wire \output_register[9]_i_1_n_0 ;
  wire [3:0]\output_register_reg[11]_0 ;
  wire [0:0]\output_register_reg[14]_0 ;
  wire [3:0]\output_register_reg[14]_1 ;
  wire [3:0]\output_register_reg[14]_2 ;
  wire [3:0]\output_register_reg[14]_3 ;
  wire [3:0]\output_register_reg[14]_4 ;
  wire [2:0]\output_register_reg[14]_5 ;
  wire \output_register_reg[14]_i_57_n_0 ;
  wire \output_register_reg[14]_i_57_n_1 ;
  wire \output_register_reg[14]_i_57_n_2 ;
  wire \output_register_reg[14]_i_57_n_3 ;
  wire \output_register_reg[14]_i_63_n_0 ;
  wire \output_register_reg[14]_i_63_n_1 ;
  wire \output_register_reg[14]_i_63_n_2 ;
  wire \output_register_reg[14]_i_63_n_3 ;
  wire \output_register_reg[14]_i_64_n_0 ;
  wire \output_register_reg[14]_i_64_n_1 ;
  wire \output_register_reg[14]_i_64_n_2 ;
  wire \output_register_reg[14]_i_64_n_3 ;
  wire \output_register_reg[14]_i_64_n_4 ;
  wire \output_register_reg[14]_i_64_n_5 ;
  wire \output_register_reg[14]_i_64_n_6 ;
  wire \output_register_reg[14]_i_64_n_7 ;
  wire [0:0]\output_register_reg[15]_0 ;
  wire [0:0]\output_register_reg[15]_i_27 ;
  wire \output_register_reg[15]_i_37_n_1 ;
  wire \output_register_reg[15]_i_37_n_2 ;
  wire \output_register_reg[15]_i_37_n_3 ;
  wire \output_register_reg[15]_i_44_n_0 ;
  wire \output_register_reg[15]_i_44_n_1 ;
  wire \output_register_reg[15]_i_44_n_2 ;
  wire \output_register_reg[15]_i_44_n_3 ;
  wire \output_register_reg[15]_i_56_n_0 ;
  wire \output_register_reg[15]_i_56_n_1 ;
  wire \output_register_reg[15]_i_56_n_2 ;
  wire \output_register_reg[15]_i_56_n_3 ;
  wire \output_register_reg[15]_i_57_n_0 ;
  wire \output_register_reg[15]_i_57_n_1 ;
  wire \output_register_reg[15]_i_57_n_2 ;
  wire \output_register_reg[15]_i_57_n_3 ;
  wire \output_register_reg[15]_i_57_n_4 ;
  wire \output_register_reg[15]_i_57_n_5 ;
  wire \output_register_reg[15]_i_57_n_6 ;
  wire \output_register_reg[15]_i_57_n_7 ;
  wire \output_register_reg[15]_i_58_n_0 ;
  wire \output_register_reg[15]_i_58_n_1 ;
  wire \output_register_reg[15]_i_58_n_2 ;
  wire \output_register_reg[15]_i_58_n_3 ;
  wire \output_register_reg[15]_i_58_n_4 ;
  wire \output_register_reg[15]_i_58_n_5 ;
  wire \output_register_reg[15]_i_58_n_6 ;
  wire \output_register_reg[15]_i_58_n_7 ;
  wire \output_register_reg[15]_i_64_n_0 ;
  wire \output_register_reg[15]_i_64_n_1 ;
  wire \output_register_reg[15]_i_64_n_2 ;
  wire \output_register_reg[15]_i_64_n_3 ;
  wire \output_register_reg[15]_i_64_n_4 ;
  wire \output_register_reg[15]_i_64_n_5 ;
  wire \output_register_reg[15]_i_64_n_6 ;
  wire \output_register_reg[15]_i_64_n_7 ;
  wire [1:0]\output_register_reg[3]_0 ;
  wire [3:0]\output_register_reg[7]_0 ;
  wire p_0_in141_in;
  wire p_0_in51_in;
  wire p_0_in96_in;
  wire p_1_in0;
  wire p_1_in121_in;
  wire p_1_in36_in;
  wire p_1_in81_in;
  wire [15:0]p_1_in__4;
  wire [15:0]p_1_in__5;
  wire [15:0]p_1_in__6;
  wire \sos_pipeline1[11]_i_10_n_0 ;
  wire \sos_pipeline1[11]_i_11_n_0 ;
  wire \sos_pipeline1[11]_i_12_n_0 ;
  wire \sos_pipeline1[11]_i_13_n_0 ;
  wire \sos_pipeline1[11]_i_14_n_0 ;
  wire \sos_pipeline1[11]_i_15_n_0 ;
  wire \sos_pipeline1[11]_i_16_n_0 ;
  wire \sos_pipeline1[11]_i_17_n_0 ;
  wire \sos_pipeline1[11]_i_5_n_0 ;
  wire \sos_pipeline1[11]_i_6_n_0 ;
  wire \sos_pipeline1[11]_i_7_n_0 ;
  wire \sos_pipeline1[11]_i_8_n_0 ;
  wire \sos_pipeline1[11]_i_9_n_0 ;
  wire \sos_pipeline1[15]_i_4_n_0 ;
  wire \sos_pipeline1[15]_i_6_n_0 ;
  wire \sos_pipeline1[15]_i_7_n_0 ;
  wire \sos_pipeline1[15]_i_8_n_0 ;
  wire \sos_pipeline1[3]_i_10_n_0 ;
  wire \sos_pipeline1[3]_i_11_n_0 ;
  wire \sos_pipeline1[3]_i_12_n_0 ;
  wire \sos_pipeline1[3]_i_13_n_0 ;
  wire \sos_pipeline1[3]_i_14_n_0 ;
  wire \sos_pipeline1[3]_i_15_n_0 ;
  wire \sos_pipeline1[3]_i_16_n_0 ;
  wire \sos_pipeline1[3]_i_3_n_0 ;
  wire \sos_pipeline1[3]_i_6_n_0 ;
  wire \sos_pipeline1[3]_i_7_n_0 ;
  wire \sos_pipeline1[3]_i_8_n_0 ;
  wire \sos_pipeline1[3]_i_9_n_0 ;
  wire \sos_pipeline1[7]_i_10_n_0 ;
  wire \sos_pipeline1[7]_i_11_n_0 ;
  wire \sos_pipeline1[7]_i_4_n_0 ;
  wire \sos_pipeline1[7]_i_5_n_0 ;
  wire \sos_pipeline1[7]_i_6_n_0 ;
  wire \sos_pipeline1[7]_i_7_n_0 ;
  wire \sos_pipeline1[7]_i_8_n_0 ;
  wire \sos_pipeline1[7]_i_9_n_0 ;
  wire [0:0]\sos_pipeline1_reg[10]_0 ;
  wire \sos_pipeline1_reg[11]_i_1_n_0 ;
  wire \sos_pipeline1_reg[11]_i_1_n_1 ;
  wire \sos_pipeline1_reg[11]_i_1_n_2 ;
  wire \sos_pipeline1_reg[11]_i_1_n_3 ;
  wire \sos_pipeline1_reg[11]_i_1_n_4 ;
  wire \sos_pipeline1_reg[11]_i_1_n_5 ;
  wire \sos_pipeline1_reg[11]_i_1_n_6 ;
  wire \sos_pipeline1_reg[11]_i_1_n_7 ;
  wire \sos_pipeline1_reg[11]_i_2_n_0 ;
  wire \sos_pipeline1_reg[11]_i_2_n_1 ;
  wire \sos_pipeline1_reg[11]_i_2_n_2 ;
  wire \sos_pipeline1_reg[11]_i_2_n_3 ;
  wire \sos_pipeline1_reg[11]_i_2_n_4 ;
  wire \sos_pipeline1_reg[11]_i_2_n_5 ;
  wire \sos_pipeline1_reg[11]_i_2_n_6 ;
  wire \sos_pipeline1_reg[11]_i_2_n_7 ;
  wire \sos_pipeline1_reg[11]_i_3_n_0 ;
  wire \sos_pipeline1_reg[11]_i_3_n_1 ;
  wire \sos_pipeline1_reg[11]_i_3_n_2 ;
  wire \sos_pipeline1_reg[11]_i_3_n_3 ;
  wire \sos_pipeline1_reg[11]_i_3_n_4 ;
  wire \sos_pipeline1_reg[11]_i_3_n_5 ;
  wire \sos_pipeline1_reg[11]_i_3_n_6 ;
  wire \sos_pipeline1_reg[11]_i_3_n_7 ;
  wire \sos_pipeline1_reg[11]_i_4_n_0 ;
  wire \sos_pipeline1_reg[11]_i_4_n_1 ;
  wire \sos_pipeline1_reg[11]_i_4_n_2 ;
  wire \sos_pipeline1_reg[11]_i_4_n_3 ;
  wire \sos_pipeline1_reg[11]_i_4_n_4 ;
  wire \sos_pipeline1_reg[11]_i_4_n_5 ;
  wire \sos_pipeline1_reg[11]_i_4_n_6 ;
  wire \sos_pipeline1_reg[11]_i_4_n_7 ;
  wire [3:0]\sos_pipeline1_reg[14]_0 ;
  wire [3:0]\sos_pipeline1_reg[14]_1 ;
  wire [2:0]\sos_pipeline1_reg[14]_2 ;
  wire [0:0]\sos_pipeline1_reg[14]_3 ;
  wire \sos_pipeline1_reg[14]_i_1_n_0 ;
  wire \sos_pipeline1_reg[14]_i_1_n_1 ;
  wire \sos_pipeline1_reg[14]_i_1_n_2 ;
  wire \sos_pipeline1_reg[14]_i_1_n_3 ;
  wire \sos_pipeline1_reg[14]_i_1_n_5 ;
  wire \sos_pipeline1_reg[14]_i_1_n_6 ;
  wire \sos_pipeline1_reg[14]_i_1_n_7 ;
  wire [0:0]\sos_pipeline1_reg[15]_0 ;
  wire \sos_pipeline1_reg[15]_i_1_n_7 ;
  wire \sos_pipeline1_reg[15]_i_2_n_1 ;
  wire \sos_pipeline1_reg[15]_i_2_n_2 ;
  wire \sos_pipeline1_reg[15]_i_2_n_3 ;
  wire \sos_pipeline1_reg[15]_i_2_n_4 ;
  wire \sos_pipeline1_reg[15]_i_2_n_5 ;
  wire \sos_pipeline1_reg[15]_i_2_n_6 ;
  wire \sos_pipeline1_reg[15]_i_2_n_7 ;
  wire \sos_pipeline1_reg[3]_i_1_n_0 ;
  wire \sos_pipeline1_reg[3]_i_1_n_1 ;
  wire \sos_pipeline1_reg[3]_i_1_n_2 ;
  wire \sos_pipeline1_reg[3]_i_1_n_3 ;
  wire \sos_pipeline1_reg[3]_i_1_n_4 ;
  wire \sos_pipeline1_reg[3]_i_1_n_5 ;
  wire \sos_pipeline1_reg[3]_i_1_n_6 ;
  wire \sos_pipeline1_reg[3]_i_1_n_7 ;
  wire \sos_pipeline1_reg[3]_i_2_n_0 ;
  wire \sos_pipeline1_reg[3]_i_2_n_1 ;
  wire \sos_pipeline1_reg[3]_i_2_n_2 ;
  wire \sos_pipeline1_reg[3]_i_2_n_3 ;
  wire \sos_pipeline1_reg[3]_i_2_n_4 ;
  wire \sos_pipeline1_reg[3]_i_2_n_5 ;
  wire \sos_pipeline1_reg[3]_i_2_n_6 ;
  wire \sos_pipeline1_reg[3]_i_2_n_7 ;
  wire \sos_pipeline1_reg[3]_i_4_n_0 ;
  wire \sos_pipeline1_reg[3]_i_4_n_1 ;
  wire \sos_pipeline1_reg[3]_i_4_n_2 ;
  wire \sos_pipeline1_reg[3]_i_4_n_3 ;
  wire \sos_pipeline1_reg[3]_i_4_n_4 ;
  wire \sos_pipeline1_reg[3]_i_4_n_5 ;
  wire \sos_pipeline1_reg[3]_i_4_n_6 ;
  wire \sos_pipeline1_reg[3]_i_5_n_0 ;
  wire \sos_pipeline1_reg[3]_i_5_n_1 ;
  wire \sos_pipeline1_reg[3]_i_5_n_2 ;
  wire \sos_pipeline1_reg[3]_i_5_n_3 ;
  wire \sos_pipeline1_reg[3]_i_5_n_4 ;
  wire \sos_pipeline1_reg[3]_i_5_n_5 ;
  wire \sos_pipeline1_reg[3]_i_5_n_6 ;
  wire \sos_pipeline1_reg[3]_i_5_n_7 ;
  wire [2:0]\sos_pipeline1_reg[7]_0 ;
  wire \sos_pipeline1_reg[7]_i_1_n_0 ;
  wire \sos_pipeline1_reg[7]_i_1_n_1 ;
  wire \sos_pipeline1_reg[7]_i_1_n_2 ;
  wire \sos_pipeline1_reg[7]_i_1_n_3 ;
  wire \sos_pipeline1_reg[7]_i_1_n_4 ;
  wire \sos_pipeline1_reg[7]_i_1_n_5 ;
  wire \sos_pipeline1_reg[7]_i_1_n_6 ;
  wire \sos_pipeline1_reg[7]_i_1_n_7 ;
  wire \sos_pipeline1_reg[7]_i_2_n_0 ;
  wire \sos_pipeline1_reg[7]_i_2_n_1 ;
  wire \sos_pipeline1_reg[7]_i_2_n_2 ;
  wire \sos_pipeline1_reg[7]_i_2_n_3 ;
  wire \sos_pipeline1_reg[7]_i_2_n_4 ;
  wire \sos_pipeline1_reg[7]_i_2_n_5 ;
  wire \sos_pipeline1_reg[7]_i_2_n_6 ;
  wire \sos_pipeline1_reg[7]_i_2_n_7 ;
  wire \sos_pipeline1_reg[7]_i_3_n_0 ;
  wire \sos_pipeline1_reg[7]_i_3_n_1 ;
  wire \sos_pipeline1_reg[7]_i_3_n_2 ;
  wire \sos_pipeline1_reg[7]_i_3_n_3 ;
  wire \sos_pipeline1_reg[7]_i_3_n_4 ;
  wire \sos_pipeline1_reg[7]_i_3_n_5 ;
  wire \sos_pipeline1_reg[7]_i_3_n_6 ;
  wire \sos_pipeline1_reg[7]_i_3_n_7 ;
  wire \sos_pipeline1_reg_n_0_[0] ;
  wire \sos_pipeline1_reg_n_0_[10] ;
  wire \sos_pipeline1_reg_n_0_[11] ;
  wire \sos_pipeline1_reg_n_0_[12] ;
  wire \sos_pipeline1_reg_n_0_[13] ;
  wire \sos_pipeline1_reg_n_0_[14] ;
  wire \sos_pipeline1_reg_n_0_[1] ;
  wire \sos_pipeline1_reg_n_0_[2] ;
  wire \sos_pipeline1_reg_n_0_[3] ;
  wire \sos_pipeline1_reg_n_0_[4] ;
  wire \sos_pipeline1_reg_n_0_[5] ;
  wire \sos_pipeline1_reg_n_0_[6] ;
  wire \sos_pipeline1_reg_n_0_[7] ;
  wire \sos_pipeline1_reg_n_0_[8] ;
  wire \sos_pipeline1_reg_n_0_[9] ;
  wire [15:0]sos_pipeline2;
  wire \sos_pipeline2[11]_i_10_n_0 ;
  wire \sos_pipeline2[11]_i_11_n_0 ;
  wire \sos_pipeline2[11]_i_12_n_0 ;
  wire \sos_pipeline2[11]_i_13_n_0 ;
  wire \sos_pipeline2[11]_i_14_n_0 ;
  wire \sos_pipeline2[11]_i_15_n_0 ;
  wire \sos_pipeline2[11]_i_16_n_0 ;
  wire \sos_pipeline2[11]_i_17_n_0 ;
  wire \sos_pipeline2[11]_i_5_n_0 ;
  wire \sos_pipeline2[11]_i_6_n_0 ;
  wire \sos_pipeline2[11]_i_7_n_0 ;
  wire \sos_pipeline2[11]_i_8_n_0 ;
  wire \sos_pipeline2[11]_i_9_n_0 ;
  wire \sos_pipeline2[15]_i_4_n_0 ;
  wire \sos_pipeline2[15]_i_6_n_0 ;
  wire \sos_pipeline2[15]_i_7_n_0 ;
  wire \sos_pipeline2[15]_i_8_n_0 ;
  wire \sos_pipeline2[3]_i_10_n_0 ;
  wire \sos_pipeline2[3]_i_11_n_0 ;
  wire \sos_pipeline2[3]_i_12_n_0 ;
  wire \sos_pipeline2[3]_i_13_n_0 ;
  wire \sos_pipeline2[3]_i_14_n_0 ;
  wire \sos_pipeline2[3]_i_15_n_0 ;
  wire \sos_pipeline2[3]_i_16_n_0 ;
  wire \sos_pipeline2[3]_i_3_n_0 ;
  wire \sos_pipeline2[3]_i_6_n_0 ;
  wire \sos_pipeline2[3]_i_7_n_0 ;
  wire \sos_pipeline2[3]_i_8_n_0 ;
  wire \sos_pipeline2[3]_i_9_n_0 ;
  wire \sos_pipeline2[7]_i_10_n_0 ;
  wire \sos_pipeline2[7]_i_11_n_0 ;
  wire \sos_pipeline2[7]_i_4_n_0 ;
  wire \sos_pipeline2[7]_i_5_n_0 ;
  wire \sos_pipeline2[7]_i_6_n_0 ;
  wire \sos_pipeline2[7]_i_7_n_0 ;
  wire \sos_pipeline2[7]_i_8_n_0 ;
  wire \sos_pipeline2[7]_i_9_n_0 ;
  wire [2:0]\sos_pipeline2_reg[10]_0 ;
  wire \sos_pipeline2_reg[11]_i_1_n_0 ;
  wire \sos_pipeline2_reg[11]_i_1_n_1 ;
  wire \sos_pipeline2_reg[11]_i_1_n_2 ;
  wire \sos_pipeline2_reg[11]_i_1_n_3 ;
  wire \sos_pipeline2_reg[11]_i_1_n_4 ;
  wire \sos_pipeline2_reg[11]_i_1_n_5 ;
  wire \sos_pipeline2_reg[11]_i_1_n_6 ;
  wire \sos_pipeline2_reg[11]_i_1_n_7 ;
  wire \sos_pipeline2_reg[11]_i_2_n_0 ;
  wire \sos_pipeline2_reg[11]_i_2_n_1 ;
  wire \sos_pipeline2_reg[11]_i_2_n_2 ;
  wire \sos_pipeline2_reg[11]_i_2_n_3 ;
  wire \sos_pipeline2_reg[11]_i_2_n_4 ;
  wire \sos_pipeline2_reg[11]_i_2_n_5 ;
  wire \sos_pipeline2_reg[11]_i_2_n_6 ;
  wire \sos_pipeline2_reg[11]_i_2_n_7 ;
  wire \sos_pipeline2_reg[11]_i_3_n_0 ;
  wire \sos_pipeline2_reg[11]_i_3_n_1 ;
  wire \sos_pipeline2_reg[11]_i_3_n_2 ;
  wire \sos_pipeline2_reg[11]_i_3_n_3 ;
  wire \sos_pipeline2_reg[11]_i_3_n_4 ;
  wire \sos_pipeline2_reg[11]_i_3_n_5 ;
  wire \sos_pipeline2_reg[11]_i_3_n_6 ;
  wire \sos_pipeline2_reg[11]_i_3_n_7 ;
  wire \sos_pipeline2_reg[11]_i_4_n_0 ;
  wire \sos_pipeline2_reg[11]_i_4_n_1 ;
  wire \sos_pipeline2_reg[11]_i_4_n_2 ;
  wire \sos_pipeline2_reg[11]_i_4_n_3 ;
  wire \sos_pipeline2_reg[11]_i_4_n_4 ;
  wire \sos_pipeline2_reg[11]_i_4_n_5 ;
  wire \sos_pipeline2_reg[11]_i_4_n_6 ;
  wire \sos_pipeline2_reg[11]_i_4_n_7 ;
  wire [3:0]\sos_pipeline2_reg[14]_0 ;
  wire [3:0]\sos_pipeline2_reg[14]_1 ;
  wire \sos_pipeline2_reg[14]_i_1_n_0 ;
  wire \sos_pipeline2_reg[14]_i_1_n_1 ;
  wire \sos_pipeline2_reg[14]_i_1_n_2 ;
  wire \sos_pipeline2_reg[14]_i_1_n_3 ;
  wire \sos_pipeline2_reg[14]_i_1_n_5 ;
  wire \sos_pipeline2_reg[14]_i_1_n_6 ;
  wire \sos_pipeline2_reg[14]_i_1_n_7 ;
  wire [0:0]\sos_pipeline2_reg[15]_0 ;
  wire [0:0]\sos_pipeline2_reg[15]_1 ;
  wire \sos_pipeline2_reg[15]_i_1_n_7 ;
  wire \sos_pipeline2_reg[15]_i_2_n_1 ;
  wire \sos_pipeline2_reg[15]_i_2_n_2 ;
  wire \sos_pipeline2_reg[15]_i_2_n_3 ;
  wire \sos_pipeline2_reg[15]_i_2_n_4 ;
  wire \sos_pipeline2_reg[15]_i_2_n_5 ;
  wire \sos_pipeline2_reg[15]_i_2_n_6 ;
  wire \sos_pipeline2_reg[15]_i_2_n_7 ;
  wire \sos_pipeline2_reg[3]_i_1_n_0 ;
  wire \sos_pipeline2_reg[3]_i_1_n_1 ;
  wire \sos_pipeline2_reg[3]_i_1_n_2 ;
  wire \sos_pipeline2_reg[3]_i_1_n_3 ;
  wire \sos_pipeline2_reg[3]_i_1_n_4 ;
  wire \sos_pipeline2_reg[3]_i_1_n_5 ;
  wire \sos_pipeline2_reg[3]_i_1_n_6 ;
  wire \sos_pipeline2_reg[3]_i_1_n_7 ;
  wire \sos_pipeline2_reg[3]_i_2_n_0 ;
  wire \sos_pipeline2_reg[3]_i_2_n_1 ;
  wire \sos_pipeline2_reg[3]_i_2_n_2 ;
  wire \sos_pipeline2_reg[3]_i_2_n_3 ;
  wire \sos_pipeline2_reg[3]_i_2_n_4 ;
  wire \sos_pipeline2_reg[3]_i_2_n_5 ;
  wire \sos_pipeline2_reg[3]_i_2_n_6 ;
  wire \sos_pipeline2_reg[3]_i_2_n_7 ;
  wire \sos_pipeline2_reg[3]_i_4_n_0 ;
  wire \sos_pipeline2_reg[3]_i_4_n_1 ;
  wire \sos_pipeline2_reg[3]_i_4_n_2 ;
  wire \sos_pipeline2_reg[3]_i_4_n_3 ;
  wire \sos_pipeline2_reg[3]_i_4_n_4 ;
  wire \sos_pipeline2_reg[3]_i_4_n_5 ;
  wire \sos_pipeline2_reg[3]_i_4_n_6 ;
  wire \sos_pipeline2_reg[3]_i_5_n_0 ;
  wire \sos_pipeline2_reg[3]_i_5_n_1 ;
  wire \sos_pipeline2_reg[3]_i_5_n_2 ;
  wire \sos_pipeline2_reg[3]_i_5_n_3 ;
  wire \sos_pipeline2_reg[3]_i_5_n_4 ;
  wire \sos_pipeline2_reg[3]_i_5_n_5 ;
  wire \sos_pipeline2_reg[3]_i_5_n_6 ;
  wire \sos_pipeline2_reg[3]_i_5_n_7 ;
  wire [1:0]\sos_pipeline2_reg[4]_0 ;
  wire [1:0]\sos_pipeline2_reg[6]_0 ;
  wire \sos_pipeline2_reg[7]_i_1_n_0 ;
  wire \sos_pipeline2_reg[7]_i_1_n_1 ;
  wire \sos_pipeline2_reg[7]_i_1_n_2 ;
  wire \sos_pipeline2_reg[7]_i_1_n_3 ;
  wire \sos_pipeline2_reg[7]_i_1_n_4 ;
  wire \sos_pipeline2_reg[7]_i_1_n_5 ;
  wire \sos_pipeline2_reg[7]_i_1_n_6 ;
  wire \sos_pipeline2_reg[7]_i_1_n_7 ;
  wire \sos_pipeline2_reg[7]_i_2_n_0 ;
  wire \sos_pipeline2_reg[7]_i_2_n_1 ;
  wire \sos_pipeline2_reg[7]_i_2_n_2 ;
  wire \sos_pipeline2_reg[7]_i_2_n_3 ;
  wire \sos_pipeline2_reg[7]_i_2_n_4 ;
  wire \sos_pipeline2_reg[7]_i_2_n_5 ;
  wire \sos_pipeline2_reg[7]_i_2_n_6 ;
  wire \sos_pipeline2_reg[7]_i_2_n_7 ;
  wire \sos_pipeline2_reg[7]_i_3_n_0 ;
  wire \sos_pipeline2_reg[7]_i_3_n_1 ;
  wire \sos_pipeline2_reg[7]_i_3_n_2 ;
  wire \sos_pipeline2_reg[7]_i_3_n_3 ;
  wire \sos_pipeline2_reg[7]_i_3_n_4 ;
  wire \sos_pipeline2_reg[7]_i_3_n_5 ;
  wire \sos_pipeline2_reg[7]_i_3_n_6 ;
  wire \sos_pipeline2_reg[7]_i_3_n_7 ;
  wire [15:0]typeconvert1;
  wire [15:0]typeconvert2;
  wire [15:0]typeconvert3;
  wire [3:3]\NLW_delay_section1_reg[0][14]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section1_reg[0][15]_i_18_CO_UNCONNECTED ;
  wire [3:2]\NLW_delay_section1_reg[0][15]_i_18_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_section1_reg[0][15]_i_181_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section1_reg[0][15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section1_reg[0][15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section1_reg[0][15]_i_25_CO_UNCONNECTED ;
  wire [3:2]\NLW_delay_section1_reg[0][15]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section1_reg[0][15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_section1_reg[0][15]_i_4_O_UNCONNECTED ;
  wire [2:2]\NLW_delay_section1_reg[0][15]_i_51_CO_UNCONNECTED ;
  wire [3:3]\NLW_delay_section1_reg[0][15]_i_51_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section1_reg[0][15]_i_89_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section1_reg[0][15]_i_89_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_section1_reg[0][15]_i_90_CO_UNCONNECTED ;
  wire [0:0]\NLW_delay_section1_reg[0][3]_i_26_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_section2_reg[0][14]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_116_CO_UNCONNECTED ;
  wire [3:2]\NLW_delay_section2_reg[0][15]_i_116_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_section2_reg[0][15]_i_131_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_16_CO_UNCONNECTED ;
  wire [3:2]\NLW_delay_section2_reg[0][15]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section2_reg[0][15]_i_23_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_23_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_section2_reg[0][15]_i_39_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section2_reg[0][15]_i_40_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section2_reg[0][15]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_76_CO_UNCONNECTED ;
  wire [3:2]\NLW_delay_section2_reg[0][15]_i_76_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_77_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_section2_reg[0][15]_i_77_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_section2_reg[0][15]_i_78_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section2_reg[0][15]_i_9_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_section2_reg[0][15]_i_9_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_section3_reg[0][14]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_124_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_section3_reg[0][15]_i_124_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_17_CO_UNCONNECTED ;
  wire [3:2]\NLW_delay_section3_reg[0][15]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section3_reg[0][15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_24_CO_UNCONNECTED ;
  wire [3:2]\NLW_delay_section3_reg[0][15]_i_24_O_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_section3_reg[0][15]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_section3_reg[0][15]_i_43_O_UNCONNECTED ;
  wire [3:3]\NLW_delay_section3_reg[0][15]_i_44_CO_UNCONNECTED ;
  wire [3:0]\NLW_delay_section3_reg[0][15]_i_76_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section3_reg[0][15]_i_77_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_77_O_UNCONNECTED ;
  wire [3:0]\NLW_delay_section3_reg[0][15]_i_78_CO_UNCONNECTED ;
  wire [3:1]\NLW_delay_section3_reg[0][15]_i_78_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_section3_reg[0][3]_i_113_O_UNCONNECTED ;
  wire [0:0]\NLW_delay_section3_reg[0][3]_i_46_O_UNCONNECTED ;
  wire [0:0]\NLW_output_register_reg[14]_i_63_O_UNCONNECTED ;
  wire [3:3]\NLW_output_register_reg[15]_i_37_CO_UNCONNECTED ;
  wire [3:0]\NLW_output_register_reg[15]_i_45_CO_UNCONNECTED ;
  wire [3:1]\NLW_output_register_reg[15]_i_45_O_UNCONNECTED ;
  wire [3:3]\NLW_sos_pipeline1_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sos_pipeline1_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sos_pipeline1_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sos_pipeline1_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sos_pipeline1_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_sos_pipeline1_reg[15]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_sos_pipeline1_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_sos_pipeline2_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_sos_pipeline2_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sos_pipeline2_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sos_pipeline2_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sos_pipeline2_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_sos_pipeline2_reg[15]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_sos_pipeline2_reg[3]_i_4_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][0]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][3]_i_2_n_7 ),
        .O(typeconvert1[0]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][10]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][11]_i_2_n_5 ),
        .O(typeconvert1[10]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][11]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][11]_i_2_n_4 ),
        .O(typeconvert1[11]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][12]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][14]_i_2_n_7 ),
        .O(typeconvert1[12]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][13]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][14]_i_2_n_6 ),
        .O(typeconvert1[13]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][14]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][14]_i_2_n_5 ),
        .O(typeconvert1[14]));
  LUT5 #(
    .INIT(32'h0EEE0E0E)) 
    \delay_section1[0][15]_i_1 
       (.I0(\delay_section1_reg[0][15]_i_2_n_7 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .O(typeconvert1[15]));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    \delay_section1[0][15]_i_100 
       (.I0(\delay_section1_reg[0][15]_i_84_n_7 ),
        .I1(\delay_section1_reg[1]_1 [12]),
        .I2(\delay_section1_reg[0][15]_i_84_n_6 ),
        .I3(\delay_section1_reg[1]_1 [13]),
        .O(\delay_section1[0][15]_i_100_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    \delay_section1[0][15]_i_101 
       (.I0(\delay_section1_reg[0][15]_i_116_n_4 ),
        .I1(\delay_section1_reg[1]_1 [11]),
        .I2(\delay_section1_reg[0][15]_i_84_n_7 ),
        .I3(\delay_section1_reg[1]_1 [12]),
        .O(\delay_section1[0][15]_i_101_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    \delay_section1[0][15]_i_102 
       (.I0(\delay_section1_reg[0][15]_i_116_n_5 ),
        .I1(\delay_section1_reg[1]_1 [10]),
        .I2(\delay_section1_reg[0][15]_i_116_n_4 ),
        .I3(\delay_section1_reg[1]_1 [11]),
        .O(\delay_section1[0][15]_i_102_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section1[0][15]_i_103 
       (.I0(\delay_section1[0][15]_i_99_n_0 ),
        .I1(\delay_section1_reg[1]_1 [15]),
        .I2(\delay_section1_reg[0][15]_i_84_n_4 ),
        .I3(\delay_section1_reg[1]_1 [14]),
        .I4(\delay_section1_reg[0][15]_i_84_n_5 ),
        .O(\delay_section1[0][15]_i_103_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \delay_section1[0][15]_i_104 
       (.I0(\delay_section1_reg[0][15]_i_84_n_6 ),
        .I1(\delay_section1_reg[1]_1 [13]),
        .I2(\delay_section1_reg[0][15]_i_84_n_5 ),
        .I3(\delay_section1_reg[1]_1 [14]),
        .I4(\delay_section1[0][15]_i_100_n_0 ),
        .O(\delay_section1[0][15]_i_104_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \delay_section1[0][15]_i_105 
       (.I0(\delay_section1_reg[0][15]_i_84_n_7 ),
        .I1(\delay_section1_reg[1]_1 [12]),
        .I2(\delay_section1_reg[0][15]_i_84_n_6 ),
        .I3(\delay_section1_reg[1]_1 [13]),
        .I4(\delay_section1[0][15]_i_101_n_0 ),
        .O(\delay_section1[0][15]_i_105_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \delay_section1[0][15]_i_106 
       (.I0(\delay_section1_reg[0][15]_i_116_n_4 ),
        .I1(\delay_section1_reg[1]_1 [11]),
        .I2(\delay_section1_reg[0][15]_i_84_n_7 ),
        .I3(\delay_section1_reg[1]_1 [12]),
        .I4(\delay_section1[0][15]_i_102_n_0 ),
        .O(\delay_section1[0][15]_i_106_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \delay_section1[0][15]_i_108 
       (.I0(\delay_section1_reg[0][15]_i_116_n_5 ),
        .I1(\delay_section1_reg[1]_1 [10]),
        .I2(\delay_section1_reg[1]_1 [15]),
        .O(\delay_section1[0][15]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section1[0][15]_i_109 
       (.I0(\delay_section1_reg[1]_1 [15]),
        .I1(\delay_section1_reg[0][15]_i_116_n_5 ),
        .I2(\delay_section1_reg[1]_1 [10]),
        .O(\delay_section1[0][15]_i_109_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section1[0][15]_i_110 
       (.I0(\delay_section1_reg[1]_1 [8]),
        .I1(\delay_section1_reg[0][15]_i_116_n_7 ),
        .I2(\delay_section1_reg[1]_1 [13]),
        .O(\delay_section1[0][15]_i_110_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section1[0][15]_i_111 
       (.I0(\delay_section1_reg[0][15]_i_162_n_4 ),
        .I1(\delay_section1_reg[1]_1 [7]),
        .I2(\delay_section1_reg[1]_1 [12]),
        .O(\delay_section1[0][15]_i_111_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \delay_section1[0][15]_i_112 
       (.I0(\delay_section1_reg[0][15]_i_116_n_5 ),
        .I1(\delay_section1_reg[1]_1 [10]),
        .I2(\delay_section1_reg[0][15]_i_116_n_4 ),
        .I3(\delay_section1_reg[1]_1 [11]),
        .I4(\delay_section1[0][15]_i_108_n_0 ),
        .O(\delay_section1[0][15]_i_112_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \delay_section1[0][15]_i_113 
       (.I0(\delay_section1_reg[1]_1 [10]),
        .I1(\delay_section1_reg[0][15]_i_116_n_5 ),
        .I2(\delay_section1_reg[1]_1 [15]),
        .I3(\delay_section1_reg[1]_1 [14]),
        .I4(\delay_section1_reg[0][15]_i_116_n_6 ),
        .I5(\delay_section1_reg[1]_1 [9]),
        .O(\delay_section1[0][15]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][15]_i_114 
       (.I0(\delay_section1[0][15]_i_110_n_0 ),
        .I1(\delay_section1_reg[1]_1 [9]),
        .I2(\delay_section1_reg[0][15]_i_116_n_6 ),
        .I3(\delay_section1_reg[1]_1 [14]),
        .O(\delay_section1[0][15]_i_114_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][15]_i_115 
       (.I0(\delay_section1_reg[1]_1 [8]),
        .I1(\delay_section1_reg[0][15]_i_116_n_7 ),
        .I2(\delay_section1_reg[1]_1 [13]),
        .I3(\delay_section1[0][15]_i_111_n_0 ),
        .O(\delay_section1[0][15]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_117 
       (.I0(\delay_section1_reg[1]_1 [9]),
        .I1(\delay_section1_reg[1]_1 [10]),
        .O(\delay_section1[0][15]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_118 
       (.I0(\delay_section1_reg[1]_1 [8]),
        .I1(\delay_section1_reg[1]_1 [9]),
        .O(\delay_section1[0][15]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_119 
       (.I0(\delay_section1_reg[1]_1 [7]),
        .I1(\delay_section1_reg[1]_1 [8]),
        .O(\delay_section1[0][15]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_120 
       (.I0(\delay_section1_reg[1]_1 [6]),
        .I1(\delay_section1_reg[1]_1 [7]),
        .O(\delay_section1[0][15]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_121 
       (.I0(\delay_section1_reg[1]_1 [14]),
        .I1(\delay_section1_reg[1]_1 [15]),
        .O(\delay_section1[0][15]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_123 
       (.I0(input_register[12]),
        .I1(input_register[15]),
        .O(\delay_section1[0][15]_i_123_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_124 
       (.I0(input_register[11]),
        .I1(input_register[12]),
        .O(\delay_section1[0][15]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_125 
       (.I0(input_register[10]),
        .I1(input_register[11]),
        .O(\delay_section1[0][15]_i_125_n_0 ));
  LUT5 #(
    .INIT(32'h60660060)) 
    \delay_section1[0][15]_i_126 
       (.I0(\delay_section1_reg[0]_0 [14]),
        .I1(\delay_section1_reg[0]_0 [10]),
        .I2(\delay_section1_reg[0]_0 [15]),
        .I3(\delay_section1_reg[0]_0 [9]),
        .I4(\delay_section1_reg[0]_0 [13]),
        .O(\delay_section1[0][15]_i_126_n_0 ));
  LUT6 #(
    .INIT(64'h2B022B2BFFBFFFFF)) 
    \delay_section1[0][15]_i_127 
       (.I0(\delay_section1_reg[0]_0 [12]),
        .I1(\delay_section1_reg[0]_0 [14]),
        .I2(\delay_section1_reg[0]_0 [8]),
        .I3(\delay_section1_reg[0]_0 [11]),
        .I4(\delay_section1_reg[0]_0 [13]),
        .I5(\delay_section1[0][15]_i_178_n_0 ),
        .O(\delay_section1[0][15]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h0000000045DFDF45)) 
    \delay_section1[0][15]_i_128 
       (.I0(\delay_section1_reg[0]_0 [7]),
        .I1(\delay_section1_reg[0]_0 [10]),
        .I2(\delay_section1_reg[0]_0 [12]),
        .I3(\delay_section1_reg[0]_0 [13]),
        .I4(\delay_section1_reg[0]_0 [11]),
        .I5(\delay_section1[0][15]_i_179_n_0 ),
        .O(\delay_section1[0][15]_i_128_n_0 ));
  LUT5 #(
    .INIT(32'hF4400BBF)) 
    \delay_section1[0][15]_i_129 
       (.I0(\delay_section1_reg[0]_0 [14]),
        .I1(\delay_section1_reg[0]_0 [10]),
        .I2(\delay_section1_reg[0]_0 [15]),
        .I3(\delay_section1_reg[0]_0 [11]),
        .I4(\delay_section1_reg[0]_0 [12]),
        .O(\delay_section1[0][15]_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section1[0][15]_i_130 
       (.I0(\delay_section1[0][15]_i_126_n_0 ),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [15]),
        .I3(\delay_section1_reg[0]_0 [10]),
        .I4(\delay_section1_reg[0]_0 [14]),
        .O(\delay_section1[0][15]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \delay_section1[0][15]_i_131 
       (.I0(\delay_section1[0][15]_i_127_n_0 ),
        .I1(\delay_section1_reg[0]_0 [13]),
        .I2(\delay_section1_reg[0]_0 [9]),
        .I3(\delay_section1_reg[0]_0 [15]),
        .I4(\delay_section1_reg[0]_0 [10]),
        .I5(\delay_section1_reg[0]_0 [14]),
        .O(\delay_section1[0][15]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h6559599A9AA6A665)) 
    \delay_section1[0][15]_i_132 
       (.I0(\delay_section1[0][15]_i_128_n_0 ),
        .I1(\delay_section1_reg[0]_0 [12]),
        .I2(\delay_section1_reg[0]_0 [14]),
        .I3(\delay_section1_reg[0]_0 [8]),
        .I4(\delay_section1[0][15]_i_180_n_0 ),
        .I5(\delay_section1[0][15]_i_178_n_0 ),
        .O(\delay_section1[0][15]_i_132_n_0 ));
  LUT6 #(
    .INIT(64'h8228288282288228)) 
    \delay_section1[0][15]_i_138 
       (.I0(\delay_section1[0][15]_i_184_n_0 ),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [13]),
        .I3(\delay_section1_reg[0]_0 [7]),
        .I4(\delay_section1_reg[0]_0 [10]),
        .I5(\delay_section1_reg[0]_0 [12]),
        .O(\delay_section1[0][15]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h6996966969966996)) 
    \delay_section1[0][15]_i_139 
       (.I0(\delay_section1[0][15]_i_184_n_0 ),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [13]),
        .I3(\delay_section1_reg[0]_0 [7]),
        .I4(\delay_section1_reg[0]_0 [10]),
        .I5(\delay_section1_reg[0]_0 [12]),
        .O(\delay_section1[0][15]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \delay_section1[0][15]_i_14 
       (.I0(p_1_in__4[5]),
        .I1(p_1_in__4[4]),
        .I2(p_1_in__4[11]),
        .I3(p_1_in__4[9]),
        .O(\delay_section1[0][15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h41D7D741)) 
    \delay_section1[0][15]_i_140 
       (.I0(\delay_section1[0][15]_i_185_n_0 ),
        .I1(\delay_section1_reg[0]_0 [15]),
        .I2(\delay_section1_reg[0]_0 [5]),
        .I3(\delay_section1_reg[0]_0 [9]),
        .I4(\delay_section1_reg[0]_0 [11]),
        .O(\delay_section1[0][15]_i_140_n_0 ));
  LUT5 #(
    .INIT(32'h004D4DFF)) 
    \delay_section1[0][15]_i_141 
       (.I0(\delay_section1_reg[0]_0 [9]),
        .I1(\delay_section1_reg[0]_0 [7]),
        .I2(\delay_section1_reg[0]_0 [13]),
        .I3(\delay_section1_reg[0]_0 [4]),
        .I4(\delay_section1[0][15]_i_186_n_0 ),
        .O(\delay_section1[0][15]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'h9999966996696666)) 
    \delay_section1[0][15]_i_142 
       (.I0(\delay_section1[0][15]_i_138_n_0 ),
        .I1(\delay_section1[0][15]_i_179_n_0 ),
        .I2(\delay_section1_reg[0]_0 [11]),
        .I3(\delay_section1_reg[0]_0 [13]),
        .I4(\delay_section1[0][15]_i_187_n_0 ),
        .I5(\delay_section1_reg[0]_0 [7]),
        .O(\delay_section1[0][15]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAA9A99599959AA9A)) 
    \delay_section1[0][15]_i_143 
       (.I0(\delay_section1[0][15]_i_139_n_0 ),
        .I1(\delay_section1_reg[0]_0 [6]),
        .I2(\delay_section1_reg[0]_0 [15]),
        .I3(\delay_section1_reg[0]_0 [5]),
        .I4(\delay_section1_reg[0]_0 [12]),
        .I5(\delay_section1_reg[0]_0 [10]),
        .O(\delay_section1[0][15]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hF609609F9F60F609)) 
    \delay_section1[0][15]_i_144 
       (.I0(\delay_section1_reg[0]_0 [5]),
        .I1(\delay_section1_reg[0]_0 [15]),
        .I2(\delay_section1[0][15]_i_185_n_0 ),
        .I3(\delay_section1[0][15]_i_188_n_0 ),
        .I4(\delay_section1_reg[0]_0 [11]),
        .I5(\delay_section1_reg[0]_0 [9]),
        .O(\delay_section1[0][15]_i_144_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \delay_section1[0][15]_i_145 
       (.I0(\delay_section1[0][15]_i_141_n_0 ),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [9]),
        .I3(\delay_section1_reg[0]_0 [15]),
        .I4(\delay_section1_reg[0]_0 [5]),
        .I5(\delay_section1[0][15]_i_185_n_0 ),
        .O(\delay_section1[0][15]_i_145_n_0 ));
  LUT5 #(
    .INIT(32'h007171FF)) 
    \delay_section1[0][15]_i_146 
       (.I0(\delay_section1_reg[0]_0 [8]),
        .I1(\delay_section1_reg[0]_0 [12]),
        .I2(\delay_section1_reg[0]_0 [6]),
        .I3(\delay_section1_reg[0]_0 [3]),
        .I4(\delay_section1[0][15]_i_189_n_0 ),
        .O(\delay_section1[0][15]_i_146_n_0 ));
  LUT5 #(
    .INIT(32'h7100FF71)) 
    \delay_section1[0][15]_i_147 
       (.I0(\delay_section1_reg[0]_0 [7]),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [5]),
        .I3(\delay_section1[0][15]_i_190_n_0 ),
        .I4(\delay_section1_reg[0]_0 [2]),
        .O(\delay_section1[0][15]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h96FF96FF009696FF)) 
    \delay_section1[0][15]_i_148 
       (.I0(\delay_section1_reg[0]_0 [5]),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [7]),
        .I3(\delay_section1_reg[0]_0 [1]),
        .I4(\delay_section1_reg[0]_0 [6]),
        .I5(\delay_section1_reg[0]_0 [4]),
        .O(\delay_section1[0][15]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'h066F)) 
    \delay_section1[0][15]_i_149 
       (.I0(\delay_section1_reg[0]_0 [4]),
        .I1(\delay_section1_reg[0]_0 [6]),
        .I2(\delay_section1_reg[0]_0 [0]),
        .I3(\delay_section1_reg[0]_0 [10]),
        .O(\delay_section1[0][15]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delay_section1[0][15]_i_15 
       (.I0(p_1_in__4[8]),
        .I1(p_1_in__4[2]),
        .I2(p_1_in__4[1]),
        .I3(p_1_in__4[0]),
        .O(\delay_section1[0][15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9A5965A665A69A59)) 
    \delay_section1[0][15]_i_150 
       (.I0(\delay_section1[0][15]_i_146_n_0 ),
        .I1(\delay_section1_reg[0]_0 [9]),
        .I2(\delay_section1_reg[0]_0 [7]),
        .I3(\delay_section1_reg[0]_0 [13]),
        .I4(\delay_section1_reg[0]_0 [4]),
        .I5(\delay_section1[0][15]_i_186_n_0 ),
        .O(\delay_section1[0][15]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \delay_section1[0][15]_i_151 
       (.I0(\delay_section1[0][15]_i_147_n_0 ),
        .I1(\delay_section1_reg[0]_0 [8]),
        .I2(\delay_section1_reg[0]_0 [12]),
        .I3(\delay_section1_reg[0]_0 [6]),
        .I4(\delay_section1_reg[0]_0 [3]),
        .I5(\delay_section1[0][15]_i_189_n_0 ),
        .O(\delay_section1[0][15]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h6A5695A995A96A56)) 
    \delay_section1[0][15]_i_152 
       (.I0(\delay_section1[0][15]_i_148_n_0 ),
        .I1(\delay_section1_reg[0]_0 [7]),
        .I2(\delay_section1_reg[0]_0 [11]),
        .I3(\delay_section1_reg[0]_0 [5]),
        .I4(\delay_section1_reg[0]_0 [2]),
        .I5(\delay_section1[0][15]_i_190_n_0 ),
        .O(\delay_section1[0][15]_i_152_n_0 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \delay_section1[0][15]_i_153 
       (.I0(\delay_section1[0][15]_i_149_n_0 ),
        .I1(\delay_section1_reg[0]_0 [1]),
        .I2(\delay_section1[0][15]_i_191_n_0 ),
        .I3(\delay_section1_reg[0]_0 [6]),
        .I4(\delay_section1_reg[0]_0 [4]),
        .O(\delay_section1[0][15]_i_153_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_154 
       (.I0(\delay_section1_reg[0]_0 [6]),
        .I1(\delay_section1_reg[0]_0 [4]),
        .I2(\delay_section1_reg[0]_0 [10]),
        .I3(\delay_section1_reg[0]_0 [0]),
        .O(\delay_section1[0][15]_i_154_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \delay_section1[0][15]_i_155 
       (.I0(\delay_section1_reg[0]_0 [2]),
        .I1(\delay_section1_reg[0]_0 [8]),
        .I2(\delay_section1_reg[0]_0 [4]),
        .O(\delay_section1[0][15]_i_155_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \delay_section1[0][15]_i_156 
       (.I0(\delay_section1_reg[0]_0 [1]),
        .I1(\delay_section1_reg[0]_0 [7]),
        .I2(\delay_section1_reg[0]_0 [3]),
        .O(\delay_section1[0][15]_i_156_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section1[0][15]_i_157 
       (.I0(\delay_section1_reg[0]_0 [2]),
        .I1(\delay_section1_reg[0]_0 [0]),
        .I2(\delay_section1_reg[0]_0 [6]),
        .O(\delay_section1[0][15]_i_157_n_0 ));
  LUT4 #(
    .INIT(16'h95A9)) 
    \delay_section1[0][15]_i_158 
       (.I0(\delay_section1[0][15]_i_154_n_0 ),
        .I1(\delay_section1_reg[0]_0 [5]),
        .I2(\delay_section1_reg[0]_0 [9]),
        .I3(\delay_section1_reg[0]_0 [3]),
        .O(\delay_section1[0][15]_i_158_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_159 
       (.I0(\delay_section1[0][15]_i_155_n_0 ),
        .I1(\delay_section1_reg[0]_0 [3]),
        .I2(\delay_section1_reg[0]_0 [9]),
        .I3(\delay_section1_reg[0]_0 [5]),
        .O(\delay_section1[0][15]_i_159_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delay_section1[0][15]_i_16 
       (.I0(p_1_in__4[13]),
        .I1(p_1_in__4[7]),
        .I2(p_1_in__4[14]),
        .I3(p_1_in__4[6]),
        .O(\delay_section1[0][15]_i_16_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_160 
       (.I0(\delay_section1_reg[0]_0 [2]),
        .I1(\delay_section1_reg[0]_0 [8]),
        .I2(\delay_section1_reg[0]_0 [4]),
        .I3(\delay_section1[0][15]_i_156_n_0 ),
        .O(\delay_section1[0][15]_i_160_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_161 
       (.I0(\delay_section1_reg[0]_0 [1]),
        .I1(\delay_section1_reg[0]_0 [7]),
        .I2(\delay_section1_reg[0]_0 [3]),
        .I3(\delay_section1[0][15]_i_157_n_0 ),
        .O(\delay_section1[0][15]_i_161_n_0 ));
  LUT4 #(
    .INIT(16'hEE8E)) 
    \delay_section1[0][15]_i_163 
       (.I0(\delay_section1_reg[1]_1 [15]),
        .I1(\delay_section1_reg[1]_1 [3]),
        .I2(\delay_section1_reg[1]_1 [14]),
        .I3(\delay_section1_reg[1]_1 [2]),
        .O(\delay_section1[0][15]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \delay_section1[0][15]_i_164 
       (.I0(\delay_section1_reg[1]_1 [2]),
        .I1(\delay_section1_reg[1]_1 [1]),
        .I2(\delay_section1_reg[1]_1 [12]),
        .I3(\delay_section1_reg[1]_1 [14]),
        .O(\delay_section1[0][15]_i_164_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_165 
       (.I0(\delay_section1_reg[1]_1 [5]),
        .I1(\delay_section1_reg[1]_1 [6]),
        .O(\delay_section1[0][15]_i_165_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_166 
       (.I0(\delay_section1_reg[1]_1 [4]),
        .I1(\delay_section1_reg[1]_1 [5]),
        .O(\delay_section1[0][15]_i_166_n_0 ));
  LUT5 #(
    .INIT(32'hFBB0044F)) 
    \delay_section1[0][15]_i_167 
       (.I0(\delay_section1_reg[1]_1 [2]),
        .I1(\delay_section1_reg[1]_1 [14]),
        .I2(\delay_section1_reg[1]_1 [3]),
        .I3(\delay_section1_reg[1]_1 [15]),
        .I4(\delay_section1_reg[1]_1 [4]),
        .O(\delay_section1[0][15]_i_167_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section1[0][15]_i_168 
       (.I0(\delay_section1[0][15]_i_164_n_0 ),
        .I1(\delay_section1_reg[1]_1 [15]),
        .I2(\delay_section1_reg[1]_1 [3]),
        .I3(\delay_section1_reg[1]_1 [14]),
        .I4(\delay_section1_reg[1]_1 [2]),
        .O(\delay_section1[0][15]_i_168_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][15]_i_17 
       (.I0(\delay_section1_reg[0][15]_i_9_n_5 ),
        .I1(\delay_section1_reg[0][15]_i_9_n_6 ),
        .I2(\delay_section1_reg[0][15]_i_10_n_5 ),
        .I3(p_1_in__4[15]),
        .O(\delay_section1[0][15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hBAEABEEE)) 
    \delay_section1[0][15]_i_170 
       (.I0(input_register[9]),
        .I1(input_register[8]),
        .I2(input_register[15]),
        .I3(input_register[7]),
        .I4(input_register[12]),
        .O(\delay_section1[0][15]_i_170_n_0 ));
  LUT5 #(
    .INIT(32'h486AB795)) 
    \delay_section1[0][15]_i_171 
       (.I0(input_register[8]),
        .I1(input_register[15]),
        .I2(input_register[7]),
        .I3(input_register[12]),
        .I4(input_register[9]),
        .O(\delay_section1[0][15]_i_171_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h1F34)) 
    \delay_section1[0][15]_i_172 
       (.I0(input_register[11]),
        .I1(input_register[7]),
        .I2(input_register[15]),
        .I3(input_register[12]),
        .O(\delay_section1[0][15]_i_172_n_0 ));
  LUT5 #(
    .INIT(32'hBB6F0922)) 
    \delay_section1[0][15]_i_173 
       (.I0(input_register[11]),
        .I1(input_register[15]),
        .I2(input_register[10]),
        .I3(input_register[12]),
        .I4(input_register[6]),
        .O(\delay_section1[0][15]_i_173_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF35C00000CA3F)) 
    \delay_section1[0][15]_i_174 
       (.I0(input_register[12]),
        .I1(input_register[7]),
        .I2(input_register[15]),
        .I3(input_register[8]),
        .I4(input_register[9]),
        .I5(input_register[10]),
        .O(\delay_section1[0][15]_i_174_n_0 ));
  LUT5 #(
    .INIT(32'hAA66A555)) 
    \delay_section1[0][15]_i_175 
       (.I0(input_register[9]),
        .I1(input_register[12]),
        .I2(input_register[7]),
        .I3(input_register[15]),
        .I4(input_register[8]),
        .O(\delay_section1[0][15]_i_175_n_0 ));
  LUT5 #(
    .INIT(32'h66966999)) 
    \delay_section1[0][15]_i_176 
       (.I0(\delay_section1[0][15]_i_172_n_0 ),
        .I1(input_register[8]),
        .I2(input_register[15]),
        .I3(input_register[7]),
        .I4(input_register[12]),
        .O(\delay_section1[0][15]_i_176_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h93366CC9)) 
    \delay_section1[0][15]_i_177 
       (.I0(input_register[11]),
        .I1(input_register[7]),
        .I2(input_register[15]),
        .I3(input_register[12]),
        .I4(\delay_section1[0][15]_i_173_n_0 ),
        .O(\delay_section1[0][15]_i_177_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][15]_i_178 
       (.I0(\delay_section1_reg[0]_0 [15]),
        .I1(\delay_section1_reg[0]_0 [13]),
        .I2(\delay_section1_reg[0]_0 [9]),
        .O(\delay_section1[0][15]_i_178_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    \delay_section1[0][15]_i_179 
       (.I0(\delay_section1_reg[0]_0 [13]),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [8]),
        .I3(\delay_section1_reg[0]_0 [14]),
        .I4(\delay_section1_reg[0]_0 [12]),
        .O(\delay_section1[0][15]_i_179_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section1[0][15]_i_180 
       (.I0(\delay_section1_reg[0]_0 [13]),
        .I1(\delay_section1_reg[0]_0 [11]),
        .O(\delay_section1[0][15]_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hD00D0DD00DD0D00D)) 
    \delay_section1[0][15]_i_184 
       (.I0(\delay_section1_reg[0]_0 [11]),
        .I1(\delay_section1_reg[0]_0 [9]),
        .I2(\delay_section1_reg[0]_0 [6]),
        .I3(\delay_section1[0][15]_i_226_n_0 ),
        .I4(\delay_section1_reg[0]_0 [10]),
        .I5(\delay_section1_reg[0]_0 [12]),
        .O(\delay_section1[0][15]_i_184_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section1[0][15]_i_185 
       (.I0(\delay_section1_reg[0]_0 [8]),
        .I1(\delay_section1_reg[0]_0 [14]),
        .I2(\delay_section1_reg[0]_0 [10]),
        .O(\delay_section1[0][15]_i_185_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section1[0][15]_i_186 
       (.I0(\delay_section1_reg[0]_0 [8]),
        .I1(\delay_section1_reg[0]_0 [14]),
        .I2(\delay_section1_reg[0]_0 [10]),
        .O(\delay_section1[0][15]_i_186_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section1[0][15]_i_187 
       (.I0(\delay_section1_reg[0]_0 [12]),
        .I1(\delay_section1_reg[0]_0 [10]),
        .O(\delay_section1[0][15]_i_187_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \delay_section1[0][15]_i_188 
       (.I0(\delay_section1_reg[0]_0 [12]),
        .I1(\delay_section1_reg[0]_0 [10]),
        .I2(\delay_section1_reg[0]_0 [15]),
        .I3(\delay_section1_reg[0]_0 [5]),
        .I4(\delay_section1_reg[0]_0 [6]),
        .O(\delay_section1[0][15]_i_188_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section1[0][15]_i_189 
       (.I0(\delay_section1_reg[0]_0 [7]),
        .I1(\delay_section1_reg[0]_0 [13]),
        .I2(\delay_section1_reg[0]_0 [9]),
        .O(\delay_section1[0][15]_i_189_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][15]_i_190 
       (.I0(\delay_section1_reg[0]_0 [8]),
        .I1(\delay_section1_reg[0]_0 [12]),
        .I2(\delay_section1_reg[0]_0 [6]),
        .O(\delay_section1[0][15]_i_190_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][15]_i_191 
       (.I0(\delay_section1_reg[0]_0 [7]),
        .I1(\delay_section1_reg[0]_0 [11]),
        .I2(\delay_section1_reg[0]_0 [5]),
        .O(\delay_section1[0][15]_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h2DF0)) 
    \delay_section1[0][15]_i_192 
       (.I0(\delay_section1_reg[1]_1 [1]),
        .I1(\delay_section1_reg[1]_1 [12]),
        .I2(\delay_section1_reg[1]_1 [2]),
        .I3(\delay_section1_reg[1]_1 [14]),
        .O(\delay_section1[0][15]_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_193 
       (.I0(\delay_section1_reg[1]_1 [15]),
        .I1(\delay_section1_reg[1]_1 [13]),
        .O(\delay_section1[0][15]_i_193_n_0 ));
  LUT6 #(
    .INIT(64'h6C66939993999399)) 
    \delay_section1[0][15]_i_194 
       (.I0(\delay_section1_reg[1]_1 [14]),
        .I1(\delay_section1_reg[1]_1 [2]),
        .I2(\delay_section1_reg[1]_1 [12]),
        .I3(\delay_section1_reg[1]_1 [1]),
        .I4(\delay_section1_reg[1]_1 [13]),
        .I5(\delay_section1_reg[1]_1 [15]),
        .O(\delay_section1[0][15]_i_194_n_0 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \delay_section1[0][15]_i_195 
       (.I0(\delay_section1_reg[1]_1 [13]),
        .I1(\delay_section1_reg[1]_1 [15]),
        .I2(\delay_section1_reg[1]_1 [12]),
        .I3(\delay_section1_reg[1]_1 [14]),
        .I4(\delay_section1_reg[1]_1 [1]),
        .O(\delay_section1[0][15]_i_195_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section1[0][15]_i_196 
       (.I0(\delay_section1_reg[1]_1 [12]),
        .I1(\delay_section1_reg[1]_1 [14]),
        .I2(\delay_section1_reg[1]_1 [0]),
        .O(\delay_section1[0][15]_i_196_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_197 
       (.I0(\delay_section1_reg[1]_1 [13]),
        .I1(\delay_section1_reg[1]_1 [11]),
        .O(\delay_section1[0][15]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'hAB7F7FAB2A01012A)) 
    \delay_section1[0][15]_i_198 
       (.I0(input_register[10]),
        .I1(input_register[12]),
        .I2(input_register[9]),
        .I3(input_register[15]),
        .I4(input_register[11]),
        .I5(input_register[5]),
        .O(\delay_section1[0][15]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hF1707F017F01F170)) 
    \delay_section1[0][15]_i_199 
       (.I0(input_register[8]),
        .I1(input_register[11]),
        .I2(input_register[9]),
        .I3(input_register[4]),
        .I4(input_register[10]),
        .I5(input_register[12]),
        .O(\delay_section1[0][15]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'hF1707F017F01F170)) 
    \delay_section1[0][15]_i_200 
       (.I0(input_register[7]),
        .I1(input_register[10]),
        .I2(input_register[8]),
        .I3(input_register[3]),
        .I4(input_register[9]),
        .I5(input_register[11]),
        .O(\delay_section1[0][15]_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hF1707F017F01F170)) 
    \delay_section1[0][15]_i_201 
       (.I0(input_register[6]),
        .I1(input_register[9]),
        .I2(input_register[7]),
        .I3(input_register[2]),
        .I4(input_register[8]),
        .I5(input_register[10]),
        .O(\delay_section1[0][15]_i_201_n_0 ));
  LUT6 #(
    .INIT(64'h9A5965A665A69A59)) 
    \delay_section1[0][15]_i_202 
       (.I0(\delay_section1[0][15]_i_198_n_0 ),
        .I1(input_register[11]),
        .I2(input_register[15]),
        .I3(input_register[10]),
        .I4(input_register[6]),
        .I5(input_register[12]),
        .O(\delay_section1[0][15]_i_202_n_0 ));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    \delay_section1[0][15]_i_203 
       (.I0(\delay_section1[0][15]_i_199_n_0 ),
        .I1(input_register[10]),
        .I2(input_register[12]),
        .I3(input_register[9]),
        .I4(input_register[5]),
        .I5(\delay_section1[0][15]_i_227_n_0 ),
        .O(\delay_section1[0][15]_i_203_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \delay_section1[0][15]_i_204 
       (.I0(\delay_section1[0][15]_i_200_n_0 ),
        .I1(\delay_section1[0][15]_i_228_n_0 ),
        .I2(input_register[9]),
        .I3(input_register[12]),
        .I4(input_register[10]),
        .I5(input_register[4]),
        .O(\delay_section1[0][15]_i_204_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \delay_section1[0][15]_i_205 
       (.I0(\delay_section1[0][15]_i_201_n_0 ),
        .I1(input_register[7]),
        .I2(input_register[10]),
        .I3(input_register[8]),
        .I4(input_register[3]),
        .I5(\delay_section1[0][15]_i_229_n_0 ),
        .O(\delay_section1[0][15]_i_205_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_206 
       (.I0(input_register[2]),
        .O(\delay_section1[0][15]_i_206_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_207 
       (.I0(input_register[0]),
        .O(\delay_section1[0][15]_i_207_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_208 
       (.I0(input_register[2]),
        .I1(input_register[0]),
        .O(\delay_section1[0][15]_i_208_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_209 
       (.I0(input_register[1]),
        .O(\delay_section1[0][15]_i_209_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \delay_section1[0][15]_i_210 
       (.I0(input_register[3]),
        .I1(input_register[5]),
        .I2(input_register[2]),
        .O(\delay_section1[0][15]_i_210_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \delay_section1[0][15]_i_211 
       (.I0(input_register[2]),
        .I1(input_register[4]),
        .I2(input_register[1]),
        .O(\delay_section1[0][15]_i_211_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \delay_section1[0][15]_i_212 
       (.I0(input_register[1]),
        .I1(input_register[0]),
        .O(\delay_section1[0][15]_i_212_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_213 
       (.I0(input_register[3]),
        .O(\delay_section1[0][15]_i_213_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_214 
       (.I0(input_register[4]),
        .I1(input_register[6]),
        .I2(input_register[3]),
        .I3(\delay_section1[0][15]_i_210_n_0 ),
        .O(\delay_section1[0][15]_i_214_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_215 
       (.I0(input_register[3]),
        .I1(input_register[5]),
        .I2(input_register[2]),
        .I3(\delay_section1[0][15]_i_211_n_0 ),
        .O(\delay_section1[0][15]_i_215_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_216 
       (.I0(input_register[2]),
        .I1(input_register[4]),
        .I2(input_register[1]),
        .I3(\delay_section1[0][15]_i_212_n_0 ),
        .O(\delay_section1[0][15]_i_216_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section1[0][15]_i_217 
       (.I0(input_register[1]),
        .I1(input_register[0]),
        .I2(input_register[3]),
        .O(\delay_section1[0][15]_i_217_n_0 ));
  LUT6 #(
    .INIT(64'h8228EB28EB28EBBE)) 
    \delay_section1[0][15]_i_218 
       (.I0(input_register[1]),
        .I1(input_register[7]),
        .I2(input_register[9]),
        .I3(input_register[6]),
        .I4(input_register[8]),
        .I5(input_register[5]),
        .O(\delay_section1[0][15]_i_218_n_0 ));
  LUT6 #(
    .INIT(64'h7E81817E817E7E81)) 
    \delay_section1[0][15]_i_219 
       (.I0(input_register[5]),
        .I1(input_register[8]),
        .I2(input_register[6]),
        .I3(input_register[9]),
        .I4(input_register[7]),
        .I5(input_register[1]),
        .O(\delay_section1[0][15]_i_219_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_220 
       (.I0(input_register[6]),
        .I1(input_register[8]),
        .I2(input_register[5]),
        .I3(input_register[0]),
        .O(\delay_section1[0][15]_i_220_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \delay_section1[0][15]_i_221 
       (.I0(input_register[4]),
        .I1(input_register[6]),
        .I2(input_register[3]),
        .O(\delay_section1[0][15]_i_221_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \delay_section1[0][15]_i_222 
       (.I0(\delay_section1[0][15]_i_218_n_0 ),
        .I1(input_register[6]),
        .I2(input_register[9]),
        .I3(input_register[7]),
        .I4(input_register[2]),
        .I5(\delay_section1[0][15]_i_230_n_0 ),
        .O(\delay_section1[0][15]_i_222_n_0 ));
  LUT6 #(
    .INIT(64'h9996699969996669)) 
    \delay_section1[0][15]_i_223 
       (.I0(input_register[1]),
        .I1(\delay_section1[0][15]_i_231_n_0 ),
        .I2(input_register[5]),
        .I3(input_register[8]),
        .I4(input_register[6]),
        .I5(input_register[0]),
        .O(\delay_section1[0][15]_i_223_n_0 ));
  LUT6 #(
    .INIT(64'h6996969696969669)) 
    \delay_section1[0][15]_i_224 
       (.I0(input_register[0]),
        .I1(input_register[8]),
        .I2(input_register[6]),
        .I3(input_register[4]),
        .I4(input_register[7]),
        .I5(input_register[5]),
        .O(\delay_section1[0][15]_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section1[0][15]_i_225 
       (.I0(\delay_section1[0][15]_i_221_n_0 ),
        .I1(input_register[5]),
        .I2(input_register[7]),
        .I3(input_register[4]),
        .O(\delay_section1[0][15]_i_225_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section1[0][15]_i_226 
       (.I0(\delay_section1_reg[0]_0 [15]),
        .I1(\delay_section1_reg[0]_0 [5]),
        .O(\delay_section1[0][15]_i_226_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section1[0][15]_i_227 
       (.I0(input_register[11]),
        .I1(input_register[15]),
        .I2(input_register[10]),
        .O(\delay_section1[0][15]_i_227_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \delay_section1[0][15]_i_228 
       (.I0(input_register[8]),
        .I1(input_register[11]),
        .I2(input_register[9]),
        .O(\delay_section1[0][15]_i_228_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][15]_i_229 
       (.I0(input_register[8]),
        .I1(input_register[11]),
        .I2(input_register[9]),
        .O(\delay_section1[0][15]_i_229_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][15]_i_230 
       (.I0(input_register[10]),
        .I1(input_register[8]),
        .I2(input_register[7]),
        .O(\delay_section1[0][15]_i_230_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][15]_i_231 
       (.I0(input_register[6]),
        .I1(input_register[9]),
        .I2(input_register[7]),
        .O(\delay_section1[0][15]_i_231_n_0 ));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    \delay_section1[0][15]_i_3 
       (.I0(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I1(\delay_section1[0][15]_i_8_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_9_n_6 ),
        .I3(p_1_in__4[15]),
        .I4(\delay_section1_reg[0][15]_i_10_n_6 ),
        .I5(\delay_section1_reg[0][15]_i_9_n_5 ),
        .O(\delay_section1[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \delay_section1[0][15]_i_5 
       (.I0(p_1_in__4[10]),
        .I1(p_1_in__4[12]),
        .I2(p_1_in__4[3]),
        .I3(\delay_section1[0][15]_i_14_n_0 ),
        .I4(\delay_section1[0][15]_i_15_n_0 ),
        .I5(\delay_section1[0][15]_i_16_n_0 ),
        .O(\delay_section1[0][15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_50 
       (.I0(\delay_section1_reg[0][15]_i_51_n_0 ),
        .O(p_1_in121_in));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][15]_i_54 
       (.I0(\delay_section1_reg[0][15]_i_51_n_0 ),
        .I1(ARG[2]),
        .O(\delay_section1[0][15]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][15]_i_55 
       (.I0(\delay_section1_reg[0][15]_i_51_n_0 ),
        .I1(ARG[1]),
        .O(\delay_section1[0][15]_i_55_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \delay_section1[0][15]_i_6 
       (.I0(\delay_section1_reg[0][15]_i_10_n_6 ),
        .I1(\delay_section1_reg[0][15]_i_10_n_4 ),
        .I2(\delay_section1_reg[0][15]_i_9_n_4 ),
        .I3(\delay_section1_reg[0][15]_i_10_n_7 ),
        .I4(\delay_section1[0][15]_i_17_n_0 ),
        .O(\delay_section1[0][15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_7 
       (.I0(\delay_section1_reg[0][15]_i_4_n_3 ),
        .O(p_0_in141_in));
  LUT4 #(
    .INIT(16'hEE8E)) 
    \delay_section1[0][15]_i_79 
       (.I0(\delay_section1_reg[1]_1 [15]),
        .I1(\delay_section1_reg[0][15]_i_84_n_4 ),
        .I2(\delay_section1_reg[1]_1 [14]),
        .I3(\delay_section1_reg[0][15]_i_84_n_5 ),
        .O(\delay_section1[0][15]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delay_section1[0][15]_i_8 
       (.I0(\delay_section1_reg[0][15]_i_10_n_4 ),
        .I1(\delay_section1_reg[0][15]_i_9_n_4 ),
        .I2(\delay_section1_reg[0][15]_i_10_n_5 ),
        .I3(\delay_section1_reg[0][15]_i_10_n_7 ),
        .O(\delay_section1[0][15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFBB0044F)) 
    \delay_section1[0][15]_i_83 
       (.I0(\delay_section1_reg[0][15]_i_84_n_5 ),
        .I1(\delay_section1_reg[1]_1 [14]),
        .I2(\delay_section1_reg[0][15]_i_84_n_4 ),
        .I3(\delay_section1_reg[1]_1 [15]),
        .I4(O[0]),
        .O(\delay_section1[0][15]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_85 
       (.I0(\delay_section1_reg[1]_1 [13]),
        .I1(\delay_section1_reg[1]_1 [14]),
        .O(\delay_section1[0][15]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_86 
       (.I0(\delay_section1_reg[1]_1 [12]),
        .I1(\delay_section1_reg[1]_1 [13]),
        .O(\delay_section1[0][15]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_87 
       (.I0(\delay_section1_reg[1]_1 [11]),
        .I1(\delay_section1_reg[1]_1 [12]),
        .O(\delay_section1[0][15]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_88 
       (.I0(\delay_section1_reg[1]_1 [10]),
        .I1(\delay_section1_reg[1]_1 [11]),
        .O(\delay_section1[0][15]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_92 
       (.I0(\delay_section1_reg[0]_0 [12]),
        .O(\delay_section1[0][15]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_93 
       (.I0(\delay_section1_reg[0]_0 [14]),
        .I1(\delay_section1_reg[0]_0 [15]),
        .O(\delay_section1[0][15]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_94 
       (.I0(\delay_section1_reg[0]_0 [13]),
        .I1(\delay_section1_reg[0]_0 [14]),
        .O(\delay_section1[0][15]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_95 
       (.I0(\delay_section1_reg[0]_0 [12]),
        .I1(\delay_section1_reg[0]_0 [13]),
        .O(\delay_section1[0][15]_i_95_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    \delay_section1[0][15]_i_99 
       (.I0(\delay_section1_reg[0][15]_i_84_n_6 ),
        .I1(\delay_section1_reg[1]_1 [13]),
        .I2(\delay_section1_reg[0][15]_i_84_n_5 ),
        .I3(\delay_section1_reg[1]_1 [14]),
        .O(\delay_section1[0][15]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][1]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][3]_i_2_n_6 ),
        .O(typeconvert1[1]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][2]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][3]_i_2_n_5 ),
        .O(typeconvert1[2]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][3]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][3]_i_2_n_4 ),
        .O(typeconvert1[3]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][3]_i_11 
       (.I0(\delay_section1_reg[0][3]_i_5_n_5 ),
        .I1(\delay_section1_reg[0][3]_i_5_n_6 ),
        .I2(\delay_section1_reg[0][3]_i_14_n_4 ),
        .I3(\delay_section1_reg[0][3]_i_14_n_7 ),
        .O(\delay_section1[0][3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][3]_i_12 
       (.I0(\delay_section1_reg[0][3]_i_5_n_4 ),
        .I1(\delay_section1_reg[1]_1 [0]),
        .I2(\delay_section1_reg[0][3]_i_3_n_7 ),
        .I3(\delay_section1_reg[0][3]_i_14_n_5 ),
        .O(\delay_section1[0][3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_section1[0][3]_i_13 
       (.I0(\delay_section1_reg[0][3]_i_25_n_4 ),
        .I1(\delay_section1_reg[0][3]_i_25_n_7 ),
        .I2(\delay_section1_reg[0][3]_i_14_n_6 ),
        .I3(\delay_section1_reg[0][3]_i_5_n_7 ),
        .I4(\delay_section1_reg[0][3]_i_25_n_6 ),
        .I5(\delay_section1_reg[0][3]_i_25_n_5 ),
        .O(\delay_section1[0][3]_i_13_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section1[0][3]_i_38 
       (.I0(\delay_section1_reg[0][15]_i_162_n_5 ),
        .I1(\delay_section1_reg[1]_1 [6]),
        .I2(\delay_section1_reg[1]_1 [11]),
        .O(\delay_section1[0][3]_i_38_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section1[0][3]_i_39 
       (.I0(\delay_section1_reg[0][15]_i_162_n_6 ),
        .I1(\delay_section1_reg[1]_1 [5]),
        .I2(\delay_section1_reg[1]_1 [10]),
        .O(\delay_section1[0][3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \delay_section1[0][3]_i_4 
       (.I0(p_1_in__4[0]),
        .I1(\delay_section1[0][3]_i_11_n_0 ),
        .I2(\delay_section1[0][3]_i_12_n_0 ),
        .I3(\delay_section1[0][3]_i_13_n_0 ),
        .O(\delay_section1[0][3]_i_4_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section1[0][3]_i_40 
       (.I0(\delay_section1_reg[0][15]_i_162_n_7 ),
        .I1(\delay_section1_reg[1]_1 [4]),
        .I2(\delay_section1_reg[1]_1 [9]),
        .O(\delay_section1[0][3]_i_40_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section1[0][3]_i_41 
       (.I0(\delay_section1_reg[0][3]_i_68_n_4 ),
        .I1(\delay_section1_reg[1]_1 [3]),
        .I2(\delay_section1_reg[1]_1 [8]),
        .O(\delay_section1[0][3]_i_41_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][3]_i_42 
       (.I0(\delay_section1_reg[0][15]_i_162_n_4 ),
        .I1(\delay_section1_reg[1]_1 [7]),
        .I2(\delay_section1_reg[1]_1 [12]),
        .I3(\delay_section1[0][3]_i_38_n_0 ),
        .O(\delay_section1[0][3]_i_42_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][3]_i_43 
       (.I0(\delay_section1_reg[0][15]_i_162_n_5 ),
        .I1(\delay_section1_reg[1]_1 [6]),
        .I2(\delay_section1_reg[1]_1 [11]),
        .I3(\delay_section1[0][3]_i_39_n_0 ),
        .O(\delay_section1[0][3]_i_43_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][3]_i_44 
       (.I0(\delay_section1_reg[0][15]_i_162_n_6 ),
        .I1(\delay_section1_reg[1]_1 [5]),
        .I2(\delay_section1_reg[1]_1 [10]),
        .I3(\delay_section1[0][3]_i_40_n_0 ),
        .O(\delay_section1[0][3]_i_44_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][3]_i_45 
       (.I0(\delay_section1_reg[0][15]_i_162_n_7 ),
        .I1(\delay_section1_reg[1]_1 [4]),
        .I2(\delay_section1_reg[1]_1 [9]),
        .I3(\delay_section1[0][3]_i_41_n_0 ),
        .O(\delay_section1[0][3]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_46 
       (.I0(\delay_section1_reg[1]_1 [0]),
        .O(\delay_section1[0][3]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_51 
       (.I0(\delay_section1_reg[0]_0 [0]),
        .O(\delay_section1[0][3]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_52 
       (.I0(\delay_section1_reg[0]_0 [2]),
        .O(\delay_section1[0][3]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_53 
       (.I0(\delay_section1_reg[0]_0 [1]),
        .O(\delay_section1[0][3]_i_53_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section1[0][3]_i_55 
       (.I0(\delay_section1_reg[1]_1 [2]),
        .I1(\delay_section1_reg[0][3]_i_68_n_5 ),
        .I2(\delay_section1_reg[1]_1 [7]),
        .O(\delay_section1[0][3]_i_55_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section1[0][3]_i_56 
       (.I0(\delay_section1_reg[1]_1 [1]),
        .I1(\delay_section1_reg[0][3]_i_68_n_6 ),
        .I2(\delay_section1_reg[1]_1 [6]),
        .O(\delay_section1[0][3]_i_56_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \delay_section1[0][3]_i_57 
       (.I0(\delay_section1_reg[0][3]_i_68_n_7 ),
        .I1(\delay_section1_reg[1]_1 [0]),
        .O(\delay_section1[0][3]_i_57_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][3]_i_58 
       (.I0(\delay_section1_reg[0][3]_i_68_n_4 ),
        .I1(\delay_section1_reg[1]_1 [3]),
        .I2(\delay_section1_reg[1]_1 [8]),
        .I3(\delay_section1[0][3]_i_55_n_0 ),
        .O(\delay_section1[0][3]_i_58_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][3]_i_59 
       (.I0(\delay_section1_reg[1]_1 [2]),
        .I1(\delay_section1_reg[0][3]_i_68_n_5 ),
        .I2(\delay_section1_reg[1]_1 [7]),
        .I3(\delay_section1[0][3]_i_56_n_0 ),
        .O(\delay_section1[0][3]_i_59_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section1[0][3]_i_60 
       (.I0(\delay_section1_reg[1]_1 [1]),
        .I1(\delay_section1_reg[0][3]_i_68_n_6 ),
        .I2(\delay_section1_reg[1]_1 [6]),
        .I3(\delay_section1[0][3]_i_57_n_0 ),
        .O(\delay_section1[0][3]_i_60_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][3]_i_61 
       (.I0(\delay_section1_reg[0][3]_i_68_n_7 ),
        .I1(\delay_section1_reg[1]_1 [0]),
        .I2(\delay_section1_reg[1]_1 [5]),
        .O(\delay_section1[0][3]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section1[0][3]_i_62 
       (.I0(\delay_section1_reg[0]_0 [6]),
        .I1(\delay_section1_reg[0]_0 [2]),
        .I2(\delay_section1_reg[0]_0 [0]),
        .O(\delay_section1[0][3]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_63 
       (.I0(\delay_section1_reg[0]_0 [0]),
        .O(\delay_section1[0][3]_i_63_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT5 #(
    .INIT(32'h96969669)) 
    \delay_section1[0][3]_i_64 
       (.I0(\delay_section1_reg[0]_0 [2]),
        .I1(\delay_section1_reg[0]_0 [0]),
        .I2(\delay_section1_reg[0]_0 [6]),
        .I3(\delay_section1_reg[0]_0 [5]),
        .I4(\delay_section1_reg[0]_0 [1]),
        .O(\delay_section1[0][3]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section1[0][3]_i_65 
       (.I0(\delay_section1_reg[0]_0 [0]),
        .I1(\delay_section1_reg[0]_0 [5]),
        .I2(\delay_section1_reg[0]_0 [1]),
        .O(\delay_section1[0][3]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_66 
       (.I0(\delay_section1_reg[0]_0 [0]),
        .I1(\delay_section1_reg[0]_0 [4]),
        .O(\delay_section1[0][3]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_67 
       (.I0(\delay_section1_reg[0]_0 [3]),
        .O(\delay_section1[0][3]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][3]_i_70 
       (.I0(\delay_section1_reg[1]_1 [4]),
        .I1(\delay_section1_reg[0][3]_i_74_n_4 ),
        .O(\delay_section1[0][3]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][3]_i_71 
       (.I0(\delay_section1_reg[1]_1 [3]),
        .I1(\delay_section1_reg[0][3]_i_74_n_5 ),
        .O(\delay_section1[0][3]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][3]_i_72 
       (.I0(\delay_section1_reg[1]_1 [2]),
        .I1(\delay_section1_reg[0][3]_i_74_n_6 ),
        .O(\delay_section1[0][3]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][3]_i_73 
       (.I0(\delay_section1_reg[1]_1 [1]),
        .I1(\delay_section1_reg[0][3]_i_74_n_7 ),
        .O(\delay_section1[0][3]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_75 
       (.I0(\delay_section1_reg[1]_1 [12]),
        .I1(\delay_section1_reg[1]_1 [10]),
        .O(\delay_section1[0][3]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_76 
       (.I0(\delay_section1_reg[1]_1 [11]),
        .I1(\delay_section1_reg[1]_1 [9]),
        .O(\delay_section1[0][3]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_77 
       (.I0(\delay_section1_reg[1]_1 [10]),
        .I1(\delay_section1_reg[1]_1 [8]),
        .O(\delay_section1[0][3]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_78 
       (.I0(\delay_section1_reg[1]_1 [9]),
        .I1(\delay_section1_reg[1]_1 [7]),
        .O(\delay_section1[0][3]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][3]_i_79 
       (.I0(\delay_section1_reg[1]_1 [0]),
        .I1(\delay_section1_reg[0][3]_i_80_n_4 ),
        .O(\delay_section1[0][3]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_81 
       (.I0(\delay_section1_reg[1]_1 [8]),
        .I1(\delay_section1_reg[1]_1 [6]),
        .O(\delay_section1[0][3]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_82 
       (.I0(\delay_section1_reg[1]_1 [7]),
        .I1(\delay_section1_reg[1]_1 [5]),
        .O(\delay_section1[0][3]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_83 
       (.I0(\delay_section1_reg[1]_1 [6]),
        .I1(\delay_section1_reg[1]_1 [4]),
        .O(\delay_section1[0][3]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_84 
       (.I0(\delay_section1_reg[1]_1 [5]),
        .I1(\delay_section1_reg[1]_1 [3]),
        .O(\delay_section1[0][3]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_85 
       (.I0(\delay_section1_reg[1]_1 [4]),
        .I1(\delay_section1_reg[1]_1 [2]),
        .O(\delay_section1[0][3]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_86 
       (.I0(\delay_section1_reg[1]_1 [3]),
        .I1(\delay_section1_reg[1]_1 [1]),
        .O(\delay_section1[0][3]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_87 
       (.I0(\delay_section1_reg[1]_1 [2]),
        .I1(\delay_section1_reg[1]_1 [0]),
        .O(\delay_section1[0][3]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_88 
       (.I0(\delay_section1_reg[1]_1 [1]),
        .O(\delay_section1[0][3]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][4]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][7]_i_2_n_7 ),
        .O(typeconvert1[4]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][5]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][7]_i_2_n_6 ),
        .O(typeconvert1[5]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][6]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][7]_i_2_n_5 ),
        .O(typeconvert1[6]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][7]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][7]_i_2_n_4 ),
        .O(typeconvert1[7]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][8]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][11]_i_2_n_7 ),
        .O(typeconvert1[8]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section1[0][9]_i_1 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][11]_i_2_n_6 ),
        .O(typeconvert1[9]));
  FDRE \delay_section1_reg[0][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[0]),
        .Q(\delay_section1_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[10]),
        .Q(\delay_section1_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[11]),
        .Q(\delay_section1_reg[0]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][11]_i_2 
       (.CI(\delay_section1_reg[0][7]_i_2_n_0 ),
        .CO({\delay_section1_reg[0][11]_i_2_n_0 ,\delay_section1_reg[0][11]_i_2_n_1 ,\delay_section1_reg[0][11]_i_2_n_2 ,\delay_section1_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section1_reg[0][11]_i_2_n_4 ,\delay_section1_reg[0][11]_i_2_n_5 ,\delay_section1_reg[0][11]_i_2_n_6 ,\delay_section1_reg[0][11]_i_2_n_7 }),
        .S(p_1_in__4[11:8]));
  FDRE \delay_section1_reg[0][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[12]),
        .Q(\delay_section1_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[13]),
        .Q(\delay_section1_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[14]),
        .Q(\delay_section1_reg[0]_0 [14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][14]_i_2 
       (.CI(\delay_section1_reg[0][11]_i_2_n_0 ),
        .CO({\delay_section1_reg[0][14]_i_2_n_0 ,\delay_section1_reg[0][14]_i_2_n_1 ,\delay_section1_reg[0][14]_i_2_n_2 ,\delay_section1_reg[0][14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section1_reg[0][14]_i_2_O_UNCONNECTED [3],\delay_section1_reg[0][14]_i_2_n_5 ,\delay_section1_reg[0][14]_i_2_n_6 ,\delay_section1_reg[0][14]_i_2_n_7 }),
        .S(p_1_in__4[15:12]));
  FDRE \delay_section1_reg[0][15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[15]),
        .Q(\delay_section1_reg[0]_0 [15]),
        .R(1'b0));
  CARRY4 \delay_section1_reg[0][15]_i_10 
       (.CI(\delay_section1_reg[0][15]_i_9_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_10_n_0 ,\delay_section1_reg[0][15]_i_10_n_1 ,\delay_section1_reg[0][15]_i_10_n_2 ,\delay_section1_reg[0][15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1[0][15]_i_63 ),
        .O({\delay_section1_reg[0][15]_i_10_n_4 ,\delay_section1_reg[0][15]_i_10_n_5 ,\delay_section1_reg[0][15]_i_10_n_6 ,\delay_section1_reg[0][15]_i_10_n_7 }),
        .S(\delay_section1[0][15]_i_8_0 ));
  CARRY4 \delay_section1_reg[0][15]_i_107 
       (.CI(\delay_section1_reg[0][3]_i_37_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_107_n_0 ,\delay_section1_reg[0][15]_i_107_n_1 ,\delay_section1_reg[0][15]_i_107_n_2 ,\delay_section1_reg[0][15]_i_107_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_154_n_0 ,\delay_section1[0][15]_i_155_n_0 ,\delay_section1[0][15]_i_156_n_0 ,\delay_section1[0][15]_i_157_n_0 }),
        .O(\delay_section1_reg[0][0]_2 ),
        .S({\delay_section1[0][15]_i_158_n_0 ,\delay_section1[0][15]_i_159_n_0 ,\delay_section1[0][15]_i_160_n_0 ,\delay_section1[0][15]_i_161_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_11 
       (.CI(\delay_section1_reg[0][15]_i_13_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_11_n_0 ,\delay_section1_reg[0][15]_i_11_n_1 ,\delay_section1_reg[0][15]_i_11_n_2 ,\delay_section1_reg[0][15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1_reg[0][11]_i_2_0 [2:0],\delay_section1_reg[0][7]_i_2_0 [3]}),
        .O(p_1_in__4[10:7]),
        .S(\delay_section1_reg[0][7]_i_2_1 ));
  CARRY4 \delay_section1_reg[0][15]_i_116 
       (.CI(\delay_section1_reg[0][15]_i_162_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_116_n_0 ,\delay_section1_reg[0][15]_i_116_n_1 ,\delay_section1_reg[0][15]_i_116_n_2 ,\delay_section1_reg[0][15]_i_116_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1_reg[1]_1 [5:4],\delay_section1[0][15]_i_163_n_0 ,\delay_section1[0][15]_i_164_n_0 }),
        .O({\delay_section1_reg[0][15]_i_116_n_4 ,\delay_section1_reg[0][15]_i_116_n_5 ,\delay_section1_reg[0][15]_i_116_n_6 ,\delay_section1_reg[0][15]_i_116_n_7 }),
        .S({\delay_section1[0][15]_i_165_n_0 ,\delay_section1[0][15]_i_166_n_0 ,\delay_section1[0][15]_i_167_n_0 ,\delay_section1[0][15]_i_168_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_12 
       (.CI(\delay_section1_reg[0][15]_i_11_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_12_n_0 ,\delay_section1_reg[0][15]_i_12_n_1 ,\delay_section1_reg[0][15]_i_12_n_2 ,\delay_section1_reg[0][15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1_reg[0][14]_i_2_0 [2:0],\delay_section1_reg[0][11]_i_2_0 [3]}),
        .O(p_1_in__4[14:11]),
        .S(\delay_section1_reg[0][11]_i_2_1 ));
  CARRY4 \delay_section1_reg[0][15]_i_122 
       (.CI(\delay_section1_reg[0][15]_i_169_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_122_n_0 ,\delay_section1_reg[0][15]_i_122_n_1 ,\delay_section1_reg[0][15]_i_122_n_2 ,\delay_section1_reg[0][15]_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_170_n_0 ,\delay_section1[0][15]_i_171_n_0 ,\delay_section1[0][15]_i_172_n_0 ,\delay_section1[0][15]_i_173_n_0 }),
        .O(\input_register_reg[9]_0 ),
        .S({\delay_section1[0][15]_i_174_n_0 ,\delay_section1[0][15]_i_175_n_0 ,\delay_section1[0][15]_i_176_n_0 ,\delay_section1[0][15]_i_177_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_13 
       (.CI(\delay_section1_reg[0][3]_i_3_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_13_n_0 ,\delay_section1_reg[0][15]_i_13_n_1 ,\delay_section1_reg[0][15]_i_13_n_2 ,\delay_section1_reg[0][15]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1_reg[0][7]_i_2_0 [2:0],\delay_section1_reg[0][3]_i_2_0 [3]}),
        .O(p_1_in__4[6:3]),
        .S(\delay_section1_reg[0][3]_i_2_1 ));
  CARRY4 \delay_section1_reg[0][15]_i_162 
       (.CI(\delay_section1_reg[0][3]_i_68_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_162_n_0 ,\delay_section1_reg[0][15]_i_162_n_1 ,\delay_section1_reg[0][15]_i_162_n_2 ,\delay_section1_reg[0][15]_i_162_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_192_n_0 ,\delay_section1[0][15]_i_193_n_0 ,\delay_section1_reg[1]_1 [0],\delay_section1_reg[1]_1 [13]}),
        .O({\delay_section1_reg[0][15]_i_162_n_4 ,\delay_section1_reg[0][15]_i_162_n_5 ,\delay_section1_reg[0][15]_i_162_n_6 ,\delay_section1_reg[0][15]_i_162_n_7 }),
        .S({\delay_section1[0][15]_i_194_n_0 ,\delay_section1[0][15]_i_195_n_0 ,\delay_section1[0][15]_i_196_n_0 ,\delay_section1[0][15]_i_197_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_169 
       (.CI(\delay_section1_reg[0][15]_i_183_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_169_n_0 ,\delay_section1_reg[0][15]_i_169_n_1 ,\delay_section1_reg[0][15]_i_169_n_2 ,\delay_section1_reg[0][15]_i_169_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_198_n_0 ,\delay_section1[0][15]_i_199_n_0 ,\delay_section1[0][15]_i_200_n_0 ,\delay_section1[0][15]_i_201_n_0 }),
        .O(\input_register_reg[10]_0 ),
        .S({\delay_section1[0][15]_i_202_n_0 ,\delay_section1[0][15]_i_203_n_0 ,\delay_section1[0][15]_i_204_n_0 ,\delay_section1[0][15]_i_205_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][15]_i_18 
       (.CI(\delay_section1_reg[0][15]_i_45_n_0 ),
        .CO({\NLW_delay_section1_reg[0][15]_i_18_CO_UNCONNECTED [3:1],\delay_section1_reg[0][15]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,O[3]}),
        .O({\NLW_delay_section1_reg[0][15]_i_18_O_UNCONNECTED [3:2],DI[2],\delay_section1_reg[1][13]_2 }),
        .S({1'b0,1'b0,\delay_section1[0][15]_i_24 }));
  CARRY4 \delay_section1_reg[0][15]_i_181 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][15]_i_181_n_0 ,\delay_section1_reg[0][15]_i_181_n_1 ,\delay_section1_reg[0][15]_i_181_n_2 ,\delay_section1_reg[0][15]_i_181_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_206_n_0 ,1'b0,\delay_section1[0][15]_i_207_n_0 ,1'b0}),
        .O({\input_register_reg[0]_0 ,\NLW_delay_section1_reg[0][15]_i_181_O_UNCONNECTED [0]}),
        .S({\delay_section1[0][15]_i_208_n_0 ,\delay_section1[0][15]_i_209_n_0 ,input_register[0],1'b0}));
  CARRY4 \delay_section1_reg[0][15]_i_182 
       (.CI(\delay_section1_reg[0][15]_i_181_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_182_n_0 ,\delay_section1_reg[0][15]_i_182_n_1 ,\delay_section1_reg[0][15]_i_182_n_2 ,\delay_section1_reg[0][15]_i_182_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_210_n_0 ,\delay_section1[0][15]_i_211_n_0 ,\delay_section1[0][15]_i_212_n_0 ,\delay_section1[0][15]_i_213_n_0 }),
        .O(\input_register_reg[0]_1 ),
        .S({\delay_section1[0][15]_i_214_n_0 ,\delay_section1[0][15]_i_215_n_0 ,\delay_section1[0][15]_i_216_n_0 ,\delay_section1[0][15]_i_217_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_183 
       (.CI(\delay_section1_reg[0][15]_i_182_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_183_n_0 ,\delay_section1_reg[0][15]_i_183_n_1 ,\delay_section1_reg[0][15]_i_183_n_2 ,\delay_section1_reg[0][15]_i_183_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_218_n_0 ,\delay_section1[0][15]_i_219_n_0 ,\delay_section1[0][15]_i_220_n_0 ,\delay_section1[0][15]_i_221_n_0 }),
        .O(\input_register_reg[1]_0 ),
        .S({\delay_section1[0][15]_i_222_n_0 ,\delay_section1[0][15]_i_223_n_0 ,\delay_section1[0][15]_i_224_n_0 ,\delay_section1[0][15]_i_225_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_19 
       (.CI(\delay_section1[0][15]_i_23 ),
        .CO({\delay_section1_reg[0][15]_i_19_n_0 ,\delay_section1_reg[0][15]_i_19_n_1 ,\delay_section1_reg[0][15]_i_19_n_2 ,\delay_section1_reg[0][15]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({ARG[2],p_1_in121_in,\delay_section1_reg[0][15]_i_51_n_0 ,ARG[0]}),
        .O({\delay_section1[0][15]_i_63 [1:0],DI[1:0]}),
        .S({\delay_section1[0][15]_i_23_0 [1],\delay_section1[0][15]_i_54_n_0 ,\delay_section1[0][15]_i_55_n_0 ,\delay_section1[0][15]_i_23_0 [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][15]_i_2 
       (.CI(\delay_section1_reg[0][14]_i_2_n_0 ),
        .CO(\NLW_delay_section1_reg[0][15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section1_reg[0][15]_i_2_O_UNCONNECTED [3:1],\delay_section1_reg[0][15]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,p_0_in141_in}));
  CARRY4 \delay_section1_reg[0][15]_i_25 
       (.CI(\delay_section1_reg[0][15]_i_19_n_0 ),
        .CO({\NLW_delay_section1_reg[0][15]_i_25_CO_UNCONNECTED [3],\delay_section1[0][15]_i_63_0 ,\NLW_delay_section1_reg[0][15]_i_25_CO_UNCONNECTED [1],\delay_section1_reg[0][15]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ARG[4:3]}),
        .O({\NLW_delay_section1_reg[0][15]_i_25_O_UNCONNECTED [3:2],\delay_section1[0][15]_i_63 [3:2]}),
        .S({1'b0,1'b1,\delay_section1[0][15]_i_28 }));
  CARRY4 \delay_section1_reg[0][15]_i_4 
       (.CI(\delay_section1_reg[0][15]_i_10_n_0 ),
        .CO({\NLW_delay_section1_reg[0][15]_i_4_CO_UNCONNECTED [3:1],\delay_section1_reg[0][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_delay_section1_reg[0][15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][15]_i_45 
       (.CI(\delay_section1_reg[0][15]_i_73_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_45_n_0 ,\delay_section1_reg[0][15]_i_45_n_1 ,\delay_section1_reg[0][15]_i_45_n_2 ,\delay_section1_reg[0][15]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({O[2:0],\delay_section1[0][15]_i_79_n_0 }),
        .O(\delay_section1_reg[1][13]_1 ),
        .S({S,\delay_section1[0][15]_i_83_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_46 
       (.CI(\delay_section1_reg[0][15]_i_84_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_46_n_0 ,\delay_section1_reg[0][15]_i_46_n_1 ,\delay_section1_reg[0][15]_i_46_n_2 ,\delay_section1_reg[0][15]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1_reg[1]_1 [13:10]),
        .O(O),
        .S({\delay_section1[0][15]_i_85_n_0 ,\delay_section1[0][15]_i_86_n_0 ,\delay_section1[0][15]_i_87_n_0 ,\delay_section1[0][15]_i_88_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_51 
       (.CI(\delay_section1_reg[0][15]_i_91_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_51_n_0 ,\NLW_delay_section1_reg[0][15]_i_51_CO_UNCONNECTED [2],\delay_section1_reg[0][15]_i_51_n_2 ,\delay_section1_reg[0][15]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\delay_section1_reg[0]_0 [15:14],\delay_section1[0][15]_i_92_n_0 }),
        .O({\NLW_delay_section1_reg[0][15]_i_51_O_UNCONNECTED [3],\delay_section1_reg[0][15]_0 }),
        .S({1'b1,\delay_section1[0][15]_i_93_n_0 ,\delay_section1[0][15]_i_94_n_0 ,\delay_section1[0][15]_i_95_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][15]_i_73 
       (.CI(\delay_section1_reg[0][15]_i_78_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_73_n_0 ,\delay_section1_reg[0][15]_i_73_n_1 ,\delay_section1_reg[0][15]_i_73_n_2 ,\delay_section1_reg[0][15]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_99_n_0 ,\delay_section1[0][15]_i_100_n_0 ,\delay_section1[0][15]_i_101_n_0 ,\delay_section1[0][15]_i_102_n_0 }),
        .O(\delay_section1_reg[1][13]_0 ),
        .S({\delay_section1[0][15]_i_103_n_0 ,\delay_section1[0][15]_i_104_n_0 ,\delay_section1[0][15]_i_105_n_0 ,\delay_section1[0][15]_i_106_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][15]_i_78 
       (.CI(\delay_section1_reg[0][3]_i_24_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_78_n_0 ,\delay_section1_reg[0][15]_i_78_n_1 ,\delay_section1_reg[0][15]_i_78_n_2 ,\delay_section1_reg[0][15]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_108_n_0 ,\delay_section1[0][15]_i_109_n_0 ,\delay_section1[0][15]_i_110_n_0 ,\delay_section1[0][15]_i_111_n_0 }),
        .O(\delay_section1_reg[1][10]_0 ),
        .S({\delay_section1[0][15]_i_112_n_0 ,\delay_section1[0][15]_i_113_n_0 ,\delay_section1[0][15]_i_114_n_0 ,\delay_section1[0][15]_i_115_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_84 
       (.CI(\delay_section1_reg[0][15]_i_116_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_84_n_0 ,\delay_section1_reg[0][15]_i_84_n_1 ,\delay_section1_reg[0][15]_i_84_n_2 ,\delay_section1_reg[0][15]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1_reg[1]_1 [9:6]),
        .O({\delay_section1_reg[0][15]_i_84_n_4 ,\delay_section1_reg[0][15]_i_84_n_5 ,\delay_section1_reg[0][15]_i_84_n_6 ,\delay_section1_reg[0][15]_i_84_n_7 }),
        .S({\delay_section1[0][15]_i_117_n_0 ,\delay_section1[0][15]_i_118_n_0 ,\delay_section1[0][15]_i_119_n_0 ,\delay_section1[0][15]_i_120_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_89 
       (.CI(\delay_section1_reg[0][15]_i_46_n_0 ),
        .CO({\NLW_delay_section1_reg[0][15]_i_89_CO_UNCONNECTED [3:2],CO,\NLW_delay_section1_reg[0][15]_i_89_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section1_reg[1]_1 [14]}),
        .O({\NLW_delay_section1_reg[0][15]_i_89_O_UNCONNECTED [3:1],\delay_section1_reg[1][14]_0 }),
        .S({1'b0,1'b0,1'b1,\delay_section1[0][15]_i_121_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_9 
       (.CI(\delay_section1_reg[0][15]_i_12_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_9_n_0 ,\delay_section1_reg[0][15]_i_9_n_1 ,\delay_section1_reg[0][15]_i_9_n_2 ,\delay_section1_reg[0][15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\delay_section1_reg[0][14]_i_2_0 [3]}),
        .O({\delay_section1_reg[0][15]_i_9_n_4 ,\delay_section1_reg[0][15]_i_9_n_5 ,\delay_section1_reg[0][15]_i_9_n_6 ,p_1_in__4[15]}),
        .S(\delay_section1_reg[0][14]_i_2_1 ));
  CARRY4 \delay_section1_reg[0][15]_i_90 
       (.CI(\delay_section1_reg[0][15]_i_122_n_0 ),
        .CO({\NLW_delay_section1_reg[0][15]_i_90_CO_UNCONNECTED [3],\delay_section1_reg[0][15]_i_90_n_1 ,\delay_section1_reg[0][15]_i_90_n_2 ,\delay_section1_reg[0][15]_i_90_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,input_register[12:10]}),
        .O(\input_register_reg[12]_0 ),
        .S({1'b1,\delay_section1[0][15]_i_123_n_0 ,\delay_section1[0][15]_i_124_n_0 ,\delay_section1[0][15]_i_125_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_91 
       (.CI(\delay_section1_reg[0][15]_i_97_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_91_n_0 ,\delay_section1_reg[0][15]_i_91_n_1 ,\delay_section1_reg[0][15]_i_91_n_2 ,\delay_section1_reg[0][15]_i_91_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1_reg[0]_0 [12],\delay_section1[0][15]_i_126_n_0 ,\delay_section1[0][15]_i_127_n_0 ,\delay_section1[0][15]_i_128_n_0 }),
        .O(\delay_section1_reg[0][12]_0 ),
        .S({\delay_section1[0][15]_i_129_n_0 ,\delay_section1[0][15]_i_130_n_0 ,\delay_section1[0][15]_i_131_n_0 ,\delay_section1[0][15]_i_132_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_97 
       (.CI(\delay_section1_reg[0][15]_i_98_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_97_n_0 ,\delay_section1_reg[0][15]_i_97_n_1 ,\delay_section1_reg[0][15]_i_97_n_2 ,\delay_section1_reg[0][15]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_138_n_0 ,\delay_section1[0][15]_i_139_n_0 ,\delay_section1[0][15]_i_140_n_0 ,\delay_section1[0][15]_i_141_n_0 }),
        .O(\delay_section1_reg[0][11]_0 ),
        .S({\delay_section1[0][15]_i_142_n_0 ,\delay_section1[0][15]_i_143_n_0 ,\delay_section1[0][15]_i_144_n_0 ,\delay_section1[0][15]_i_145_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_98 
       (.CI(\delay_section1_reg[0][15]_i_107_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_98_n_0 ,\delay_section1_reg[0][15]_i_98_n_1 ,\delay_section1_reg[0][15]_i_98_n_2 ,\delay_section1_reg[0][15]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][15]_i_146_n_0 ,\delay_section1[0][15]_i_147_n_0 ,\delay_section1[0][15]_i_148_n_0 ,\delay_section1[0][15]_i_149_n_0 }),
        .O(\delay_section1_reg[0][8]_0 ),
        .S({\delay_section1[0][15]_i_150_n_0 ,\delay_section1[0][15]_i_151_n_0 ,\delay_section1[0][15]_i_152_n_0 ,\delay_section1[0][15]_i_153_n_0 }));
  FDRE \delay_section1_reg[0][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[1]),
        .Q(\delay_section1_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[2]),
        .Q(\delay_section1_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[3]),
        .Q(\delay_section1_reg[0]_0 [3]),
        .R(1'b0));
  CARRY4 \delay_section1_reg[0][3]_i_14 
       (.CI(\delay_section1_reg[0][3]_i_25_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_14_n_0 ,\delay_section1_reg[0][3]_i_14_n_1 ,\delay_section1_reg[0][3]_i_14_n_2 ,\delay_section1_reg[0][3]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][3]_i_13_1 [2:0],\delay_section1_reg[0][0]_0 [0]}),
        .O({\delay_section1_reg[0][3]_i_14_n_4 ,\delay_section1_reg[0][3]_i_14_n_5 ,\delay_section1_reg[0][3]_i_14_n_6 ,\delay_section1_reg[0][3]_i_14_n_7 }),
        .S(\delay_section1[0][3]_i_11_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][3]_i_2_n_0 ,\delay_section1_reg[0][3]_i_2_n_1 ,\delay_section1_reg[0][3]_i_2_n_2 ,\delay_section1_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in__4[0]}),
        .O({\delay_section1_reg[0][3]_i_2_n_4 ,\delay_section1_reg[0][3]_i_2_n_5 ,\delay_section1_reg[0][3]_i_2_n_6 ,\delay_section1_reg[0][3]_i_2_n_7 }),
        .S({p_1_in__4[3:1],\delay_section1[0][3]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][3]_i_24 
       (.CI(\delay_section1_reg[0][3]_i_36_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_24_n_0 ,\delay_section1_reg[0][3]_i_24_n_1 ,\delay_section1_reg[0][3]_i_24_n_2 ,\delay_section1_reg[0][3]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][3]_i_38_n_0 ,\delay_section1[0][3]_i_39_n_0 ,\delay_section1[0][3]_i_40_n_0 ,\delay_section1[0][3]_i_41_n_0 }),
        .O(\delay_section1_reg[1][5]_1 ),
        .S({\delay_section1[0][3]_i_42_n_0 ,\delay_section1[0][3]_i_43_n_0 ,\delay_section1[0][3]_i_44_n_0 ,\delay_section1[0][3]_i_45_n_0 }));
  CARRY4 \delay_section1_reg[0][3]_i_25 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][3]_i_25_n_0 ,\delay_section1_reg[0][3]_i_25_n_1 ,\delay_section1_reg[0][3]_i_25_n_2 ,\delay_section1_reg[0][3]_i_25_n_3 }),
        .CYINIT(\delay_section1[0][3]_i_46_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section1_reg[0][3]_i_25_n_4 ,\delay_section1_reg[0][3]_i_25_n_5 ,\delay_section1_reg[0][3]_i_25_n_6 ,\delay_section1_reg[0][3]_i_25_n_7 }),
        .S(\delay_section1[0][3]_i_13_0 ));
  CARRY4 \delay_section1_reg[0][3]_i_26 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][3]_i_26_n_0 ,\delay_section1_reg[0][3]_i_26_n_1 ,\delay_section1_reg[0][3]_i_26_n_2 ,\delay_section1_reg[0][3]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\delay_section1[0][3]_i_51_n_0 ,1'b0}),
        .O({\delay_section1_reg[0][0]_0 ,\NLW_delay_section1_reg[0][3]_i_26_O_UNCONNECTED [0]}),
        .S({\delay_section1[0][3]_i_52_n_0 ,\delay_section1[0][3]_i_53_n_0 ,\delay_section1_reg[0]_0 [0],1'b0}));
  CARRY4 \delay_section1_reg[0][3]_i_3 
       (.CI(\delay_section1_reg[0][3]_i_5_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_3_n_0 ,\delay_section1_reg[0][3]_i_3_n_1 ,\delay_section1_reg[0][3]_i_3_n_2 ,\delay_section1_reg[0][3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1_reg[0][3]_i_2_0 [2:0],\delay_section1[0][3]_i_12_0 [3]}),
        .O({p_1_in__4[2:0],\delay_section1_reg[0][3]_i_3_n_7 }),
        .S(\delay_section1[0][3]_i_12_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][3]_i_36 
       (.CI(\delay_section1_reg[0][3]_i_54_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_36_n_0 ,\delay_section1_reg[0][3]_i_36_n_1 ,\delay_section1_reg[0][3]_i_36_n_2 ,\delay_section1_reg[0][3]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][3]_i_55_n_0 ,\delay_section1[0][3]_i_56_n_0 ,\delay_section1[0][3]_i_57_n_0 ,\delay_section1_reg[1]_1 [5]}),
        .O(\delay_section1_reg[1][5]_0 ),
        .S({\delay_section1[0][3]_i_58_n_0 ,\delay_section1[0][3]_i_59_n_0 ,\delay_section1[0][3]_i_60_n_0 ,\delay_section1[0][3]_i_61_n_0 }));
  CARRY4 \delay_section1_reg[0][3]_i_37 
       (.CI(\delay_section1_reg[0][3]_i_26_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_37_n_0 ,\delay_section1_reg[0][3]_i_37_n_1 ,\delay_section1_reg[0][3]_i_37_n_2 ,\delay_section1_reg[0][3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][3]_i_62_n_0 ,\delay_section1[0][3]_i_63_n_0 ,\delay_section1_reg[0]_0 [0],1'b0}),
        .O(\delay_section1_reg[0][0]_1 ),
        .S({\delay_section1[0][3]_i_64_n_0 ,\delay_section1[0][3]_i_65_n_0 ,\delay_section1[0][3]_i_66_n_0 ,\delay_section1[0][3]_i_67_n_0 }));
  CARRY4 \delay_section1_reg[0][3]_i_5 
       (.CI(\delay_section1_reg[0][3]_i_14_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_5_n_0 ,\delay_section1_reg[0][3]_i_5_n_1 ,\delay_section1_reg[0][3]_i_5_n_2 ,\delay_section1_reg[0][3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1[0][3]_i_12_0 [2:0],\delay_section1[0][3]_i_13_1 [3]}),
        .O({\delay_section1_reg[0][3]_i_5_n_4 ,\delay_section1_reg[0][3]_i_5_n_5 ,\delay_section1_reg[0][3]_i_5_n_6 ,\delay_section1_reg[0][3]_i_5_n_7 }),
        .S(\delay_section1[0][3]_i_13_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][3]_i_54 
       (.CI(\delay_section1_reg[0][3]_i_69_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_54_n_0 ,\delay_section1_reg[0][3]_i_54_n_1 ,\delay_section1_reg[0][3]_i_54_n_2 ,\delay_section1_reg[0][3]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1_reg[1]_1 [4:1]),
        .O(\delay_section1_reg[1][4]_0 ),
        .S({\delay_section1[0][3]_i_70_n_0 ,\delay_section1[0][3]_i_71_n_0 ,\delay_section1[0][3]_i_72_n_0 ,\delay_section1[0][3]_i_73_n_0 }));
  CARRY4 \delay_section1_reg[0][3]_i_68 
       (.CI(\delay_section1_reg[0][3]_i_74_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_68_n_0 ,\delay_section1_reg[0][3]_i_68_n_1 ,\delay_section1_reg[0][3]_i_68_n_2 ,\delay_section1_reg[0][3]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1_reg[1]_1 [12:9]),
        .O({\delay_section1_reg[0][3]_i_68_n_4 ,\delay_section1_reg[0][3]_i_68_n_5 ,\delay_section1_reg[0][3]_i_68_n_6 ,\delay_section1_reg[0][3]_i_68_n_7 }),
        .S({\delay_section1[0][3]_i_75_n_0 ,\delay_section1[0][3]_i_76_n_0 ,\delay_section1[0][3]_i_77_n_0 ,\delay_section1[0][3]_i_78_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][3]_i_69 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][3]_i_69_n_0 ,\delay_section1_reg[0][3]_i_69_n_1 ,\delay_section1_reg[0][3]_i_69_n_2 ,\delay_section1_reg[0][3]_i_69_n_3 }),
        .CYINIT(\delay_section1[0][3]_i_46_n_0 ),
        .DI({\delay_section1_reg[1]_1 [0],1'b0,1'b0,1'b0}),
        .O(\delay_section1_reg[1][0]_0 ),
        .S({\delay_section1[0][3]_i_79_n_0 ,\delay_section1_reg[0][3]_i_80_n_5 ,\delay_section1_reg[0][3]_i_80_n_6 ,\delay_section1_reg[0][3]_i_80_n_7 }));
  CARRY4 \delay_section1_reg[0][3]_i_74 
       (.CI(\delay_section1_reg[0][3]_i_80_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_74_n_0 ,\delay_section1_reg[0][3]_i_74_n_1 ,\delay_section1_reg[0][3]_i_74_n_2 ,\delay_section1_reg[0][3]_i_74_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1_reg[1]_1 [8:5]),
        .O({\delay_section1_reg[0][3]_i_74_n_4 ,\delay_section1_reg[0][3]_i_74_n_5 ,\delay_section1_reg[0][3]_i_74_n_6 ,\delay_section1_reg[0][3]_i_74_n_7 }),
        .S({\delay_section1[0][3]_i_81_n_0 ,\delay_section1[0][3]_i_82_n_0 ,\delay_section1[0][3]_i_83_n_0 ,\delay_section1[0][3]_i_84_n_0 }));
  CARRY4 \delay_section1_reg[0][3]_i_80 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][3]_i_80_n_0 ,\delay_section1_reg[0][3]_i_80_n_1 ,\delay_section1_reg[0][3]_i_80_n_2 ,\delay_section1_reg[0][3]_i_80_n_3 }),
        .CYINIT(\delay_section1_reg[1]_1 [0]),
        .DI(\delay_section1_reg[1]_1 [4:1]),
        .O({\delay_section1_reg[0][3]_i_80_n_4 ,\delay_section1_reg[0][3]_i_80_n_5 ,\delay_section1_reg[0][3]_i_80_n_6 ,\delay_section1_reg[0][3]_i_80_n_7 }),
        .S({\delay_section1[0][3]_i_85_n_0 ,\delay_section1[0][3]_i_86_n_0 ,\delay_section1[0][3]_i_87_n_0 ,\delay_section1[0][3]_i_88_n_0 }));
  FDRE \delay_section1_reg[0][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[4]),
        .Q(\delay_section1_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[5]),
        .Q(\delay_section1_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[6]),
        .Q(\delay_section1_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[7]),
        .Q(\delay_section1_reg[0]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section1_reg[0][7]_i_2 
       (.CI(\delay_section1_reg[0][3]_i_2_n_0 ),
        .CO({\delay_section1_reg[0][7]_i_2_n_0 ,\delay_section1_reg[0][7]_i_2_n_1 ,\delay_section1_reg[0][7]_i_2_n_2 ,\delay_section1_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section1_reg[0][7]_i_2_n_4 ,\delay_section1_reg[0][7]_i_2_n_5 ,\delay_section1_reg[0][7]_i_2_n_6 ,\delay_section1_reg[0][7]_i_2_n_7 }),
        .S(p_1_in__4[7:4]));
  FDRE \delay_section1_reg[0][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[8]),
        .Q(\delay_section1_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \delay_section1_reg[0][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert1[9]),
        .Q(\delay_section1_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [0]),
        .Q(\delay_section1_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [10]),
        .Q(\delay_section1_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [11]),
        .Q(\delay_section1_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [12]),
        .Q(\delay_section1_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [13]),
        .Q(\delay_section1_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [14]),
        .Q(\delay_section1_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [15]),
        .Q(\delay_section1_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [1]),
        .Q(\delay_section1_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [2]),
        .Q(\delay_section1_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [3]),
        .Q(\delay_section1_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [4]),
        .Q(\delay_section1_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [5]),
        .Q(\delay_section1_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [6]),
        .Q(\delay_section1_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [7]),
        .Q(\delay_section1_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [8]),
        .Q(\delay_section1_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \delay_section1_reg[1][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section1_reg[0]_0 [9]),
        .Q(\delay_section1_reg[1]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][0]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][3]_i_2_n_7 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][10]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][11]_i_2_n_5 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][11]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][11]_i_2_n_4 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[11]));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][11]_i_15 
       (.I0(\delay_section2_reg_n_0_[1][12] ),
        .I1(\delay_section2_reg[0][15]_i_102_n_6 ),
        .I2(\delay_section2_reg[0][15]_i_103_n_4 ),
        .I3(\delay_section2_reg[0][15]_i_102_n_7 ),
        .I4(\delay_section2_reg[0][15]_i_103_n_5 ),
        .I5(\delay_section2_reg_n_0_[1][11] ),
        .O(\delay_section2[0][11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][11]_i_16 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg[0][15]_i_102_n_7 ),
        .I2(\delay_section2_reg[0][15]_i_103_n_5 ),
        .I3(\delay_section2_reg[0][11]_i_31_n_4 ),
        .I4(\delay_section2_reg[0][15]_i_103_n_6 ),
        .I5(\delay_section2_reg_n_0_[1][10] ),
        .O(\delay_section2[0][11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][11]_i_17 
       (.I0(\delay_section2_reg_n_0_[1][10] ),
        .I1(\delay_section2_reg[0][11]_i_31_n_4 ),
        .I2(\delay_section2_reg[0][15]_i_103_n_6 ),
        .I3(\delay_section2_reg[0][11]_i_31_n_5 ),
        .I4(\delay_section2_reg[0][15]_i_103_n_7 ),
        .I5(\delay_section2_reg_n_0_[1][9] ),
        .O(\delay_section2[0][11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][11]_i_18 
       (.I0(\delay_section2_reg_n_0_[1][9] ),
        .I1(\delay_section2_reg[0][11]_i_31_n_5 ),
        .I2(\delay_section2_reg[0][15]_i_103_n_7 ),
        .I3(\delay_section2_reg[0][11]_i_31_n_6 ),
        .I4(\delay_section2_reg[0][11]_i_32_n_4 ),
        .I5(\delay_section2_reg_n_0_[1][8] ),
        .O(\delay_section2[0][11]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][11]_i_19 
       (.I0(\delay_section2[0][11]_i_15_n_0 ),
        .I1(\delay_section2[0][11]_i_33_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][12] ),
        .I3(\delay_section2_reg[0][15]_i_103_n_4 ),
        .I4(\delay_section2_reg[0][15]_i_102_n_6 ),
        .O(\delay_section2[0][11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][11]_i_20 
       (.I0(\delay_section2[0][11]_i_16_n_0 ),
        .I1(\delay_section2[0][11]_i_34_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][11] ),
        .I3(\delay_section2_reg[0][15]_i_103_n_5 ),
        .I4(\delay_section2_reg[0][15]_i_102_n_7 ),
        .O(\delay_section2[0][11]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][11]_i_21 
       (.I0(\delay_section2[0][11]_i_17_n_0 ),
        .I1(\delay_section2[0][11]_i_35_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][10] ),
        .I3(\delay_section2_reg[0][15]_i_103_n_6 ),
        .I4(\delay_section2_reg[0][11]_i_31_n_4 ),
        .O(\delay_section2[0][11]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][11]_i_22 
       (.I0(\delay_section2[0][11]_i_18_n_0 ),
        .I1(\delay_section2[0][11]_i_36_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][9] ),
        .I3(\delay_section2_reg[0][15]_i_103_n_7 ),
        .I4(\delay_section2_reg[0][11]_i_31_n_5 ),
        .O(\delay_section2[0][11]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][11]_i_23 
       (.I0(RESIZE0),
        .I1(\delay_section2_reg[0][15]_i_184_n_6 ),
        .I2(\delay_section2_reg_n_0_[0][11] ),
        .O(\delay_section2[0][11]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][11]_i_24 
       (.I0(\delay_section2_reg_n_0_[0][13] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_4 ),
        .I2(\delay_section2_reg_n_0_[0][9] ),
        .O(\delay_section2[0][11]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][11]_i_25 
       (.I0(\delay_section2_reg_n_0_[0][12] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][8] ),
        .O(\delay_section2[0][11]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][11]_i_26 
       (.I0(\delay_section2_reg_n_0_[0][11] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_6 ),
        .I2(\delay_section2_reg_n_0_[0][7] ),
        .O(\delay_section2[0][11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \delay_section2[0][11]_i_27 
       (.I0(\delay_section2_reg_n_0_[0][11] ),
        .I1(\delay_section2_reg[0][15]_i_184_n_6 ),
        .I2(RESIZE0),
        .I3(\delay_section2_reg_n_0_[0][10] ),
        .I4(\delay_section2_reg[0][15]_i_184_n_7 ),
        .I5(\delay_section2_reg_n_0_[0][14] ),
        .O(\delay_section2[0][11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][11]_i_28 
       (.I0(\delay_section2_reg_n_0_[0][9] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_4 ),
        .I2(\delay_section2_reg_n_0_[0][13] ),
        .I3(\delay_section2_reg_n_0_[0][14] ),
        .I4(\delay_section2_reg_n_0_[0][10] ),
        .I5(\delay_section2_reg[0][15]_i_184_n_7 ),
        .O(\delay_section2[0][11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][11]_i_29 
       (.I0(\delay_section2_reg_n_0_[0][8] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][12] ),
        .I3(\delay_section2_reg_n_0_[0][13] ),
        .I4(\delay_section2_reg_n_0_[0][9] ),
        .I5(\delay_section2_reg[0][15]_i_210_n_4 ),
        .O(\delay_section2[0][11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][11]_i_30 
       (.I0(\delay_section2_reg_n_0_[0][7] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_6 ),
        .I2(\delay_section2_reg_n_0_[0][11] ),
        .I3(\delay_section2_reg_n_0_[0][12] ),
        .I4(\delay_section2_reg_n_0_[0][8] ),
        .I5(\delay_section2_reg[0][15]_i_210_n_5 ),
        .O(\delay_section2[0][11]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][11]_i_33 
       (.I0(\delay_section2_reg[0][15]_i_76_n_7 ),
        .I1(\delay_section2_reg[0][15]_i_102_n_5 ),
        .I2(\delay_section2_reg_n_0_[1][13] ),
        .O(\delay_section2[0][11]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][11]_i_34 
       (.I0(\delay_section2_reg[0][15]_i_103_n_4 ),
        .I1(\delay_section2_reg[0][15]_i_102_n_6 ),
        .I2(\delay_section2_reg_n_0_[1][12] ),
        .O(\delay_section2[0][11]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][11]_i_35 
       (.I0(\delay_section2_reg[0][15]_i_103_n_5 ),
        .I1(\delay_section2_reg[0][15]_i_102_n_7 ),
        .I2(\delay_section2_reg_n_0_[1][11] ),
        .O(\delay_section2[0][11]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][11]_i_36 
       (.I0(\delay_section2_reg[0][15]_i_103_n_6 ),
        .I1(\delay_section2_reg[0][11]_i_31_n_4 ),
        .I2(\delay_section2_reg_n_0_[1][10] ),
        .O(\delay_section2[0][11]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'hE0FE)) 
    \delay_section2[0][11]_i_37 
       (.I0(\delay_section2_reg_n_0_[1][3] ),
        .I1(\delay_section2_reg_n_0_[1][14] ),
        .I2(\delay_section2_reg_n_0_[1][4] ),
        .I3(RESIZE3_in0),
        .O(\delay_section2[0][11]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9990)) 
    \delay_section2[0][11]_i_38 
       (.I0(\delay_section2_reg_n_0_[1][14] ),
        .I1(\delay_section2_reg_n_0_[1][3] ),
        .I2(\delay_section2_reg_n_0_[1][13] ),
        .I3(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][11]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_39 
       (.I0(\delay_section2_reg_n_0_[1][6] ),
        .I1(\delay_section2_reg_n_0_[1][7] ),
        .O(\delay_section2[0][11]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_40 
       (.I0(\delay_section2_reg_n_0_[1][5] ),
        .I1(\delay_section2_reg_n_0_[1][6] ),
        .O(\delay_section2[0][11]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4222B)) 
    \delay_section2[0][11]_i_41 
       (.I0(RESIZE3_in0),
        .I1(\delay_section2_reg_n_0_[1][4] ),
        .I2(\delay_section2_reg_n_0_[1][14] ),
        .I3(\delay_section2_reg_n_0_[1][3] ),
        .I4(\delay_section2_reg_n_0_[1][5] ),
        .O(\delay_section2[0][11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \delay_section2[0][11]_i_42 
       (.I0(\delay_section2_reg_n_0_[1][2] ),
        .I1(\delay_section2_reg_n_0_[1][13] ),
        .I2(RESIZE3_in0),
        .I3(\delay_section2_reg_n_0_[1][4] ),
        .I4(\delay_section2_reg_n_0_[1][3] ),
        .I5(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][11]_i_42_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][11]_i_43 
       (.I0(\delay_section2_reg_n_0_[1][12] ),
        .I1(\delay_section2_reg_n_0_[1][8] ),
        .I2(\delay_section2_reg_n_0_[1][10] ),
        .O(\delay_section2[0][11]_i_43_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][11]_i_44 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][7] ),
        .I2(\delay_section2_reg_n_0_[1][9] ),
        .O(\delay_section2[0][11]_i_44_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][11]_i_45 
       (.I0(\delay_section2_reg_n_0_[1][10] ),
        .I1(\delay_section2_reg_n_0_[1][6] ),
        .I2(\delay_section2_reg_n_0_[1][8] ),
        .O(\delay_section2[0][11]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][11]_i_46 
       (.I0(\delay_section2_reg_n_0_[1][9] ),
        .I1(\delay_section2_reg_n_0_[1][5] ),
        .I2(\delay_section2_reg_n_0_[1][7] ),
        .O(\delay_section2[0][11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][11]_i_47 
       (.I0(\delay_section2_reg_n_0_[1][10] ),
        .I1(\delay_section2_reg_n_0_[1][8] ),
        .I2(\delay_section2_reg_n_0_[1][12] ),
        .I3(\delay_section2_reg_n_0_[1][13] ),
        .I4(\delay_section2_reg_n_0_[1][11] ),
        .I5(\delay_section2_reg_n_0_[1][9] ),
        .O(\delay_section2[0][11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][11]_i_48 
       (.I0(\delay_section2_reg_n_0_[1][9] ),
        .I1(\delay_section2_reg_n_0_[1][7] ),
        .I2(\delay_section2_reg_n_0_[1][11] ),
        .I3(\delay_section2_reg_n_0_[1][12] ),
        .I4(\delay_section2_reg_n_0_[1][10] ),
        .I5(\delay_section2_reg_n_0_[1][8] ),
        .O(\delay_section2[0][11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][11]_i_49 
       (.I0(\delay_section2_reg_n_0_[1][8] ),
        .I1(\delay_section2_reg_n_0_[1][6] ),
        .I2(\delay_section2_reg_n_0_[1][10] ),
        .I3(\delay_section2_reg_n_0_[1][11] ),
        .I4(\delay_section2_reg_n_0_[1][9] ),
        .I5(\delay_section2_reg_n_0_[1][7] ),
        .O(\delay_section2[0][11]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][11]_i_50 
       (.I0(\delay_section2_reg_n_0_[1][7] ),
        .I1(\delay_section2_reg_n_0_[1][5] ),
        .I2(\delay_section2_reg_n_0_[1][9] ),
        .I3(\delay_section2_reg_n_0_[1][10] ),
        .I4(\delay_section2_reg_n_0_[1][8] ),
        .I5(\delay_section2_reg_n_0_[1][6] ),
        .O(\delay_section2[0][11]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][12]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][14]_i_2_n_7 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][13]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][14]_i_2_n_6 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][14]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][14]_i_2_n_5 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[14]));
  LUT5 #(
    .INIT(32'h55555556)) 
    \delay_section2[0][14]_i_15 
       (.I0(\delay_section2_reg[0][14]_i_14_n_4 ),
        .I1(\delay_section2[0][14]_i_26_n_0 ),
        .I2(\delay_section2[0][14]_i_27_n_0 ),
        .I3(\delay_section2_reg[0][14]_i_9_0 ),
        .I4(\delay_section2[0][14]_i_29_n_0 ),
        .O(\delay_section2[0][14]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEB8282EB)) 
    \delay_section2[0][14]_i_18 
       (.I0(\delay_section2[0][14]_i_47_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[7] ),
        .I2(RESIZE0_in0),
        .I3(\sos_pipeline1_reg_n_0_[13] ),
        .I4(\sos_pipeline1_reg_n_0_[11] ),
        .O(\delay_section2[0][14]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \delay_section2[0][14]_i_19 
       (.I0(\sos_pipeline1_reg_n_0_[9] ),
        .I1(\sos_pipeline1_reg_n_0_[13] ),
        .I2(\sos_pipeline1_reg_n_0_[11] ),
        .I3(\sos_pipeline1_reg_n_0_[6] ),
        .I4(\delay_section2[0][14]_i_48_n_0 ),
        .O(\delay_section2[0][14]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \delay_section2[0][14]_i_20 
       (.I0(\sos_pipeline1_reg_n_0_[8] ),
        .I1(\sos_pipeline1_reg_n_0_[10] ),
        .I2(\sos_pipeline1_reg_n_0_[12] ),
        .I3(\sos_pipeline1_reg_n_0_[5] ),
        .I4(\delay_section2[0][14]_i_49_n_0 ),
        .O(\delay_section2[0][14]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \delay_section2[0][14]_i_21 
       (.I0(\sos_pipeline1_reg_n_0_[7] ),
        .I1(\sos_pipeline1_reg_n_0_[9] ),
        .I2(\sos_pipeline1_reg_n_0_[11] ),
        .I3(\sos_pipeline1_reg_n_0_[4] ),
        .I4(\delay_section2[0][14]_i_50_n_0 ),
        .O(\delay_section2[0][14]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hA956)) 
    \delay_section2[0][14]_i_22 
       (.I0(\delay_section2[0][14]_i_18_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[13] ),
        .I2(\sos_pipeline1_reg_n_0_[11] ),
        .I3(\delay_section2[0][14]_i_51_n_0 ),
        .O(\delay_section2[0][14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \delay_section2[0][14]_i_23 
       (.I0(\delay_section2[0][14]_i_19_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[11] ),
        .I2(\sos_pipeline1_reg_n_0_[13] ),
        .I3(RESIZE0_in0),
        .I4(\sos_pipeline1_reg_n_0_[7] ),
        .I5(\delay_section2[0][14]_i_47_n_0 ),
        .O(\delay_section2[0][14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \delay_section2[0][14]_i_24 
       (.I0(\delay_section2[0][14]_i_20_n_0 ),
        .I1(\delay_section2[0][14]_i_48_n_0 ),
        .I2(\sos_pipeline1_reg_n_0_[6] ),
        .I3(\sos_pipeline1_reg_n_0_[11] ),
        .I4(\sos_pipeline1_reg_n_0_[13] ),
        .I5(\sos_pipeline1_reg_n_0_[9] ),
        .O(\delay_section2[0][14]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \delay_section2[0][14]_i_25 
       (.I0(\delay_section2[0][14]_i_21_n_0 ),
        .I1(\delay_section2[0][14]_i_49_n_0 ),
        .I2(\sos_pipeline1_reg_n_0_[5] ),
        .I3(\sos_pipeline1_reg_n_0_[12] ),
        .I4(\sos_pipeline1_reg_n_0_[10] ),
        .I5(\sos_pipeline1_reg_n_0_[8] ),
        .O(\delay_section2[0][14]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section2[0][14]_i_26 
       (.I0(\delay_section2_reg[0][14]_i_38_n_7 ),
        .I1(\delay_section2_reg[0][14]_i_38_n_4 ),
        .I2(\delay_section2_reg[0][14]_i_52_n_5 ),
        .I3(\delay_section2_reg[0][14]_i_38_n_6 ),
        .O(\delay_section2[0][14]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section2[0][14]_i_27 
       (.I0(\sos_pipeline1_reg_n_0_[0] ),
        .I1(\delay_section2_reg[0][14]_i_52_n_4 ),
        .I2(\delay_section2_reg[0][14]_i_52_n_6 ),
        .I3(\delay_section2_reg[0][14]_i_52_n_7 ),
        .O(\delay_section2[0][14]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section2[0][14]_i_29 
       (.I0(\delay_section2_reg[0][14]_i_17_n_7 ),
        .I1(\delay_section2_reg[0][14]_i_17_n_4 ),
        .I2(\delay_section2_reg[0][14]_i_38_n_5 ),
        .I3(\delay_section2_reg[0][14]_i_17_n_6 ),
        .O(\delay_section2[0][14]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9990)) 
    \delay_section2[0][14]_i_30 
       (.I0(\delay_section2_reg[0][15]_i_117_n_7 ),
        .I1(\delay_section2_reg_n_0_[0][14] ),
        .I2(\delay_section2_reg[0][15]_i_184_n_4 ),
        .I3(\delay_section2_reg_n_0_[0][13] ),
        .O(\delay_section2[0][14]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9990)) 
    \delay_section2[0][14]_i_31 
       (.I0(\delay_section2_reg[0][15]_i_184_n_4 ),
        .I1(\delay_section2_reg_n_0_[0][13] ),
        .I2(\delay_section2_reg[0][15]_i_184_n_5 ),
        .I3(\delay_section2_reg_n_0_[0][12] ),
        .O(\delay_section2[0][14]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9990)) 
    \delay_section2[0][14]_i_32 
       (.I0(\delay_section2_reg[0][15]_i_184_n_5 ),
        .I1(\delay_section2_reg_n_0_[0][12] ),
        .I2(\delay_section2_reg[0][15]_i_184_n_6 ),
        .I3(\delay_section2_reg_n_0_[0][11] ),
        .O(\delay_section2[0][14]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \delay_section2[0][14]_i_33 
       (.I0(RESIZE0),
        .I1(\delay_section2_reg[0][15]_i_184_n_6 ),
        .I2(\delay_section2_reg_n_0_[0][11] ),
        .O(\delay_section2[0][14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \delay_section2[0][14]_i_34 
       (.I0(\delay_section2_reg_n_0_[0][13] ),
        .I1(\delay_section2_reg[0][15]_i_184_n_4 ),
        .I2(RESIZE0),
        .I3(\delay_section2_reg[0][15]_i_117_n_6 ),
        .I4(\delay_section2_reg_n_0_[0][14] ),
        .I5(\delay_section2_reg[0][15]_i_117_n_7 ),
        .O(\delay_section2[0][14]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \delay_section2[0][14]_i_35 
       (.I0(\delay_section2_reg_n_0_[0][12] ),
        .I1(\delay_section2_reg[0][15]_i_184_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][14] ),
        .I3(\delay_section2_reg[0][15]_i_117_n_7 ),
        .I4(\delay_section2_reg_n_0_[0][13] ),
        .I5(\delay_section2_reg[0][15]_i_184_n_4 ),
        .O(\delay_section2[0][14]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \delay_section2[0][14]_i_36 
       (.I0(\delay_section2_reg_n_0_[0][11] ),
        .I1(\delay_section2_reg[0][15]_i_184_n_6 ),
        .I2(\delay_section2_reg_n_0_[0][13] ),
        .I3(\delay_section2_reg[0][15]_i_184_n_4 ),
        .I4(\delay_section2_reg_n_0_[0][12] ),
        .I5(\delay_section2_reg[0][15]_i_184_n_5 ),
        .O(\delay_section2[0][14]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h963C3C69)) 
    \delay_section2[0][14]_i_37 
       (.I0(RESIZE0),
        .I1(\delay_section2_reg_n_0_[0][12] ),
        .I2(\delay_section2_reg[0][15]_i_184_n_5 ),
        .I3(\delay_section2_reg_n_0_[0][11] ),
        .I4(\delay_section2_reg[0][15]_i_184_n_6 ),
        .O(\delay_section2[0][14]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \delay_section2[0][14]_i_39 
       (.I0(\sos_pipeline1_reg_n_0_[10] ),
        .I1(\sos_pipeline1_reg_n_0_[8] ),
        .I2(\sos_pipeline1_reg_n_0_[6] ),
        .I3(\sos_pipeline1_reg_n_0_[3] ),
        .I4(\delay_section2[0][14]_i_61_n_0 ),
        .O(\delay_section2[0][14]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \delay_section2[0][14]_i_40 
       (.I0(\sos_pipeline1_reg_n_0_[9] ),
        .I1(\sos_pipeline1_reg_n_0_[7] ),
        .I2(\sos_pipeline1_reg_n_0_[5] ),
        .I3(\sos_pipeline1_reg_n_0_[2] ),
        .I4(\delay_section2[0][14]_i_62_n_0 ),
        .O(\delay_section2[0][14]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \delay_section2[0][14]_i_41 
       (.I0(\sos_pipeline1_reg_n_0_[4] ),
        .I1(\sos_pipeline1_reg_n_0_[6] ),
        .I2(\sos_pipeline1_reg_n_0_[8] ),
        .I3(\sos_pipeline1_reg_n_0_[1] ),
        .I4(\delay_section2[0][14]_i_63_n_0 ),
        .O(\delay_section2[0][14]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \delay_section2[0][14]_i_42 
       (.I0(\sos_pipeline1_reg_n_0_[4] ),
        .I1(\sos_pipeline1_reg_n_0_[6] ),
        .I2(\sos_pipeline1_reg_n_0_[8] ),
        .I3(\sos_pipeline1_reg_n_0_[1] ),
        .I4(\delay_section2[0][14]_i_63_n_0 ),
        .O(\delay_section2[0][14]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \delay_section2[0][14]_i_43 
       (.I0(\delay_section2[0][14]_i_39_n_0 ),
        .I1(\delay_section2[0][14]_i_50_n_0 ),
        .I2(\sos_pipeline1_reg_n_0_[4] ),
        .I3(\sos_pipeline1_reg_n_0_[11] ),
        .I4(\sos_pipeline1_reg_n_0_[9] ),
        .I5(\sos_pipeline1_reg_n_0_[7] ),
        .O(\delay_section2[0][14]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \delay_section2[0][14]_i_44 
       (.I0(\delay_section2[0][14]_i_40_n_0 ),
        .I1(\delay_section2[0][14]_i_61_n_0 ),
        .I2(\sos_pipeline1_reg_n_0_[3] ),
        .I3(\sos_pipeline1_reg_n_0_[6] ),
        .I4(\sos_pipeline1_reg_n_0_[8] ),
        .I5(\sos_pipeline1_reg_n_0_[10] ),
        .O(\delay_section2[0][14]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \delay_section2[0][14]_i_45 
       (.I0(\delay_section2[0][14]_i_41_n_0 ),
        .I1(\delay_section2[0][14]_i_62_n_0 ),
        .I2(\sos_pipeline1_reg_n_0_[2] ),
        .I3(\sos_pipeline1_reg_n_0_[5] ),
        .I4(\sos_pipeline1_reg_n_0_[7] ),
        .I5(\sos_pipeline1_reg_n_0_[9] ),
        .O(\delay_section2[0][14]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \delay_section2[0][14]_i_46 
       (.I0(\delay_section2[0][14]_i_63_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[1] ),
        .I2(\sos_pipeline1_reg_n_0_[8] ),
        .I3(\sos_pipeline1_reg_n_0_[4] ),
        .I4(\sos_pipeline1_reg_n_0_[6] ),
        .I5(\sos_pipeline1_reg_n_0_[0] ),
        .O(\delay_section2[0][14]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \delay_section2[0][14]_i_47 
       (.I0(\sos_pipeline1_reg_n_0_[12] ),
        .I1(\sos_pipeline1_reg_n_0_[14] ),
        .I2(\sos_pipeline1_reg_n_0_[10] ),
        .O(\delay_section2[0][14]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_48 
       (.I0(\sos_pipeline1_reg_n_0_[14] ),
        .I1(\sos_pipeline1_reg_n_0_[10] ),
        .I2(\sos_pipeline1_reg_n_0_[12] ),
        .O(\delay_section2[0][14]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_49 
       (.I0(\sos_pipeline1_reg_n_0_[13] ),
        .I1(\sos_pipeline1_reg_n_0_[9] ),
        .I2(\sos_pipeline1_reg_n_0_[11] ),
        .O(\delay_section2[0][14]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_50 
       (.I0(\sos_pipeline1_reg_n_0_[12] ),
        .I1(\sos_pipeline1_reg_n_0_[8] ),
        .I2(\sos_pipeline1_reg_n_0_[10] ),
        .O(\delay_section2[0][14]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section2[0][14]_i_51 
       (.I0(\sos_pipeline1_reg_n_0_[12] ),
        .I1(\sos_pipeline1_reg_n_0_[14] ),
        .I2(\sos_pipeline1_reg_n_0_[8] ),
        .I3(\sos_pipeline1_reg_n_0_[7] ),
        .I4(RESIZE0_in0),
        .O(\delay_section2[0][14]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section2[0][14]_i_53 
       (.I0(\sos_pipeline1_reg_n_0_[6] ),
        .I1(\sos_pipeline1_reg_n_0_[4] ),
        .I2(\sos_pipeline1_reg_n_0_[8] ),
        .I3(\sos_pipeline1_reg_n_0_[0] ),
        .O(\delay_section2[0][14]_i_53_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \delay_section2[0][14]_i_54 
       (.I0(\sos_pipeline1_reg_n_0_[2] ),
        .I1(\sos_pipeline1_reg_n_0_[4] ),
        .I2(\sos_pipeline1_reg_n_0_[6] ),
        .O(\delay_section2[0][14]_i_54_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \delay_section2[0][14]_i_55 
       (.I0(\sos_pipeline1_reg_n_0_[1] ),
        .I1(\sos_pipeline1_reg_n_0_[5] ),
        .I2(\sos_pipeline1_reg_n_0_[3] ),
        .O(\delay_section2[0][14]_i_55_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_56 
       (.I0(\sos_pipeline1_reg_n_0_[5] ),
        .I1(\sos_pipeline1_reg_n_0_[1] ),
        .I2(\sos_pipeline1_reg_n_0_[3] ),
        .O(\delay_section2[0][14]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \delay_section2[0][14]_i_57 
       (.I0(\delay_section2[0][14]_i_53_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[5] ),
        .I2(\sos_pipeline1_reg_n_0_[3] ),
        .I3(\sos_pipeline1_reg_n_0_[7] ),
        .O(\delay_section2[0][14]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section2[0][14]_i_58 
       (.I0(\delay_section2[0][14]_i_54_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[5] ),
        .I2(\sos_pipeline1_reg_n_0_[3] ),
        .I3(\sos_pipeline1_reg_n_0_[7] ),
        .O(\delay_section2[0][14]_i_58_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \delay_section2[0][14]_i_59 
       (.I0(\sos_pipeline1_reg_n_0_[2] ),
        .I1(\sos_pipeline1_reg_n_0_[4] ),
        .I2(\sos_pipeline1_reg_n_0_[6] ),
        .I3(\delay_section2[0][14]_i_55_n_0 ),
        .O(\delay_section2[0][14]_i_59_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \delay_section2[0][14]_i_60 
       (.I0(\sos_pipeline1_reg_n_0_[1] ),
        .I1(\sos_pipeline1_reg_n_0_[5] ),
        .I2(\sos_pipeline1_reg_n_0_[3] ),
        .I3(\sos_pipeline1_reg_n_0_[2] ),
        .I4(\sos_pipeline1_reg_n_0_[0] ),
        .O(\delay_section2[0][14]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_61 
       (.I0(\sos_pipeline1_reg_n_0_[11] ),
        .I1(\sos_pipeline1_reg_n_0_[7] ),
        .I2(\sos_pipeline1_reg_n_0_[9] ),
        .O(\delay_section2[0][14]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_62 
       (.I0(\sos_pipeline1_reg_n_0_[10] ),
        .I1(\sos_pipeline1_reg_n_0_[6] ),
        .I2(\sos_pipeline1_reg_n_0_[8] ),
        .O(\delay_section2[0][14]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_63 
       (.I0(\sos_pipeline1_reg_n_0_[9] ),
        .I1(\sos_pipeline1_reg_n_0_[5] ),
        .I2(\sos_pipeline1_reg_n_0_[7] ),
        .O(\delay_section2[0][14]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][14]_i_64 
       (.I0(\sos_pipeline1_reg_n_0_[0] ),
        .I1(\sos_pipeline1_reg_n_0_[2] ),
        .I2(\sos_pipeline1_reg_n_0_[4] ),
        .O(\delay_section2[0][14]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][14]_i_65 
       (.I0(\sos_pipeline1_reg_n_0_[3] ),
        .I1(\sos_pipeline1_reg_n_0_[1] ),
        .O(\delay_section2[0][14]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][14]_i_66 
       (.I0(\sos_pipeline1_reg_n_0_[2] ),
        .I1(\sos_pipeline1_reg_n_0_[0] ),
        .O(\delay_section2[0][14]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0302)) 
    \delay_section2[0][15]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2[0][15]_i_3_n_0 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2_reg[0][15]_i_5_n_7 ),
        .O(typeconvert2[15]));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][15]_i_100 
       (.I0(\delay_section2[0][15]_i_96_n_0 ),
        .I1(\delay_section2[0][15]_i_168_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][2] ),
        .I3(\delay_section2_reg[0][15]_i_163_n_6 ),
        .I4(\delay_section2_reg[0][15]_i_164_n_4 ),
        .O(\delay_section2[0][15]_i_100_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][15]_i_101 
       (.I0(\delay_section2[0][15]_i_97_n_0 ),
        .I1(\delay_section2[0][15]_i_169_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][1] ),
        .I3(\delay_section2_reg[0][15]_i_163_n_7 ),
        .I4(\delay_section2_reg[0][15]_i_164_n_5 ),
        .O(\delay_section2[0][15]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_104 
       (.I0(\delay_section2_reg_n_0_[1][13] ),
        .I1(\delay_section2_reg[0][15]_i_76_n_7 ),
        .I2(\delay_section2_reg[0][15]_i_102_n_5 ),
        .O(\delay_section2[0][15]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_105 
       (.I0(\delay_section2_reg[0][15]_i_76_n_6 ),
        .I1(\delay_section2_reg[0][15]_i_102_n_4 ),
        .I2(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_106 
       (.I0(\delay_section2_reg_n_0_[1][14] ),
        .I1(RESIZE3_in0),
        .O(\delay_section2[0][15]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_107 
       (.I0(\delay_section2_reg_n_0_[1][13] ),
        .I1(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_108 
       (.I0(\delay_section2_reg_n_0_[1][12] ),
        .I1(\delay_section2_reg_n_0_[1][13] ),
        .O(\delay_section2[0][15]_i_108_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_109 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][12] ),
        .O(\delay_section2[0][15]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \delay_section2[0][15]_i_11 
       (.I0(p_1_in__5[5]),
        .I1(p_1_in__5[4]),
        .I2(p_1_in__5[3]),
        .I3(p_1_in__5[2]),
        .O(\delay_section2[0][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFDD0)) 
    \delay_section2[0][15]_i_110 
       (.I0(\delay_section2_reg_n_0_[1][14] ),
        .I1(\delay_section2_reg_n_0_[1][12] ),
        .I2(RESIZE3_in0),
        .I3(\delay_section2_reg_n_0_[1][13] ),
        .O(\delay_section2[0][15]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_111 
       (.I0(\delay_section2_reg_n_0_[1][14] ),
        .I1(RESIZE3_in0),
        .O(\delay_section2[0][15]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'hE811)) 
    \delay_section2[0][15]_i_112 
       (.I0(\delay_section2_reg_n_0_[1][13] ),
        .I1(RESIZE3_in0),
        .I2(\delay_section2_reg_n_0_[1][12] ),
        .I3(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_113 
       (.I0(\sos_pipeline1_reg_n_0_[14] ),
        .I1(RESIZE0_in0),
        .O(\delay_section2[0][15]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_114 
       (.I0(\sos_pipeline1_reg_n_0_[13] ),
        .I1(\sos_pipeline1_reg_n_0_[14] ),
        .O(\delay_section2[0][15]_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_115 
       (.I0(\sos_pipeline1_reg_n_0_[12] ),
        .I1(\sos_pipeline1_reg_n_0_[13] ),
        .O(\delay_section2[0][15]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'hE0FE)) 
    \delay_section2[0][15]_i_118 
       (.I0(\delay_section2_reg_n_0_[0][14] ),
        .I1(\delay_section2_reg[0][15]_i_117_n_7 ),
        .I2(\delay_section2_reg[0][15]_i_117_n_6 ),
        .I3(RESIZE0),
        .O(\delay_section2[0][15]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \delay_section2[0][15]_i_12 
       (.I0(p_1_in__5[9]),
        .I1(p_1_in__5[8]),
        .I2(p_1_in__5[7]),
        .I3(p_1_in__5[6]),
        .O(\delay_section2[0][15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4222B)) 
    \delay_section2[0][15]_i_122 
       (.I0(RESIZE0),
        .I1(\delay_section2_reg[0][15]_i_117_n_6 ),
        .I2(\delay_section2_reg[0][15]_i_117_n_7 ),
        .I3(\delay_section2_reg_n_0_[0][14] ),
        .I4(\delay_section2_reg[0][15]_0 [0]),
        .O(\delay_section2[0][15]_i_122_n_0 ));
  LUT4 #(
    .INIT(16'hE0FE)) 
    \delay_section2[0][15]_i_123 
       (.I0(\sos_pipeline1_reg_n_0_[14] ),
        .I1(\sos_pipeline1_reg_n_0_[10] ),
        .I2(\sos_pipeline1_reg_n_0_[11] ),
        .I3(RESIZE0_in0),
        .O(\delay_section2[0][15]_i_123_n_0 ));
  LUT5 #(
    .INIT(32'h90009990)) 
    \delay_section2[0][15]_i_124 
       (.I0(\sos_pipeline1_reg_n_0_[14] ),
        .I1(\sos_pipeline1_reg_n_0_[10] ),
        .I2(\sos_pipeline1_reg_n_0_[13] ),
        .I3(\sos_pipeline1_reg_n_0_[9] ),
        .I4(RESIZE0_in0),
        .O(\delay_section2[0][15]_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hBEEBBEEBBEEB2882)) 
    \delay_section2[0][15]_i_125 
       (.I0(\delay_section2[0][15]_i_189_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[9] ),
        .I2(\sos_pipeline1_reg_n_0_[13] ),
        .I3(RESIZE0_in0),
        .I4(\sos_pipeline1_reg_n_0_[14] ),
        .I5(\sos_pipeline1_reg_n_0_[12] ),
        .O(\delay_section2[0][15]_i_125_n_0 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \delay_section2[0][15]_i_126 
       (.I0(\delay_section2[0][15]_i_189_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[9] ),
        .I2(\sos_pipeline1_reg_n_0_[13] ),
        .I3(RESIZE0_in0),
        .I4(\sos_pipeline1_reg_n_0_[14] ),
        .I5(\sos_pipeline1_reg_n_0_[12] ),
        .O(\delay_section2[0][15]_i_126_n_0 ));
  LUT5 #(
    .INIT(32'hDDD4222B)) 
    \delay_section2[0][15]_i_127 
       (.I0(RESIZE0_in0),
        .I1(\sos_pipeline1_reg_n_0_[11] ),
        .I2(\sos_pipeline1_reg_n_0_[10] ),
        .I3(\sos_pipeline1_reg_n_0_[14] ),
        .I4(\sos_pipeline1_reg_n_0_[12] ),
        .O(\delay_section2[0][15]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h817E0FF00FF07E81)) 
    \delay_section2[0][15]_i_128 
       (.I0(\sos_pipeline1_reg_n_0_[9] ),
        .I1(\sos_pipeline1_reg_n_0_[13] ),
        .I2(RESIZE0_in0),
        .I3(\sos_pipeline1_reg_n_0_[11] ),
        .I4(\sos_pipeline1_reg_n_0_[14] ),
        .I5(\sos_pipeline1_reg_n_0_[10] ),
        .O(\delay_section2[0][15]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \delay_section2[0][15]_i_129 
       (.I0(\delay_section2[0][15]_i_125_n_0 ),
        .I1(\sos_pipeline1_reg_n_0_[10] ),
        .I2(\sos_pipeline1_reg_n_0_[14] ),
        .I3(RESIZE0_in0),
        .I4(\sos_pipeline1_reg_n_0_[9] ),
        .I5(\sos_pipeline1_reg_n_0_[13] ),
        .O(\delay_section2[0][15]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \delay_section2[0][15]_i_13 
       (.I0(p_1_in__5[10]),
        .I1(p_1_in__5[11]),
        .I2(p_1_in__5[12]),
        .I3(p_1_in__5[13]),
        .I4(p_1_in__5[15]),
        .I5(p_1_in__5[14]),
        .O(\delay_section2[0][15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h559A9AAA9AAA559A)) 
    \delay_section2[0][15]_i_130 
       (.I0(\delay_section2[0][15]_i_126_n_0 ),
        .I1(RESIZE0_in0),
        .I2(\sos_pipeline1_reg_n_0_[7] ),
        .I3(\sos_pipeline1_reg_n_0_[8] ),
        .I4(\sos_pipeline1_reg_n_0_[14] ),
        .I5(\sos_pipeline1_reg_n_0_[12] ),
        .O(\delay_section2[0][15]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h40BFBF40BF4040BF)) 
    \delay_section2[0][15]_i_138 
       (.I0(\delay_section2_reg_n_0_[1][0] ),
        .I1(\delay_section2_reg[1][4]_0 [2]),
        .I2(\delay_section2_reg[1][10]_0 [0]),
        .I3(\delay_section2_reg_n_0_[1][1] ),
        .I4(\delay_section2_reg[0][15]_i_164_n_5 ),
        .I5(\delay_section2_reg[0][15]_i_163_n_7 ),
        .O(\delay_section2[0][15]_i_138_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay_section2[0][15]_i_14 
       (.I0(\delay_section2_reg[0][15]_i_7_n_4 ),
        .I1(\delay_section2_reg[0][15]_i_6_n_5 ),
        .I2(\delay_section2_reg[0][15]_i_6_n_6 ),
        .I3(\delay_section2_reg[0][15]_i_7_n_6 ),
        .I4(\delay_section2_reg[0][15]_i_7_n_5 ),
        .O(\delay_section2[0][15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \delay_section2[0][15]_i_142 
       (.I0(\delay_section2[0][15]_i_138_n_0 ),
        .I1(\delay_section2_reg[1][4]_0 [3]),
        .I2(\delay_section2_reg[1][10]_0 [1]),
        .O(\delay_section2[0][15]_i_142_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \delay_section2[0][15]_i_143 
       (.I0(\delay_section2_reg[1][4]_0 [3]),
        .I1(\delay_section2_reg[1][10]_0 [1]),
        .I2(\delay_section2_reg_n_0_[1][0] ),
        .I3(\delay_section2_reg[1][4]_0 [2]),
        .I4(\delay_section2_reg[1][10]_0 [0]),
        .O(\delay_section2[0][15]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_146 
       (.I0(\delay_section2_reg_n_0_[0][10] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_7 ),
        .I2(\delay_section2_reg_n_0_[0][6] ),
        .O(\delay_section2[0][15]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_147 
       (.I0(\delay_section2_reg_n_0_[0][9] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_4 ),
        .I2(\delay_section2_reg_n_0_[0][5] ),
        .O(\delay_section2[0][15]_i_147_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_148 
       (.I0(\delay_section2_reg_n_0_[0][8] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][4] ),
        .O(\delay_section2[0][15]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_149 
       (.I0(\delay_section2_reg_n_0_[0][7] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_6 ),
        .I2(\delay_section2_reg_n_0_[0][3] ),
        .O(\delay_section2[0][15]_i_149_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_15 
       (.I0(\delay_section2_reg[0][15]_i_9_n_3 ),
        .O(p_0_in96_in));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][15]_i_150 
       (.I0(\delay_section2_reg_n_0_[0][6] ),
        .I1(\delay_section2_reg[0][15]_i_210_n_7 ),
        .I2(\delay_section2_reg_n_0_[0][10] ),
        .I3(\delay_section2_reg_n_0_[0][11] ),
        .I4(\delay_section2_reg_n_0_[0][7] ),
        .I5(\delay_section2_reg[0][15]_i_210_n_6 ),
        .O(\delay_section2[0][15]_i_150_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][15]_i_151 
       (.I0(\delay_section2_reg_n_0_[0][5] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_4 ),
        .I2(\delay_section2_reg_n_0_[0][9] ),
        .I3(\delay_section2_reg_n_0_[0][10] ),
        .I4(\delay_section2_reg_n_0_[0][6] ),
        .I5(\delay_section2_reg[0][15]_i_210_n_7 ),
        .O(\delay_section2[0][15]_i_151_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][15]_i_152 
       (.I0(\delay_section2_reg_n_0_[0][4] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][8] ),
        .I3(\delay_section2_reg_n_0_[0][9] ),
        .I4(\delay_section2_reg_n_0_[0][5] ),
        .I5(\delay_section2_reg[0][15]_i_211_n_4 ),
        .O(\delay_section2[0][15]_i_152_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][15]_i_153 
       (.I0(\delay_section2_reg_n_0_[0][3] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_6 ),
        .I2(\delay_section2_reg_n_0_[0][7] ),
        .I3(\delay_section2_reg_n_0_[0][8] ),
        .I4(\delay_section2_reg_n_0_[0][4] ),
        .I5(\delay_section2_reg[0][15]_i_211_n_5 ),
        .O(\delay_section2[0][15]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_154 
       (.I0(\delay_section2_reg_n_0_[0][6] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_7 ),
        .I2(\delay_section2_reg_n_0_[0][2] ),
        .O(\delay_section2[0][15]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_155 
       (.I0(\delay_section2_reg_n_0_[0][5] ),
        .I1(\delay_section2_reg[0][15]_i_212_n_4 ),
        .I2(\delay_section2_reg_n_0_[0][1] ),
        .O(\delay_section2[0][15]_i_155_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section2[0][15]_i_156 
       (.I0(\delay_section2_reg_n_0_[0][4] ),
        .I1(\delay_section2_reg[0][15]_i_212_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][0] ),
        .O(\delay_section2[0][15]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_157 
       (.I0(\delay_section2_reg_n_0_[0][4] ),
        .I1(\delay_section2_reg[0][15]_i_212_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][0] ),
        .O(\delay_section2[0][15]_i_157_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][15]_i_158 
       (.I0(\delay_section2_reg_n_0_[0][2] ),
        .I1(\delay_section2_reg[0][15]_i_211_n_7 ),
        .I2(\delay_section2_reg_n_0_[0][6] ),
        .I3(\delay_section2_reg_n_0_[0][7] ),
        .I4(\delay_section2_reg_n_0_[0][3] ),
        .I5(\delay_section2_reg[0][15]_i_211_n_6 ),
        .O(\delay_section2[0][15]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][15]_i_159 
       (.I0(\delay_section2_reg_n_0_[0][1] ),
        .I1(\delay_section2_reg[0][15]_i_212_n_4 ),
        .I2(\delay_section2_reg_n_0_[0][5] ),
        .I3(\delay_section2_reg_n_0_[0][6] ),
        .I4(\delay_section2_reg_n_0_[0][2] ),
        .I5(\delay_section2_reg[0][15]_i_211_n_7 ),
        .O(\delay_section2[0][15]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section2[0][15]_i_160 
       (.I0(\delay_section2_reg_n_0_[0][0] ),
        .I1(\delay_section2_reg[0][15]_i_212_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][4] ),
        .I3(\delay_section2_reg_n_0_[0][5] ),
        .I4(\delay_section2_reg_n_0_[0][1] ),
        .I5(\delay_section2_reg[0][15]_i_212_n_4 ),
        .O(\delay_section2[0][15]_i_160_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \delay_section2[0][15]_i_161 
       (.I0(\delay_section2_reg_n_0_[0][0] ),
        .I1(\delay_section2_reg[0][15]_i_212_n_5 ),
        .I2(\delay_section2_reg_n_0_[0][4] ),
        .I3(\delay_section2_reg_n_0_[0][3] ),
        .I4(\delay_section2_reg[0][15]_i_212_n_6 ),
        .O(\delay_section2[0][15]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_166 
       (.I0(\delay_section2_reg[0][11]_i_32_n_7 ),
        .I1(\delay_section2_reg[0][15]_i_162_n_5 ),
        .I2(\delay_section2_reg_n_0_[1][5] ),
        .O(\delay_section2[0][15]_i_166_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_167 
       (.I0(\delay_section2_reg[0][15]_i_163_n_4 ),
        .I1(\delay_section2_reg[0][15]_i_162_n_6 ),
        .I2(\delay_section2_reg_n_0_[1][4] ),
        .O(\delay_section2[0][15]_i_167_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_168 
       (.I0(\delay_section2_reg[0][15]_i_163_n_5 ),
        .I1(\delay_section2_reg[0][15]_i_162_n_7 ),
        .I2(\delay_section2_reg_n_0_[1][3] ),
        .O(\delay_section2[0][15]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_169 
       (.I0(\delay_section2_reg[0][15]_i_163_n_6 ),
        .I1(\delay_section2_reg[0][15]_i_164_n_4 ),
        .I2(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_169_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_170 
       (.I0(\delay_section2_reg_n_0_[1][10] ),
        .I1(\delay_section2_reg_n_0_[1][11] ),
        .O(\delay_section2[0][15]_i_170_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_171 
       (.I0(\delay_section2_reg_n_0_[1][9] ),
        .I1(\delay_section2_reg_n_0_[1][10] ),
        .O(\delay_section2[0][15]_i_171_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_172 
       (.I0(\delay_section2_reg_n_0_[1][8] ),
        .I1(\delay_section2_reg_n_0_[1][9] ),
        .O(\delay_section2[0][15]_i_172_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_173 
       (.I0(\delay_section2_reg_n_0_[1][7] ),
        .I1(\delay_section2_reg_n_0_[1][8] ),
        .O(\delay_section2[0][15]_i_173_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6606)) 
    \delay_section2[0][15]_i_174 
       (.I0(\delay_section2_reg_n_0_[1][14] ),
        .I1(\delay_section2_reg_n_0_[1][12] ),
        .I2(\delay_section2_reg_n_0_[1][13] ),
        .I3(\delay_section2_reg_n_0_[1][11] ),
        .O(\delay_section2[0][15]_i_174_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \delay_section2[0][15]_i_175 
       (.I0(RESIZE3_in0),
        .I1(\delay_section2_reg_n_0_[1][13] ),
        .I2(\delay_section2_reg_n_0_[1][11] ),
        .O(\delay_section2[0][15]_i_175_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][15]_i_176 
       (.I0(\delay_section2_reg_n_0_[1][13] ),
        .I1(\delay_section2_reg_n_0_[1][11] ),
        .I2(RESIZE3_in0),
        .O(\delay_section2[0][15]_i_176_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][15]_i_177 
       (.I0(\delay_section2_reg_n_0_[1][13] ),
        .I1(\delay_section2_reg_n_0_[1][9] ),
        .I2(\delay_section2_reg_n_0_[1][11] ),
        .O(\delay_section2[0][15]_i_177_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \delay_section2[0][15]_i_178 
       (.I0(\delay_section2[0][15]_i_174_n_0 ),
        .I1(\delay_section2_reg_n_0_[1][13] ),
        .I2(RESIZE3_in0),
        .I3(\delay_section2_reg_n_0_[1][12] ),
        .I4(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_178_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT5 #(
    .INIT(32'h66969969)) 
    \delay_section2[0][15]_i_179 
       (.I0(\delay_section2_reg_n_0_[1][14] ),
        .I1(\delay_section2_reg_n_0_[1][12] ),
        .I2(\delay_section2_reg_n_0_[1][13] ),
        .I3(\delay_section2_reg_n_0_[1][11] ),
        .I4(\delay_section2[0][15]_i_175_n_0 ),
        .O(\delay_section2[0][15]_i_179_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \delay_section2[0][15]_i_180 
       (.I0(RESIZE3_in0),
        .I1(\delay_section2_reg_n_0_[1][11] ),
        .I2(\delay_section2_reg_n_0_[1][13] ),
        .I3(\delay_section2_reg_n_0_[1][12] ),
        .I4(\delay_section2_reg_n_0_[1][10] ),
        .I5(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][15]_i_181 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][9] ),
        .I2(\delay_section2_reg_n_0_[1][13] ),
        .I3(\delay_section2_reg_n_0_[1][14] ),
        .I4(\delay_section2_reg_n_0_[1][12] ),
        .I5(\delay_section2_reg_n_0_[1][10] ),
        .O(\delay_section2[0][15]_i_181_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_182 
       (.I0(\delay_section2_reg_n_0_[0][14] ),
        .I1(RESIZE0),
        .O(\delay_section2[0][15]_i_182_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_183 
       (.I0(\delay_section2_reg_n_0_[0][13] ),
        .I1(\delay_section2_reg_n_0_[0][14] ),
        .O(\delay_section2[0][15]_i_183_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_185 
       (.I0(\delay_section2_reg_n_0_[0][12] ),
        .I1(\delay_section2_reg_n_0_[0][13] ),
        .O(\delay_section2[0][15]_i_185_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_186 
       (.I0(\delay_section2_reg_n_0_[0][11] ),
        .I1(\delay_section2_reg_n_0_[0][12] ),
        .O(\delay_section2[0][15]_i_186_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_187 
       (.I0(\delay_section2_reg_n_0_[0][10] ),
        .I1(\delay_section2_reg_n_0_[0][11] ),
        .O(\delay_section2[0][15]_i_187_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_188 
       (.I0(\delay_section2_reg_n_0_[0][9] ),
        .I1(\delay_section2_reg_n_0_[0][10] ),
        .O(\delay_section2[0][15]_i_188_n_0 ));
  LUT6 #(
    .INIT(64'hE00E0EE00EE0E00E)) 
    \delay_section2[0][15]_i_189 
       (.I0(\sos_pipeline1_reg_n_0_[11] ),
        .I1(\sos_pipeline1_reg_n_0_[13] ),
        .I2(\delay_section2[0][15]_i_243_n_0 ),
        .I3(\sos_pipeline1_reg_n_0_[8] ),
        .I4(\sos_pipeline1_reg_n_0_[14] ),
        .I5(\sos_pipeline1_reg_n_0_[12] ),
        .O(\delay_section2[0][15]_i_189_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_190 
       (.I0(\delay_section2_reg_n_0_[0][2] ),
        .O(\delay_section2[0][15]_i_190_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_191 
       (.I0(\delay_section2_reg_n_0_[0][1] ),
        .O(\delay_section2[0][15]_i_191_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_192 
       (.I0(\delay_section2_reg_n_0_[0][0] ),
        .O(\delay_section2[0][15]_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section2[0][15]_i_194 
       (.I0(\delay_section2_reg[0][15]_i_209_n_6 ),
        .I1(\delay_section2_reg_n_0_[1][1] ),
        .O(\delay_section2[0][15]_i_194_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section2[0][15]_i_195 
       (.I0(\delay_section2_reg[0][15]_i_209_n_7 ),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .O(\delay_section2[0][15]_i_195_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \delay_section2[0][15]_i_197 
       (.I0(\delay_section2_reg_n_0_[1][1] ),
        .I1(\delay_section2_reg[0][15]_i_209_n_6 ),
        .I2(\delay_section2_reg[1][4]_0 [0]),
        .I3(\delay_section2_reg[1][6]_0 [0]),
        .O(\delay_section2[0][15]_i_197_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \delay_section2[0][15]_i_198 
       (.I0(\delay_section2_reg_n_0_[1][0] ),
        .I1(\delay_section2_reg[0][15]_i_209_n_7 ),
        .I2(\delay_section2_reg_n_0_[1][1] ),
        .I3(\delay_section2_reg[0][15]_i_209_n_6 ),
        .O(\delay_section2[0][15]_i_198_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_199 
       (.I0(\delay_section2_reg[1][2]_0 [3]),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .I2(\delay_section2_reg[0][15]_i_209_n_7 ),
        .O(\delay_section2[0][15]_i_199_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    \delay_section2[0][15]_i_2 
       (.I0(\delay_section2_reg[0][15]_i_6_n_4 ),
        .I1(\delay_section2_reg[0][15]_i_7_n_7 ),
        .I2(p_1_in__5[15]),
        .I3(\delay_section2[0][15]_i_8_n_0 ),
        .I4(\delay_section2_reg[0][15]_i_9_n_3 ),
        .O(\delay_section2[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section2[0][15]_i_201 
       (.I0(\delay_section2_reg[0][15]_i_212_n_7 ),
        .I1(\delay_section2_reg_n_0_[0][2] ),
        .O(\delay_section2[0][15]_i_201_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section2[0][15]_i_202 
       (.I0(\delay_section2_reg[0][15]_i_203_n_4 ),
        .I1(\delay_section2_reg_n_0_[0][1] ),
        .O(\delay_section2[0][15]_i_202_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \delay_section2[0][15]_i_205 
       (.I0(\delay_section2_reg_n_0_[0][2] ),
        .I1(\delay_section2_reg[0][15]_i_212_n_7 ),
        .I2(\delay_section2_reg_n_0_[0][3] ),
        .I3(\delay_section2_reg[0][15]_i_212_n_6 ),
        .O(\delay_section2[0][15]_i_205_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \delay_section2[0][15]_i_206 
       (.I0(\delay_section2_reg_n_0_[0][1] ),
        .I1(\delay_section2_reg[0][15]_i_203_n_4 ),
        .I2(\delay_section2_reg_n_0_[0][2] ),
        .I3(\delay_section2_reg[0][15]_i_212_n_7 ),
        .O(\delay_section2[0][15]_i_206_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_207 
       (.I0(\delay_section2_reg[0][6]_1 ),
        .I1(\delay_section2_reg_n_0_[0][1] ),
        .I2(\delay_section2_reg[0][15]_i_203_n_4 ),
        .O(\delay_section2[0][15]_i_207_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][15]_i_208 
       (.I0(\delay_section2_reg[0][6]_1 ),
        .I1(\delay_section2_reg_n_0_[0][0] ),
        .O(\delay_section2[0][15]_i_208_n_0 ));
  LUT5 #(
    .INIT(32'h08000008)) 
    \delay_section2[0][15]_i_213 
       (.I0(\delay_section2_reg_n_0_[1][1] ),
        .I1(\delay_section2_reg_n_0_[1][11] ),
        .I2(\delay_section2_reg_n_0_[1][14] ),
        .I3(\delay_section2_reg_n_0_[1][13] ),
        .I4(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_213_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \delay_section2[0][15]_i_214 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][14] ),
        .I2(\delay_section2_reg_n_0_[1][1] ),
        .I3(\delay_section2_reg_n_0_[1][13] ),
        .I4(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_214_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_215 
       (.I0(RESIZE3_in0),
        .I1(\delay_section2_reg_n_0_[1][12] ),
        .O(\delay_section2[0][15]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'h0F780FF00FF0F087)) 
    \delay_section2[0][15]_i_216 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][1] ),
        .I2(\delay_section2_reg_n_0_[1][3] ),
        .I3(\delay_section2_reg_n_0_[1][14] ),
        .I4(\delay_section2_reg_n_0_[1][2] ),
        .I5(\delay_section2_reg_n_0_[1][13] ),
        .O(\delay_section2[0][15]_i_216_n_0 ));
  LUT6 #(
    .INIT(64'h9666966696666999)) 
    \delay_section2[0][15]_i_217 
       (.I0(\delay_section2_reg_n_0_[1][2] ),
        .I1(\delay_section2_reg_n_0_[1][13] ),
        .I2(\delay_section2_reg_n_0_[1][1] ),
        .I3(\delay_section2[0][15]_i_274_n_0 ),
        .I4(\delay_section2_reg_n_0_[1][12] ),
        .I5(RESIZE3_in0),
        .O(\delay_section2[0][15]_i_217_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section2[0][15]_i_218 
       (.I0(\delay_section2_reg_n_0_[1][12] ),
        .I1(RESIZE3_in0),
        .I2(\delay_section2_reg_n_0_[1][1] ),
        .I3(\delay_section2_reg_n_0_[1][11] ),
        .I4(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_218_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_219 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][14] ),
        .I2(\delay_section2_reg_n_0_[1][0] ),
        .O(\delay_section2[0][15]_i_219_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][15]_i_220 
       (.I0(\delay_section2_reg_n_0_[1][8] ),
        .I1(\delay_section2_reg_n_0_[1][4] ),
        .I2(\delay_section2_reg_n_0_[1][6] ),
        .O(\delay_section2[0][15]_i_220_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][15]_i_221 
       (.I0(\delay_section2_reg_n_0_[1][7] ),
        .I1(\delay_section2_reg_n_0_[1][3] ),
        .I2(\delay_section2_reg_n_0_[1][5] ),
        .O(\delay_section2[0][15]_i_221_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][15]_i_222 
       (.I0(\delay_section2_reg_n_0_[1][6] ),
        .I1(\delay_section2_reg_n_0_[1][2] ),
        .I2(\delay_section2_reg_n_0_[1][4] ),
        .O(\delay_section2[0][15]_i_222_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][15]_i_223 
       (.I0(\delay_section2_reg_n_0_[1][5] ),
        .I1(\delay_section2_reg_n_0_[1][1] ),
        .I2(\delay_section2_reg_n_0_[1][3] ),
        .O(\delay_section2[0][15]_i_223_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][15]_i_224 
       (.I0(\delay_section2_reg_n_0_[1][6] ),
        .I1(\delay_section2_reg_n_0_[1][4] ),
        .I2(\delay_section2_reg_n_0_[1][8] ),
        .I3(\delay_section2_reg_n_0_[1][9] ),
        .I4(\delay_section2_reg_n_0_[1][7] ),
        .I5(\delay_section2_reg_n_0_[1][5] ),
        .O(\delay_section2[0][15]_i_224_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][15]_i_225 
       (.I0(\delay_section2_reg_n_0_[1][5] ),
        .I1(\delay_section2_reg_n_0_[1][3] ),
        .I2(\delay_section2_reg_n_0_[1][7] ),
        .I3(\delay_section2_reg_n_0_[1][8] ),
        .I4(\delay_section2_reg_n_0_[1][6] ),
        .I5(\delay_section2_reg_n_0_[1][4] ),
        .O(\delay_section2[0][15]_i_225_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][15]_i_226 
       (.I0(\delay_section2_reg_n_0_[1][4] ),
        .I1(\delay_section2_reg_n_0_[1][2] ),
        .I2(\delay_section2_reg_n_0_[1][6] ),
        .I3(\delay_section2_reg_n_0_[1][7] ),
        .I4(\delay_section2_reg_n_0_[1][5] ),
        .I5(\delay_section2_reg_n_0_[1][3] ),
        .O(\delay_section2[0][15]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][15]_i_227 
       (.I0(\delay_section2_reg_n_0_[1][3] ),
        .I1(\delay_section2_reg_n_0_[1][1] ),
        .I2(\delay_section2_reg_n_0_[1][5] ),
        .I3(\delay_section2_reg_n_0_[1][6] ),
        .I4(\delay_section2_reg_n_0_[1][4] ),
        .I5(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_227_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_228 
       (.I0(\delay_section2_reg_n_0_[1][13] ),
        .I1(\delay_section2_reg_n_0_[1][10] ),
        .O(\delay_section2[0][15]_i_228_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_229 
       (.I0(\delay_section2_reg_n_0_[1][12] ),
        .I1(\delay_section2_reg_n_0_[1][9] ),
        .O(\delay_section2[0][15]_i_229_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_230 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][8] ),
        .O(\delay_section2[0][15]_i_230_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_231 
       (.I0(\delay_section2_reg_n_0_[1][10] ),
        .I1(\delay_section2_reg_n_0_[1][7] ),
        .O(\delay_section2[0][15]_i_231_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \delay_section2[0][15]_i_232 
       (.I0(\delay_section2_reg_n_0_[1][4] ),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .I2(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_232_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][15]_i_233 
       (.I0(\delay_section2_reg_n_0_[1][0] ),
        .I1(\delay_section2_reg_n_0_[1][2] ),
        .I2(\delay_section2_reg_n_0_[1][4] ),
        .O(\delay_section2[0][15]_i_233_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \delay_section2[0][15]_i_234 
       (.I0(\delay_section2_reg_n_0_[1][2] ),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .O(\delay_section2[0][15]_i_234_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \delay_section2[0][15]_i_235 
       (.I0(\delay_section2_reg_n_0_[1][2] ),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .I2(\delay_section2_reg_n_0_[1][4] ),
        .I3(\delay_section2_reg_n_0_[1][5] ),
        .I4(\delay_section2_reg_n_0_[1][3] ),
        .I5(\delay_section2_reg_n_0_[1][1] ),
        .O(\delay_section2[0][15]_i_235_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \delay_section2[0][15]_i_236 
       (.I0(\delay_section2_reg_n_0_[1][4] ),
        .I1(\delay_section2_reg_n_0_[1][2] ),
        .I2(\delay_section2_reg_n_0_[1][0] ),
        .I3(\delay_section2_reg_n_0_[1][1] ),
        .I4(\delay_section2_reg_n_0_[1][3] ),
        .O(\delay_section2[0][15]_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \delay_section2[0][15]_i_237 
       (.I0(\delay_section2_reg_n_0_[1][0] ),
        .I1(\delay_section2_reg_n_0_[1][2] ),
        .I2(\delay_section2_reg_n_0_[1][1] ),
        .I3(\delay_section2_reg_n_0_[1][3] ),
        .O(\delay_section2[0][15]_i_237_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_238 
       (.I0(\delay_section2_reg_n_0_[1][2] ),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .O(\delay_section2[0][15]_i_238_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_239 
       (.I0(\delay_section2_reg_n_0_[0][8] ),
        .I1(\delay_section2_reg_n_0_[0][9] ),
        .O(\delay_section2[0][15]_i_239_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_240 
       (.I0(\delay_section2_reg_n_0_[0][7] ),
        .I1(\delay_section2_reg_n_0_[0][8] ),
        .O(\delay_section2[0][15]_i_240_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_241 
       (.I0(\delay_section2_reg_n_0_[0][6] ),
        .I1(\delay_section2_reg_n_0_[0][7] ),
        .O(\delay_section2[0][15]_i_241_n_0 ));
  LUT5 #(
    .INIT(32'hB2224DDD)) 
    \delay_section2[0][15]_i_242 
       (.I0(\delay_section2_reg_n_0_[0][5] ),
        .I1(RESIZE0),
        .I2(\delay_section2_reg_n_0_[0][4] ),
        .I3(\delay_section2_reg_n_0_[0][14] ),
        .I4(\delay_section2_reg_n_0_[0][6] ),
        .O(\delay_section2[0][15]_i_242_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section2[0][15]_i_243 
       (.I0(\sos_pipeline1_reg_n_0_[7] ),
        .I1(RESIZE0_in0),
        .O(\delay_section2[0][15]_i_243_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_244 
       (.I0(\delay_section2_reg_n_0_[1][5] ),
        .I1(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_244_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_245 
       (.I0(\delay_section2_reg_n_0_[1][4] ),
        .I1(\delay_section2_reg_n_0_[1][1] ),
        .O(\delay_section2[0][15]_i_245_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_246 
       (.I0(\delay_section2_reg_n_0_[1][3] ),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .O(\delay_section2[0][15]_i_246_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_247 
       (.I0(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_247_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_248 
       (.I0(\delay_section2_reg_n_0_[0][6] ),
        .I1(\delay_section2_reg_n_0_[0][3] ),
        .O(\delay_section2[0][15]_i_248_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_249 
       (.I0(\delay_section2_reg_n_0_[0][5] ),
        .I1(\delay_section2_reg_n_0_[0][2] ),
        .O(\delay_section2[0][15]_i_249_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_250 
       (.I0(\delay_section2_reg_n_0_[0][4] ),
        .I1(\delay_section2_reg_n_0_[0][1] ),
        .O(\delay_section2[0][15]_i_250_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_251 
       (.I0(\delay_section2_reg_n_0_[0][3] ),
        .I1(\delay_section2_reg_n_0_[0][0] ),
        .O(\delay_section2[0][15]_i_251_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_252 
       (.I0(\delay_section2_reg_n_0_[1][9] ),
        .I1(\delay_section2_reg_n_0_[1][6] ),
        .O(\delay_section2[0][15]_i_252_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_253 
       (.I0(\delay_section2_reg_n_0_[1][8] ),
        .I1(\delay_section2_reg_n_0_[1][5] ),
        .O(\delay_section2[0][15]_i_253_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_254 
       (.I0(\delay_section2_reg_n_0_[1][7] ),
        .I1(\delay_section2_reg_n_0_[1][4] ),
        .O(\delay_section2[0][15]_i_254_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_255 
       (.I0(\delay_section2_reg_n_0_[1][6] ),
        .I1(\delay_section2_reg_n_0_[1][3] ),
        .O(\delay_section2[0][15]_i_255_n_0 ));
  LUT4 #(
    .INIT(16'h0999)) 
    \delay_section2[0][15]_i_256 
       (.I0(\delay_section2_reg_n_0_[0][4] ),
        .I1(\delay_section2_reg_n_0_[0][14] ),
        .I2(\delay_section2_reg_n_0_[0][3] ),
        .I3(\delay_section2_reg_n_0_[0][13] ),
        .O(\delay_section2[0][15]_i_256_n_0 ));
  LUT4 #(
    .INIT(16'h0999)) 
    \delay_section2[0][15]_i_257 
       (.I0(\delay_section2_reg_n_0_[0][3] ),
        .I1(\delay_section2_reg_n_0_[0][13] ),
        .I2(RESIZE0),
        .I3(\delay_section2_reg_n_0_[0][12] ),
        .O(\delay_section2[0][15]_i_257_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \delay_section2[0][15]_i_258 
       (.I0(\delay_section2_reg_n_0_[0][12] ),
        .I1(RESIZE0),
        .I2(\delay_section2_reg_n_0_[0][2] ),
        .O(\delay_section2[0][15]_i_258_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section2[0][15]_i_259 
       (.I0(\delay_section2_reg_n_0_[0][12] ),
        .I1(RESIZE0),
        .I2(\delay_section2_reg_n_0_[0][2] ),
        .O(\delay_section2[0][15]_i_259_n_0 ));
  LUT6 #(
    .INIT(64'h87780FF00FF07887)) 
    \delay_section2[0][15]_i_260 
       (.I0(\delay_section2_reg_n_0_[0][13] ),
        .I1(\delay_section2_reg_n_0_[0][3] ),
        .I2(\delay_section2_reg_n_0_[0][5] ),
        .I3(RESIZE0),
        .I4(\delay_section2_reg_n_0_[0][14] ),
        .I5(\delay_section2_reg_n_0_[0][4] ),
        .O(\delay_section2[0][15]_i_260_n_0 ));
  LUT6 #(
    .INIT(64'h87780FF00FF07887)) 
    \delay_section2[0][15]_i_261 
       (.I0(\delay_section2_reg_n_0_[0][12] ),
        .I1(RESIZE0),
        .I2(\delay_section2_reg_n_0_[0][14] ),
        .I3(\delay_section2_reg_n_0_[0][4] ),
        .I4(\delay_section2_reg_n_0_[0][13] ),
        .I5(\delay_section2_reg_n_0_[0][3] ),
        .O(\delay_section2[0][15]_i_261_n_0 ));
  LUT5 #(
    .INIT(32'h963C3C69)) 
    \delay_section2[0][15]_i_262 
       (.I0(\delay_section2_reg_n_0_[0][2] ),
        .I1(\delay_section2_reg_n_0_[0][13] ),
        .I2(\delay_section2_reg_n_0_[0][3] ),
        .I3(\delay_section2_reg_n_0_[0][12] ),
        .I4(RESIZE0),
        .O(\delay_section2[0][15]_i_262_n_0 ));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \delay_section2[0][15]_i_263 
       (.I0(\delay_section2_reg_n_0_[0][2] ),
        .I1(RESIZE0),
        .I2(\delay_section2_reg_n_0_[0][12] ),
        .I3(\delay_section2_reg_n_0_[0][14] ),
        .I4(\delay_section2_reg_n_0_[0][11] ),
        .I5(\delay_section2_reg_n_0_[0][1] ),
        .O(\delay_section2[0][15]_i_263_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \delay_section2[0][15]_i_264 
       (.I0(\delay_section2_reg_n_0_[0][13] ),
        .I1(\delay_section2_reg_n_0_[0][10] ),
        .O(\delay_section2[0][15]_i_264_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][15]_i_265 
       (.I0(\delay_section2_reg_n_0_[0][13] ),
        .I1(\delay_section2_reg_n_0_[0][10] ),
        .O(\delay_section2[0][15]_i_265_n_0 ));
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    \delay_section2[0][15]_i_266 
       (.I0(\delay_section2_reg_n_0_[0][10] ),
        .I1(\delay_section2_reg_n_0_[0][13] ),
        .I2(\delay_section2_reg_n_0_[0][1] ),
        .I3(\delay_section2_reg_n_0_[0][14] ),
        .I4(\delay_section2_reg_n_0_[0][11] ),
        .O(\delay_section2[0][15]_i_266_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][15]_i_267 
       (.I0(\delay_section2_reg_n_0_[0][10] ),
        .I1(\delay_section2_reg_n_0_[0][13] ),
        .I2(\delay_section2_reg_n_0_[0][0] ),
        .O(\delay_section2[0][15]_i_267_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_268 
       (.I0(\delay_section2_reg_n_0_[0][12] ),
        .I1(\delay_section2_reg_n_0_[0][9] ),
        .O(\delay_section2[0][15]_i_268_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_269 
       (.I0(\delay_section2_reg_n_0_[0][11] ),
        .I1(\delay_section2_reg_n_0_[0][8] ),
        .O(\delay_section2[0][15]_i_269_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_270 
       (.I0(\delay_section2_reg_n_0_[0][10] ),
        .I1(\delay_section2_reg_n_0_[0][7] ),
        .O(\delay_section2[0][15]_i_270_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_271 
       (.I0(\delay_section2_reg_n_0_[0][9] ),
        .I1(\delay_section2_reg_n_0_[0][6] ),
        .O(\delay_section2[0][15]_i_271_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_272 
       (.I0(\delay_section2_reg_n_0_[0][8] ),
        .I1(\delay_section2_reg_n_0_[0][5] ),
        .O(\delay_section2[0][15]_i_272_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_273 
       (.I0(\delay_section2_reg_n_0_[0][7] ),
        .I1(\delay_section2_reg_n_0_[0][4] ),
        .O(\delay_section2[0][15]_i_273_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section2[0][15]_i_274 
       (.I0(\delay_section2_reg_n_0_[1][11] ),
        .I1(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_274_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \delay_section2[0][15]_i_3 
       (.I0(p_1_in__5[1]),
        .I1(p_1_in__5[0]),
        .I2(\delay_section2_reg[0][15]_i_9_n_3 ),
        .I3(\delay_section2[0][15]_i_11_n_0 ),
        .I4(\delay_section2[0][15]_i_12_n_0 ),
        .I5(\delay_section2[0][15]_i_13_n_0 ),
        .O(\delay_section2[0][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \delay_section2[0][15]_i_4 
       (.I0(\delay_section2_reg[0][15]_i_6_n_4 ),
        .I1(\delay_section2_reg[0][15]_i_7_n_7 ),
        .I2(p_1_in__5[15]),
        .I3(\delay_section2[0][15]_i_14_n_0 ),
        .I4(\delay_section2_reg[0][15]_i_9_n_3 ),
        .O(\delay_section2[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][15]_i_51 
       (.I0(\sos_pipeline1_reg[14]_3 ),
        .I1(\delay_section2_reg[0][15]_i_39_n_0 ),
        .O(\delay_section2[0][15]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hD4FFFFD400D4D400)) 
    \delay_section2[0][15]_i_68 
       (.I0(\delay_section2_reg_n_0_[1][14] ),
        .I1(\delay_section2_reg[0][15]_i_76_n_6 ),
        .I2(\delay_section2_reg[0][15]_i_102_n_4 ),
        .I3(\delay_section2_reg[1][14]_0 ),
        .I4(\delay_section2_reg[1][14]_1 [0]),
        .I5(RESIZE3_in0),
        .O(\delay_section2[0][15]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    \delay_section2[0][15]_i_69 
       (.I0(\delay_section2_reg[0][15]_i_102_n_4 ),
        .I1(\delay_section2_reg[0][15]_i_76_n_6 ),
        .I2(\delay_section2_reg_n_0_[1][14] ),
        .I3(\delay_section2_reg[1][14]_0 ),
        .I4(\delay_section2_reg[1][14]_1 [0]),
        .I5(RESIZE3_in0),
        .O(\delay_section2[0][15]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][15]_i_70 
       (.I0(\delay_section2_reg_n_0_[1][13] ),
        .I1(\delay_section2_reg[0][15]_i_102_n_5 ),
        .I2(\delay_section2_reg[0][15]_i_76_n_7 ),
        .I3(\delay_section2_reg[0][15]_i_102_n_6 ),
        .I4(\delay_section2_reg[0][15]_i_103_n_4 ),
        .I5(\delay_section2_reg_n_0_[1][12] ),
        .O(\delay_section2[0][15]_i_70_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \delay_section2[0][15]_i_72 
       (.I0(\delay_section2_reg[1][14]_1 [1]),
        .I1(\delay_section2_reg[1][14]_0 ),
        .I2(\delay_section2_reg[1][14]_1 [0]),
        .I3(\delay_section2[0][15]_i_68_n_0 ),
        .O(\delay_section2[0][15]_i_72_n_0 ));
  LUT5 #(
    .INIT(32'hA66A6AA6)) 
    \delay_section2[0][15]_i_73 
       (.I0(\delay_section2[0][15]_i_69_n_0 ),
        .I1(\delay_section2[0][15]_i_104_n_0 ),
        .I2(\delay_section2_reg[0][15]_i_76_n_6 ),
        .I3(\delay_section2_reg[0][15]_i_102_n_4 ),
        .I4(\delay_section2_reg_n_0_[1][14] ),
        .O(\delay_section2[0][15]_i_73_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][15]_i_74 
       (.I0(\delay_section2[0][15]_i_70_n_0 ),
        .I1(\delay_section2[0][15]_i_105_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][13] ),
        .I3(\delay_section2_reg[0][15]_i_76_n_7 ),
        .I4(\delay_section2_reg[0][15]_i_102_n_5 ),
        .O(\delay_section2[0][15]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \delay_section2[0][15]_i_8 
       (.I0(\delay_section2_reg[0][15]_i_7_n_4 ),
        .I1(\delay_section2_reg[0][15]_i_6_n_5 ),
        .I2(\delay_section2_reg[0][15]_i_6_n_6 ),
        .I3(\delay_section2_reg[0][15]_i_7_n_6 ),
        .I4(\delay_section2_reg[0][15]_i_7_n_5 ),
        .O(\delay_section2[0][15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][15]_i_94 
       (.I0(\delay_section2_reg_n_0_[1][4] ),
        .I1(\delay_section2_reg[0][15]_i_162_n_6 ),
        .I2(\delay_section2_reg[0][15]_i_163_n_4 ),
        .I3(\delay_section2_reg[0][15]_i_162_n_7 ),
        .I4(\delay_section2_reg[0][15]_i_163_n_5 ),
        .I5(\delay_section2_reg_n_0_[1][3] ),
        .O(\delay_section2[0][15]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][15]_i_95 
       (.I0(\delay_section2_reg_n_0_[1][3] ),
        .I1(\delay_section2_reg[0][15]_i_162_n_7 ),
        .I2(\delay_section2_reg[0][15]_i_163_n_5 ),
        .I3(\delay_section2_reg[0][15]_i_164_n_4 ),
        .I4(\delay_section2_reg[0][15]_i_163_n_6 ),
        .I5(\delay_section2_reg_n_0_[1][2] ),
        .O(\delay_section2[0][15]_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][15]_i_96 
       (.I0(\delay_section2_reg_n_0_[1][2] ),
        .I1(\delay_section2_reg[0][15]_i_164_n_4 ),
        .I2(\delay_section2_reg[0][15]_i_163_n_6 ),
        .I3(\delay_section2_reg[0][15]_i_164_n_5 ),
        .I4(\delay_section2_reg[0][15]_i_163_n_7 ),
        .I5(\delay_section2_reg_n_0_[1][1] ),
        .O(\delay_section2[0][15]_i_96_n_0 ));
  LUT6 #(
    .INIT(64'h0040400040000040)) 
    \delay_section2[0][15]_i_97 
       (.I0(\delay_section2_reg_n_0_[1][0] ),
        .I1(\delay_section2_reg[1][4]_0 [2]),
        .I2(\delay_section2_reg[1][10]_0 [0]),
        .I3(\delay_section2_reg_n_0_[1][1] ),
        .I4(\delay_section2_reg[0][15]_i_164_n_5 ),
        .I5(\delay_section2_reg[0][15]_i_163_n_7 ),
        .O(\delay_section2[0][15]_i_97_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][15]_i_98 
       (.I0(\delay_section2[0][15]_i_94_n_0 ),
        .I1(\delay_section2[0][15]_i_166_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][4] ),
        .I3(\delay_section2_reg[0][15]_i_163_n_4 ),
        .I4(\delay_section2_reg[0][15]_i_162_n_6 ),
        .O(\delay_section2[0][15]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][15]_i_99 
       (.I0(\delay_section2[0][15]_i_95_n_0 ),
        .I1(\delay_section2[0][15]_i_167_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][3] ),
        .I3(\delay_section2_reg[0][15]_i_163_n_5 ),
        .I4(\delay_section2_reg[0][15]_i_162_n_7 ),
        .O(\delay_section2[0][15]_i_99_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][1]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][3]_i_2_n_6 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][2]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][3]_i_2_n_5 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][3]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][3]_i_2_n_4 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][3]_i_17 
       (.I0(\delay_section2_reg_n_0_[1][1] ),
        .O(\delay_section2[0][3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \delay_section2[0][3]_i_3 
       (.I0(p_1_in__5[0]),
        .I1(\delay_section2[0][3]_i_4_n_0 ),
        .I2(\delay_section2[0][3]_i_5_n_0 ),
        .I3(\delay_section2[0][3]_i_6_n_0 ),
        .O(\delay_section2[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_section2[0][3]_i_4 
       (.I0(\delay_section2_reg_n_0_[1][0] ),
        .I1(\delay_section2_reg[0][15]_i_10_n_7 ),
        .I2(\delay_section2_reg[0][3]_i_7_n_6 ),
        .I3(\delay_section2_reg[0][3]_i_7_n_7 ),
        .I4(\delay_section2_reg[0][15]_i_28_n_5 ),
        .I5(\delay_section2_reg[0][15]_i_28_n_4 ),
        .O(\delay_section2[0][3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section2[0][3]_i_5 
       (.I0(\delay_section2_reg[0][15]_i_28_n_7 ),
        .I1(\delay_section2_reg[0][15]_i_28_n_6 ),
        .I2(\delay_section2_reg[0][15]_i_52_n_5 ),
        .I3(\delay_section2_reg[0][15]_i_52_n_4 ),
        .O(\delay_section2[0][3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section2[0][3]_i_6 
       (.I0(\delay_section2_reg[0][15]_i_52_n_7 ),
        .I1(\delay_section2_reg[0][15]_i_52_n_6 ),
        .I2(\delay_section2_reg[0][3]_i_7_n_5 ),
        .I3(\delay_section2_reg[0][3]_i_7_n_4 ),
        .O(\delay_section2[0][3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][3]_i_8 
       (.I0(\delay_section2_reg_n_0_[1][0] ),
        .O(\delay_section2[0][3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][4]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][7]_i_2_n_7 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][5]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][7]_i_2_n_6 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][6]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][7]_i_2_n_5 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][7]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][7]_i_2_n_4 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[7]));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][7]_i_10 
       (.I0(\delay_section2_reg_n_0_[1][7] ),
        .I1(\delay_section2_reg[0][11]_i_31_n_7 ),
        .I2(\delay_section2_reg[0][11]_i_32_n_5 ),
        .I3(\delay_section2_reg[0][15]_i_162_n_4 ),
        .I4(\delay_section2_reg[0][11]_i_32_n_6 ),
        .I5(\delay_section2_reg_n_0_[1][6] ),
        .O(\delay_section2[0][7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][7]_i_11 
       (.I0(\delay_section2_reg_n_0_[1][6] ),
        .I1(\delay_section2_reg[0][15]_i_162_n_4 ),
        .I2(\delay_section2_reg[0][11]_i_32_n_6 ),
        .I3(\delay_section2_reg[0][15]_i_162_n_5 ),
        .I4(\delay_section2_reg[0][11]_i_32_n_7 ),
        .I5(\delay_section2_reg_n_0_[1][5] ),
        .O(\delay_section2[0][7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][7]_i_12 
       (.I0(\delay_section2_reg_n_0_[1][5] ),
        .I1(\delay_section2_reg[0][15]_i_162_n_5 ),
        .I2(\delay_section2_reg[0][11]_i_32_n_7 ),
        .I3(\delay_section2_reg[0][15]_i_162_n_6 ),
        .I4(\delay_section2_reg[0][15]_i_163_n_4 ),
        .I5(\delay_section2_reg_n_0_[1][4] ),
        .O(\delay_section2[0][7]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][7]_i_13 
       (.I0(\delay_section2[0][7]_i_9_n_0 ),
        .I1(\delay_section2[0][7]_i_17_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][8] ),
        .I3(\delay_section2_reg[0][11]_i_32_n_4 ),
        .I4(\delay_section2_reg[0][11]_i_31_n_6 ),
        .O(\delay_section2[0][7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][7]_i_14 
       (.I0(\delay_section2[0][7]_i_10_n_0 ),
        .I1(\delay_section2[0][7]_i_18_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][7] ),
        .I3(\delay_section2_reg[0][11]_i_32_n_5 ),
        .I4(\delay_section2_reg[0][11]_i_31_n_7 ),
        .O(\delay_section2[0][7]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][7]_i_15 
       (.I0(\delay_section2[0][7]_i_11_n_0 ),
        .I1(\delay_section2[0][7]_i_19_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][6] ),
        .I3(\delay_section2_reg[0][11]_i_32_n_6 ),
        .I4(\delay_section2_reg[0][15]_i_162_n_4 ),
        .O(\delay_section2[0][7]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h99696966)) 
    \delay_section2[0][7]_i_16 
       (.I0(\delay_section2[0][7]_i_12_n_0 ),
        .I1(\delay_section2[0][7]_i_20_n_0 ),
        .I2(\delay_section2_reg_n_0_[1][5] ),
        .I3(\delay_section2_reg[0][11]_i_32_n_7 ),
        .I4(\delay_section2_reg[0][15]_i_162_n_5 ),
        .O(\delay_section2[0][7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][7]_i_17 
       (.I0(\delay_section2_reg[0][15]_i_103_n_7 ),
        .I1(\delay_section2_reg[0][11]_i_31_n_5 ),
        .I2(\delay_section2_reg_n_0_[1][9] ),
        .O(\delay_section2[0][7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][7]_i_18 
       (.I0(\delay_section2_reg[0][11]_i_32_n_4 ),
        .I1(\delay_section2_reg[0][11]_i_31_n_6 ),
        .I2(\delay_section2_reg_n_0_[1][8] ),
        .O(\delay_section2[0][7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][7]_i_19 
       (.I0(\delay_section2_reg[0][11]_i_32_n_5 ),
        .I1(\delay_section2_reg[0][11]_i_31_n_7 ),
        .I2(\delay_section2_reg_n_0_[1][7] ),
        .O(\delay_section2[0][7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section2[0][7]_i_20 
       (.I0(\delay_section2_reg[0][11]_i_32_n_6 ),
        .I1(\delay_section2_reg[0][15]_i_162_n_4 ),
        .I2(\delay_section2_reg_n_0_[1][6] ),
        .O(\delay_section2[0][7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6900000069696900)) 
    \delay_section2[0][7]_i_9 
       (.I0(\delay_section2_reg_n_0_[1][8] ),
        .I1(\delay_section2_reg[0][11]_i_31_n_6 ),
        .I2(\delay_section2_reg[0][11]_i_32_n_4 ),
        .I3(\delay_section2_reg[0][11]_i_31_n_7 ),
        .I4(\delay_section2_reg[0][11]_i_32_n_5 ),
        .I5(\delay_section2_reg_n_0_[1][7] ),
        .O(\delay_section2[0][7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][8]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][11]_i_2_n_7 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    \delay_section2[0][9]_i_1 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][11]_i_2_n_6 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(typeconvert2[9]));
  FDRE \delay_section2_reg[0][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[0]),
        .Q(\delay_section2_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[10]),
        .Q(\delay_section2_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[11]),
        .Q(\delay_section2_reg_n_0_[0][11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][11]_i_13 
       (.CI(\delay_section2_reg[0][7]_i_8_n_0 ),
        .CO({\delay_section2_reg[0][11]_i_13_n_0 ,\delay_section2_reg[0][11]_i_13_n_1 ,\delay_section2_reg[0][11]_i_13_n_2 ,\delay_section2_reg[0][11]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][11]_i_15_n_0 ,\delay_section2[0][11]_i_16_n_0 ,\delay_section2[0][11]_i_17_n_0 ,\delay_section2[0][11]_i_18_n_0 }),
        .O(\delay_section2_reg[1][12]_0 ),
        .S({\delay_section2[0][11]_i_19_n_0 ,\delay_section2[0][11]_i_20_n_0 ,\delay_section2[0][11]_i_21_n_0 ,\delay_section2[0][11]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][11]_i_14 
       (.CI(\delay_section2_reg[0][15]_i_92_n_0 ),
        .CO({\delay_section2_reg[0][11]_i_14_n_0 ,\delay_section2_reg[0][11]_i_14_n_1 ,\delay_section2_reg[0][11]_i_14_n_2 ,\delay_section2_reg[0][11]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][11]_i_23_n_0 ,\delay_section2[0][11]_i_24_n_0 ,\delay_section2[0][11]_i_25_n_0 ,\delay_section2[0][11]_i_26_n_0 }),
        .O(\delay_section2_reg[0][15]_3 ),
        .S({\delay_section2[0][11]_i_27_n_0 ,\delay_section2[0][11]_i_28_n_0 ,\delay_section2[0][11]_i_29_n_0 ,\delay_section2[0][11]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][11]_i_2 
       (.CI(\delay_section2_reg[0][7]_i_2_n_0 ),
        .CO({\delay_section2_reg[0][11]_i_2_n_0 ,\delay_section2_reg[0][11]_i_2_n_1 ,\delay_section2_reg[0][11]_i_2_n_2 ,\delay_section2_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section2_reg[0][11]_i_2_n_4 ,\delay_section2_reg[0][11]_i_2_n_5 ,\delay_section2_reg[0][11]_i_2_n_6 ,\delay_section2_reg[0][11]_i_2_n_7 }),
        .S(p_1_in__5[11:8]));
  CARRY4 \delay_section2_reg[0][11]_i_3 
       (.CI(\delay_section2_reg[0][7]_i_3_n_0 ),
        .CO({\delay_section2_reg[0][11]_i_3_n_0 ,\delay_section2_reg[0][11]_i_3_n_1 ,\delay_section2_reg[0][11]_i_3_n_2 ,\delay_section2_reg[0][11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg[0][11]_i_2_0 [1:0],\delay_section2_reg[0][7]_i_2_0 [3:2]}),
        .O(p_1_in__5[10:7]),
        .S(\delay_section2_reg[0][7]_i_2_1 ));
  CARRY4 \delay_section2_reg[0][11]_i_31 
       (.CI(\delay_section2_reg[0][15]_i_162_n_0 ),
        .CO({\delay_section2_reg[0][11]_i_31_n_0 ,\delay_section2_reg[0][11]_i_31_n_1 ,\delay_section2_reg[0][11]_i_31_n_2 ,\delay_section2_reg[0][11]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[1][6] ,\delay_section2_reg_n_0_[1][5] ,\delay_section2[0][11]_i_37_n_0 ,\delay_section2[0][11]_i_38_n_0 }),
        .O({\delay_section2_reg[0][11]_i_31_n_4 ,\delay_section2_reg[0][11]_i_31_n_5 ,\delay_section2_reg[0][11]_i_31_n_6 ,\delay_section2_reg[0][11]_i_31_n_7 }),
        .S({\delay_section2[0][11]_i_39_n_0 ,\delay_section2[0][11]_i_40_n_0 ,\delay_section2[0][11]_i_41_n_0 ,\delay_section2[0][11]_i_42_n_0 }));
  CARRY4 \delay_section2_reg[0][11]_i_32 
       (.CI(\delay_section2_reg[0][15]_i_163_n_0 ),
        .CO({\delay_section2_reg[0][11]_i_32_n_0 ,\delay_section2_reg[0][11]_i_32_n_1 ,\delay_section2_reg[0][11]_i_32_n_2 ,\delay_section2_reg[0][11]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][11]_i_43_n_0 ,\delay_section2[0][11]_i_44_n_0 ,\delay_section2[0][11]_i_45_n_0 ,\delay_section2[0][11]_i_46_n_0 }),
        .O({\delay_section2_reg[0][11]_i_32_n_4 ,\delay_section2_reg[0][11]_i_32_n_5 ,\delay_section2_reg[0][11]_i_32_n_6 ,\delay_section2_reg[0][11]_i_32_n_7 }),
        .S({\delay_section2[0][11]_i_47_n_0 ,\delay_section2[0][11]_i_48_n_0 ,\delay_section2[0][11]_i_49_n_0 ,\delay_section2[0][11]_i_50_n_0 }));
  FDRE \delay_section2_reg[0][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[12]),
        .Q(\delay_section2_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[13]),
        .Q(\delay_section2_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[14]),
        .Q(\delay_section2_reg_n_0_[0][14] ),
        .R(1'b0));
  CARRY4 \delay_section2_reg[0][14]_i_14 
       (.CI(\delay_section2_reg[0][14]_i_17_n_0 ),
        .CO({\delay_section2_reg[0][14]_i_14_n_0 ,\delay_section2_reg[0][14]_i_14_n_1 ,\delay_section2_reg[0][14]_i_14_n_2 ,\delay_section2_reg[0][14]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][14]_i_18_n_0 ,\delay_section2[0][14]_i_19_n_0 ,\delay_section2[0][14]_i_20_n_0 ,\delay_section2[0][14]_i_21_n_0 }),
        .O({\delay_section2_reg[0][14]_i_14_n_4 ,\sos_pipeline1_reg[7]_0 }),
        .S({\delay_section2[0][14]_i_22_n_0 ,\delay_section2[0][14]_i_23_n_0 ,\delay_section2[0][14]_i_24_n_0 ,\delay_section2[0][14]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][14]_i_16 
       (.CI(\delay_section2_reg[0][11]_i_14_n_0 ),
        .CO({\delay_section2_reg[0][14]_i_16_n_0 ,\delay_section2_reg[0][14]_i_16_n_1 ,\delay_section2_reg[0][14]_i_16_n_2 ,\delay_section2_reg[0][14]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][14]_i_30_n_0 ,\delay_section2[0][14]_i_31_n_0 ,\delay_section2[0][14]_i_32_n_0 ,\delay_section2[0][14]_i_33_n_0 }),
        .O(\delay_section2_reg[0][14]_0 ),
        .S({\delay_section2[0][14]_i_34_n_0 ,\delay_section2[0][14]_i_35_n_0 ,\delay_section2[0][14]_i_36_n_0 ,\delay_section2[0][14]_i_37_n_0 }));
  CARRY4 \delay_section2_reg[0][14]_i_17 
       (.CI(\delay_section2_reg[0][14]_i_38_n_0 ),
        .CO({\delay_section2_reg[0][14]_i_17_n_0 ,\delay_section2_reg[0][14]_i_17_n_1 ,\delay_section2_reg[0][14]_i_17_n_2 ,\delay_section2_reg[0][14]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][14]_i_39_n_0 ,\delay_section2[0][14]_i_40_n_0 ,\delay_section2[0][14]_i_41_n_0 ,\delay_section2[0][14]_i_42_n_0 }),
        .O({\delay_section2_reg[0][14]_i_17_n_4 ,\sos_pipeline1_reg[10]_0 ,\delay_section2_reg[0][14]_i_17_n_6 ,\delay_section2_reg[0][14]_i_17_n_7 }),
        .S({\delay_section2[0][14]_i_43_n_0 ,\delay_section2[0][14]_i_44_n_0 ,\delay_section2[0][14]_i_45_n_0 ,\delay_section2[0][14]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][14]_i_2 
       (.CI(\delay_section2_reg[0][11]_i_2_n_0 ),
        .CO({\delay_section2_reg[0][14]_i_2_n_0 ,\delay_section2_reg[0][14]_i_2_n_1 ,\delay_section2_reg[0][14]_i_2_n_2 ,\delay_section2_reg[0][14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section2_reg[0][14]_i_2_O_UNCONNECTED [3],\delay_section2_reg[0][14]_i_2_n_5 ,\delay_section2_reg[0][14]_i_2_n_6 ,\delay_section2_reg[0][14]_i_2_n_7 }),
        .S(p_1_in__5[15:12]));
  CARRY4 \delay_section2_reg[0][14]_i_3 
       (.CI(\delay_section2_reg[0][11]_i_3_n_0 ),
        .CO({\delay_section2_reg[0][14]_i_3_n_0 ,\delay_section2_reg[0][14]_i_3_n_1 ,\delay_section2_reg[0][14]_i_3_n_2 ,\delay_section2_reg[0][14]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg[0][14]_i_2_0 [1:0],\delay_section2_reg[0][11]_i_2_0 [3:2]}),
        .O(p_1_in__5[14:11]),
        .S(\delay_section2_reg[0][11]_i_2_1 ));
  CARRY4 \delay_section2_reg[0][14]_i_38 
       (.CI(\delay_section2_reg[0][14]_i_52_n_0 ),
        .CO({\delay_section2_reg[0][14]_i_38_n_0 ,\delay_section2_reg[0][14]_i_38_n_1 ,\delay_section2_reg[0][14]_i_38_n_2 ,\delay_section2_reg[0][14]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][14]_i_53_n_0 ,\delay_section2[0][14]_i_54_n_0 ,\delay_section2[0][14]_i_55_n_0 ,\delay_section2[0][14]_i_56_n_0 }),
        .O({\delay_section2_reg[0][14]_i_38_n_4 ,\delay_section2_reg[0][14]_i_38_n_5 ,\delay_section2_reg[0][14]_i_38_n_6 ,\delay_section2_reg[0][14]_i_38_n_7 }),
        .S({\delay_section2[0][14]_i_57_n_0 ,\delay_section2[0][14]_i_58_n_0 ,\delay_section2[0][14]_i_59_n_0 ,\delay_section2[0][14]_i_60_n_0 }));
  CARRY4 \delay_section2_reg[0][14]_i_52 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][14]_i_52_n_0 ,\delay_section2_reg[0][14]_i_52_n_1 ,\delay_section2_reg[0][14]_i_52_n_2 ,\delay_section2_reg[0][14]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline1_reg_n_0_[4] ,\sos_pipeline1_reg_n_0_[3] ,\sos_pipeline1_reg_n_0_[2] ,1'b0}),
        .O({\delay_section2_reg[0][14]_i_52_n_4 ,\delay_section2_reg[0][14]_i_52_n_5 ,\delay_section2_reg[0][14]_i_52_n_6 ,\delay_section2_reg[0][14]_i_52_n_7 }),
        .S({\delay_section2[0][14]_i_64_n_0 ,\delay_section2[0][14]_i_65_n_0 ,\delay_section2[0][14]_i_66_n_0 ,\sos_pipeline1_reg_n_0_[1] }));
  CARRY4 \delay_section2_reg[0][14]_i_9 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][14]_i_9_n_0 ,\delay_section2_reg[0][14]_i_9_n_1 ,\delay_section2_reg[0][14]_i_9_n_2 ,\delay_section2_reg[0][14]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section2_reg[0][14]_i_14_n_4 }),
        .O(\delay_section2[0][14]_i_15_0 ),
        .S({\delay_section2_reg[0][15]_i_81_n_5 ,\delay_section2_reg[0][15]_i_81_n_6 ,\delay_section2_reg[0][15]_i_81_n_7 ,\delay_section2[0][14]_i_15_n_0 }));
  FDRE \delay_section2_reg[0][15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[15]),
        .Q(RESIZE0),
        .R(1'b0));
  CARRY4 \delay_section2_reg[0][15]_i_10 
       (.CI(\delay_section2_reg[0][15]_i_28_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_10_n_0 ,\delay_section2_reg[0][15]_i_10_n_1 ,\delay_section2_reg[0][15]_i_10_n_2 ,\delay_section2_reg[0][15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg[0][3]_i_2_0 [1:0],\delay_section2[0][3]_i_4_2 [3:2]}),
        .O({p_1_in__5[2:0],\delay_section2_reg[0][15]_i_10_n_7 }),
        .S(\delay_section2[0][3]_i_4_3 ));
  CARRY4 \delay_section2_reg[0][15]_i_102 
       (.CI(\delay_section2_reg[0][11]_i_31_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_102_n_0 ,\delay_section2_reg[0][15]_i_102_n_1 ,\delay_section2_reg[0][15]_i_102_n_2 ,\delay_section2_reg[0][15]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[1][10] ,\delay_section2_reg_n_0_[1][9] ,\delay_section2_reg_n_0_[1][8] ,\delay_section2_reg_n_0_[1][7] }),
        .O({\delay_section2_reg[0][15]_i_102_n_4 ,\delay_section2_reg[0][15]_i_102_n_5 ,\delay_section2_reg[0][15]_i_102_n_6 ,\delay_section2_reg[0][15]_i_102_n_7 }),
        .S({\delay_section2[0][15]_i_170_n_0 ,\delay_section2[0][15]_i_171_n_0 ,\delay_section2[0][15]_i_172_n_0 ,\delay_section2[0][15]_i_173_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_103 
       (.CI(\delay_section2_reg[0][11]_i_32_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_103_n_0 ,\delay_section2_reg[0][15]_i_103_n_1 ,\delay_section2_reg[0][15]_i_103_n_2 ,\delay_section2_reg[0][15]_i_103_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_174_n_0 ,\delay_section2[0][15]_i_175_n_0 ,\delay_section2[0][15]_i_176_n_0 ,\delay_section2[0][15]_i_177_n_0 }),
        .O({\delay_section2_reg[0][15]_i_103_n_4 ,\delay_section2_reg[0][15]_i_103_n_5 ,\delay_section2_reg[0][15]_i_103_n_6 ,\delay_section2_reg[0][15]_i_103_n_7 }),
        .S({\delay_section2[0][15]_i_178_n_0 ,\delay_section2[0][15]_i_179_n_0 ,\delay_section2[0][15]_i_180_n_0 ,\delay_section2[0][15]_i_181_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_116 
       (.CI(\delay_section2_reg[0][15]_i_117_n_0 ),
        .CO({\NLW_delay_section2_reg[0][15]_i_116_CO_UNCONNECTED [3],\delay_section2_reg[0][15]_1 ,\NLW_delay_section2_reg[0][15]_i_116_CO_UNCONNECTED [1],\delay_section2_reg[0][15]_i_116_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,RESIZE0,\delay_section2_reg_n_0_[0][14] }),
        .O({\NLW_delay_section2_reg[0][15]_i_116_O_UNCONNECTED [3:2],\delay_section2_reg[0][15]_2 ,\delay_section2_reg[0][15]_0 [2]}),
        .S({1'b0,1'b1,\delay_section2[0][15]_i_182_n_0 ,\delay_section2[0][15]_i_183_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_117 
       (.CI(\delay_section2_reg[0][15]_i_184_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_117_n_0 ,\delay_section2_reg[0][15]_i_117_n_1 ,\delay_section2_reg[0][15]_i_117_n_2 ,\delay_section2_reg[0][15]_i_117_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][13] ,\delay_section2_reg_n_0_[0][12] ,\delay_section2_reg_n_0_[0][11] ,\delay_section2_reg_n_0_[0][10] }),
        .O({\delay_section2_reg[0][15]_0 [1:0],\delay_section2_reg[0][15]_i_117_n_6 ,\delay_section2_reg[0][15]_i_117_n_7 }),
        .S({\delay_section2[0][15]_i_185_n_0 ,\delay_section2[0][15]_i_186_n_0 ,\delay_section2[0][15]_i_187_n_0 ,\delay_section2[0][15]_i_188_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_131 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][15]_i_131_n_0 ,\delay_section2_reg[0][15]_i_131_n_1 ,\delay_section2_reg[0][15]_i_131_n_2 ,\delay_section2_reg[0][15]_i_131_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][2] ,\delay_section2_reg_n_0_[0][1] ,\delay_section2_reg_n_0_[0][0] ,1'b0}),
        .O({\delay_section2_reg[0][6]_0 [1:0],\delay_section2_reg[0][2]_0 ,\NLW_delay_section2_reg[0][15]_i_131_O_UNCONNECTED [0]}),
        .S({\delay_section2[0][15]_i_190_n_0 ,\delay_section2[0][15]_i_191_n_0 ,\delay_section2[0][15]_i_192_n_0 ,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_136 
       (.CI(\delay_section2_reg[0][3]_i_14_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_136_n_0 ,\delay_section2_reg[0][15]_i_136_n_1 ,\delay_section2_reg[0][15]_i_136_n_2 ,\delay_section2_reg[0][15]_i_136_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_194_n_0 ,\delay_section2[0][15]_i_195_n_0 ,\delay_section2_reg[1][2]_0 [3:2]}),
        .O(\delay_section2_reg[1][1]_0 ),
        .S({\delay_section2[0][15]_i_197_n_0 ,\delay_section2[0][15]_i_198_n_0 ,\delay_section2[0][15]_i_199_n_0 ,\delay_section2[0][15]_i_86 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_137 
       (.CI(\delay_section2[0][15]_i_90 ),
        .CO({\delay_section2_reg[0][15]_i_137_n_0 ,\delay_section2_reg[0][15]_i_137_n_1 ,\delay_section2_reg[0][15]_i_137_n_2 ,\delay_section2_reg[0][15]_i_137_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_201_n_0 ,\delay_section2[0][15]_i_202_n_0 ,\delay_section2_reg[0][6]_1 ,\delay_section2[0][15]_i_90_0 }),
        .O(\delay_section2_reg[0][2]_1 ),
        .S({\delay_section2[0][15]_i_205_n_0 ,\delay_section2[0][15]_i_206_n_0 ,\delay_section2[0][15]_i_207_n_0 ,\delay_section2[0][15]_i_208_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_16 
       (.CI(\delay_section2_reg[0][15]_i_35_n_0 ),
        .CO({\NLW_delay_section2_reg[0][15]_i_16_CO_UNCONNECTED [3:1],\delay_section2_reg[0][15]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section2[0][15]_i_22 }),
        .O({\NLW_delay_section2_reg[0][15]_i_16_O_UNCONNECTED [3:2],\delay_section2[0][15]_i_38 }),
        .S({1'b0,1'b0,\delay_section2[0][15]_i_22_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_162 
       (.CI(\delay_section2_reg[0][15]_i_164_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_162_n_0 ,\delay_section2_reg[0][15]_i_162_n_1 ,\delay_section2_reg[0][15]_i_162_n_2 ,\delay_section2_reg[0][15]_i_162_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_213_n_0 ,\delay_section2[0][15]_i_214_n_0 ,\delay_section2[0][15]_i_215_n_0 ,\delay_section2_reg_n_0_[1][0] }),
        .O({\delay_section2_reg[0][15]_i_162_n_4 ,\delay_section2_reg[0][15]_i_162_n_5 ,\delay_section2_reg[0][15]_i_162_n_6 ,\delay_section2_reg[0][15]_i_162_n_7 }),
        .S({\delay_section2[0][15]_i_216_n_0 ,\delay_section2[0][15]_i_217_n_0 ,\delay_section2[0][15]_i_218_n_0 ,\delay_section2[0][15]_i_219_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_163 
       (.CI(\delay_section2_reg[0][15]_i_165_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_163_n_0 ,\delay_section2_reg[0][15]_i_163_n_1 ,\delay_section2_reg[0][15]_i_163_n_2 ,\delay_section2_reg[0][15]_i_163_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_220_n_0 ,\delay_section2[0][15]_i_221_n_0 ,\delay_section2[0][15]_i_222_n_0 ,\delay_section2[0][15]_i_223_n_0 }),
        .O({\delay_section2_reg[0][15]_i_163_n_4 ,\delay_section2_reg[0][15]_i_163_n_5 ,\delay_section2_reg[0][15]_i_163_n_6 ,\delay_section2_reg[0][15]_i_163_n_7 }),
        .S({\delay_section2[0][15]_i_224_n_0 ,\delay_section2[0][15]_i_225_n_0 ,\delay_section2[0][15]_i_226_n_0 ,\delay_section2[0][15]_i_227_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_164 
       (.CI(\delay_section2_reg[0][15]_i_209_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_164_n_0 ,\delay_section2_reg[0][15]_i_164_n_1 ,\delay_section2_reg[0][15]_i_164_n_2 ,\delay_section2_reg[0][15]_i_164_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[1][10] ,\delay_section2_reg_n_0_[1][9] ,\delay_section2_reg_n_0_[1][8] ,\delay_section2_reg_n_0_[1][7] }),
        .O({\delay_section2_reg[0][15]_i_164_n_4 ,\delay_section2_reg[0][15]_i_164_n_5 ,\delay_section2_reg[1][10]_0 }),
        .S({\delay_section2[0][15]_i_228_n_0 ,\delay_section2[0][15]_i_229_n_0 ,\delay_section2[0][15]_i_230_n_0 ,\delay_section2[0][15]_i_231_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_165 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][15]_i_165_n_0 ,\delay_section2_reg[0][15]_i_165_n_1 ,\delay_section2_reg[0][15]_i_165_n_2 ,\delay_section2_reg[0][15]_i_165_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_232_n_0 ,\delay_section2[0][15]_i_233_n_0 ,\delay_section2[0][15]_i_234_n_0 ,1'b0}),
        .O(\delay_section2_reg[1][4]_0 ),
        .S({\delay_section2[0][15]_i_235_n_0 ,\delay_section2[0][15]_i_236_n_0 ,\delay_section2[0][15]_i_237_n_0 ,\delay_section2[0][15]_i_238_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_184 
       (.CI(\delay_section2_reg[0][15]_i_210_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_184_n_0 ,\delay_section2_reg[0][15]_i_184_n_1 ,\delay_section2_reg[0][15]_i_184_n_2 ,\delay_section2_reg[0][15]_i_184_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][9] ,\delay_section2_reg_n_0_[0][8] ,\delay_section2_reg_n_0_[0][7] ,\delay_section2_reg_n_0_[0][6] }),
        .O({\delay_section2_reg[0][15]_i_184_n_4 ,\delay_section2_reg[0][15]_i_184_n_5 ,\delay_section2_reg[0][15]_i_184_n_6 ,\delay_section2_reg[0][15]_i_184_n_7 }),
        .S({\delay_section2[0][15]_i_239_n_0 ,\delay_section2[0][15]_i_240_n_0 ,\delay_section2[0][15]_i_241_n_0 ,\delay_section2[0][15]_i_242_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_196 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][15]_i_196_n_0 ,\delay_section2_reg[0][15]_i_196_n_1 ,\delay_section2_reg[0][15]_i_196_n_2 ,\delay_section2_reg[0][15]_i_196_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[1][2] ,\delay_section2_reg_n_0_[1][1] ,\delay_section2_reg_n_0_[1][0] ,1'b0}),
        .O(\delay_section2_reg[1][2]_0 ),
        .S({\delay_section2[0][15]_i_244_n_0 ,\delay_section2[0][15]_i_245_n_0 ,\delay_section2[0][15]_i_246_n_0 ,\delay_section2[0][15]_i_247_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_203 
       (.CI(\delay_section2_reg[0][15]_i_131_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_203_n_0 ,\delay_section2_reg[0][15]_i_203_n_1 ,\delay_section2_reg[0][15]_i_203_n_2 ,\delay_section2_reg[0][15]_i_203_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][6] ,\delay_section2_reg_n_0_[0][5] ,\delay_section2_reg_n_0_[0][4] ,\delay_section2_reg_n_0_[0][3] }),
        .O({\delay_section2_reg[0][15]_i_203_n_4 ,\delay_section2_reg[0][6]_1 ,\delay_section2_reg[0][6]_0 [3:2]}),
        .S({\delay_section2[0][15]_i_248_n_0 ,\delay_section2[0][15]_i_249_n_0 ,\delay_section2[0][15]_i_250_n_0 ,\delay_section2[0][15]_i_251_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_209 
       (.CI(\delay_section2_reg[0][15]_i_196_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_209_n_0 ,\delay_section2_reg[0][15]_i_209_n_1 ,\delay_section2_reg[0][15]_i_209_n_2 ,\delay_section2_reg[0][15]_i_209_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[1][6] ,\delay_section2_reg_n_0_[1][5] ,\delay_section2_reg_n_0_[1][4] ,\delay_section2_reg_n_0_[1][3] }),
        .O({\delay_section2_reg[1][6]_0 ,\delay_section2_reg[0][15]_i_209_n_6 ,\delay_section2_reg[0][15]_i_209_n_7 }),
        .S({\delay_section2[0][15]_i_252_n_0 ,\delay_section2[0][15]_i_253_n_0 ,\delay_section2[0][15]_i_254_n_0 ,\delay_section2[0][15]_i_255_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_210 
       (.CI(\delay_section2_reg[0][15]_i_211_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_210_n_0 ,\delay_section2_reg[0][15]_i_210_n_1 ,\delay_section2_reg[0][15]_i_210_n_2 ,\delay_section2_reg[0][15]_i_210_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_256_n_0 ,\delay_section2[0][15]_i_257_n_0 ,\delay_section2[0][15]_i_258_n_0 ,\delay_section2[0][15]_i_259_n_0 }),
        .O({\delay_section2_reg[0][15]_i_210_n_4 ,\delay_section2_reg[0][15]_i_210_n_5 ,\delay_section2_reg[0][15]_i_210_n_6 ,\delay_section2_reg[0][15]_i_210_n_7 }),
        .S({\delay_section2[0][15]_i_260_n_0 ,\delay_section2[0][15]_i_261_n_0 ,\delay_section2[0][15]_i_262_n_0 ,\delay_section2[0][15]_i_263_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_211 
       (.CI(\delay_section2_reg[0][15]_i_212_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_211_n_0 ,\delay_section2_reg[0][15]_i_211_n_1 ,\delay_section2_reg[0][15]_i_211_n_2 ,\delay_section2_reg[0][15]_i_211_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_264_n_0 ,\delay_section2[0][15]_i_265_n_0 ,\delay_section2_reg_n_0_[0][12] ,\delay_section2_reg_n_0_[0][11] }),
        .O({\delay_section2_reg[0][15]_i_211_n_4 ,\delay_section2_reg[0][15]_i_211_n_5 ,\delay_section2_reg[0][15]_i_211_n_6 ,\delay_section2_reg[0][15]_i_211_n_7 }),
        .S({\delay_section2[0][15]_i_266_n_0 ,\delay_section2[0][15]_i_267_n_0 ,\delay_section2[0][15]_i_268_n_0 ,\delay_section2[0][15]_i_269_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_212 
       (.CI(\delay_section2_reg[0][15]_i_203_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_212_n_0 ,\delay_section2_reg[0][15]_i_212_n_1 ,\delay_section2_reg[0][15]_i_212_n_2 ,\delay_section2_reg[0][15]_i_212_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][10] ,\delay_section2_reg_n_0_[0][9] ,\delay_section2_reg_n_0_[0][8] ,\delay_section2_reg_n_0_[0][7] }),
        .O({\delay_section2_reg[0][15]_i_212_n_4 ,\delay_section2_reg[0][15]_i_212_n_5 ,\delay_section2_reg[0][15]_i_212_n_6 ,\delay_section2_reg[0][15]_i_212_n_7 }),
        .S({\delay_section2[0][15]_i_270_n_0 ,\delay_section2[0][15]_i_271_n_0 ,\delay_section2[0][15]_i_272_n_0 ,\delay_section2[0][15]_i_273_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_23 
       (.CI(\delay_section2[0][15]_i_24 ),
        .CO({\NLW_delay_section2_reg[0][15]_i_23_CO_UNCONNECTED [3:2],\delay_section2[0][15]_i_51_0 ,\NLW_delay_section2_reg[0][15]_i_23_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sos_pipeline1_reg[14]_3 }),
        .O({\NLW_delay_section2_reg[0][15]_i_23_O_UNCONNECTED [3:1],\delay_section2[0][15]_i_51_1 }),
        .S({1'b0,1'b0,1'b1,\delay_section2[0][15]_i_51_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_28 
       (.CI(\delay_section2_reg[0][15]_i_52_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_28_n_0 ,\delay_section2_reg[0][15]_i_28_n_1 ,\delay_section2_reg[0][15]_i_28_n_2 ,\delay_section2_reg[0][15]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][3]_i_4_2 [1:0],\delay_section2[0][3]_i_5_0 [3:2]}),
        .O({\delay_section2_reg[0][15]_i_28_n_4 ,\delay_section2_reg[0][15]_i_28_n_5 ,\delay_section2_reg[0][15]_i_28_n_6 ,\delay_section2_reg[0][15]_i_28_n_7 }),
        .S(\delay_section2[0][3]_i_5_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_35 
       (.CI(\delay_section2_reg[0][11]_i_13_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_35_n_0 ,\delay_section2_reg[0][15]_i_35_n_1 ,\delay_section2_reg[0][15]_i_35_n_2 ,\delay_section2_reg[0][15]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][14]_i_8 ,\delay_section2[0][15]_i_68_n_0 ,\delay_section2[0][15]_i_69_n_0 ,\delay_section2[0][15]_i_70_n_0 }),
        .O(\delay_section2_reg[1][14]_3 ),
        .S({\delay_section2[0][14]_i_8_0 ,\delay_section2[0][15]_i_72_n_0 ,\delay_section2[0][15]_i_73_n_0 ,\delay_section2[0][15]_i_74_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_39 
       (.CI(\delay_section2_reg[0][15]_i_41_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_39_n_0 ,\delay_section2_reg[0][15]_i_39_n_1 ,\delay_section2_reg[0][15]_i_39_n_2 ,\delay_section2_reg[0][15]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section2_reg[0][15]_i_39_O_UNCONNECTED [3],\sos_pipeline1_reg[14]_3 ,\sos_pipeline1_reg[14]_0 [3:2]}),
        .S({p_1_in81_in,p_1_in81_in,p_1_in81_in,p_1_in81_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_40 
       (.CI(\delay_section2_reg[0][15]_i_79_n_0 ),
        .CO(\NLW_delay_section2_reg[0][15]_i_40_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section2_reg[0][15]_i_40_O_UNCONNECTED [3:1],\sos_pipeline1_reg[14]_0 [1]}),
        .S({1'b0,1'b0,1'b0,\delay_section2_reg[0][15]_i_17 }));
  CARRY4 \delay_section2_reg[0][15]_i_41 
       (.CI(\delay_section2_reg[0][15]_i_46_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_41_n_0 ,\delay_section2_reg[0][15]_i_41_n_1 ,\delay_section2_reg[0][15]_i_41_n_2 ,\delay_section2_reg[0][15]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sos_pipeline1_reg[14]_0 [0],\sos_pipeline1_reg[14]_2 }),
        .S({p_1_in81_in,p_1_in81_in,p_1_in81_in,p_1_in81_in}));
  CARRY4 \delay_section2_reg[0][15]_i_46 
       (.CI(\delay_section2_reg[0][14]_i_9_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_46_n_0 ,\delay_section2_reg[0][15]_i_46_n_1 ,\delay_section2_reg[0][15]_i_46_n_2 ,\delay_section2_reg[0][15]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sos_pipeline1_reg[14]_1 ),
        .S({\delay_section2_reg[0][15]_i_78_n_5 ,\delay_section2_reg[0][15]_i_78_n_6 ,\delay_section2_reg[0][15]_i_78_n_7 ,\delay_section2_reg[0][15]_i_81_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_5 
       (.CI(\delay_section2_reg[0][14]_i_2_n_0 ),
        .CO(\NLW_delay_section2_reg[0][15]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section2_reg[0][15]_i_5_O_UNCONNECTED [3:1],\delay_section2_reg[0][15]_i_5_n_7 }),
        .S({1'b0,1'b0,1'b0,p_0_in96_in}));
  CARRY4 \delay_section2_reg[0][15]_i_52 
       (.CI(\delay_section2_reg[0][3]_i_7_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_52_n_0 ,\delay_section2_reg[0][15]_i_52_n_1 ,\delay_section2_reg[0][15]_i_52_n_2 ,\delay_section2_reg[0][15]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][3]_i_5_0 [1:0],\delay_section2[0][3]_i_6_0 [3:2]}),
        .O({\delay_section2_reg[0][15]_i_52_n_4 ,\delay_section2_reg[0][15]_i_52_n_5 ,\delay_section2_reg[0][15]_i_52_n_6 ,\delay_section2_reg[0][15]_i_52_n_7 }),
        .S(\delay_section2[0][3]_i_6_1 ));
  CARRY4 \delay_section2_reg[0][15]_i_6 
       (.CI(\delay_section2_reg[0][14]_i_3_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_6_n_0 ,\delay_section2_reg[0][15]_i_6_n_1 ,\delay_section2_reg[0][15]_i_6_n_2 ,\delay_section2_reg[0][15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_38 [1],\delay_section2[0][15]_i_4_0 [0],\delay_section2_reg[0][14]_i_2_0 [3:2]}),
        .O({\delay_section2_reg[0][15]_i_6_n_4 ,\delay_section2_reg[0][15]_i_6_n_5 ,\delay_section2_reg[0][15]_i_6_n_6 ,p_1_in__5[15]}),
        .S(\delay_section2_reg[0][14]_i_2_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_66 
       (.CI(\delay_section2_reg[0][15]_i_91_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_66_n_0 ,\delay_section2_reg[0][15]_i_66_n_1 ,\delay_section2_reg[0][15]_i_66_n_2 ,\delay_section2_reg[0][15]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_94_n_0 ,\delay_section2[0][15]_i_95_n_0 ,\delay_section2[0][15]_i_96_n_0 ,\delay_section2[0][15]_i_97_n_0 }),
        .O(\delay_section2_reg[1][4]_1 ),
        .S({\delay_section2[0][15]_i_98_n_0 ,\delay_section2[0][15]_i_99_n_0 ,\delay_section2[0][15]_i_100_n_0 ,\delay_section2[0][15]_i_101_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_7 
       (.CI(\delay_section2_reg[0][15]_i_6_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_7_n_0 ,\delay_section2_reg[0][15]_i_7_n_1 ,\delay_section2_reg[0][15]_i_7_n_2 ,\delay_section2_reg[0][15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_51_1 ,\delay_section2[0][15]_i_4_0 [3:1]}),
        .O({\delay_section2_reg[0][15]_i_7_n_4 ,\delay_section2_reg[0][15]_i_7_n_5 ,\delay_section2_reg[0][15]_i_7_n_6 ,\delay_section2_reg[0][15]_i_7_n_7 }),
        .S(\delay_section2[0][15]_i_4_1 ));
  CARRY4 \delay_section2_reg[0][15]_i_75 
       (.CI(\delay_section2_reg[0][15]_i_102_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_75_n_0 ,\delay_section2_reg[0][15]_i_75_n_1 ,\delay_section2_reg[0][15]_i_75_n_2 ,\delay_section2_reg[0][15]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[1][14] ,\delay_section2_reg_n_0_[1][13] ,\delay_section2_reg_n_0_[1][12] ,\delay_section2_reg_n_0_[1][11] }),
        .O(\delay_section2_reg[1][14]_1 ),
        .S({\delay_section2[0][15]_i_106_n_0 ,\delay_section2[0][15]_i_107_n_0 ,\delay_section2[0][15]_i_108_n_0 ,\delay_section2[0][15]_i_109_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_76 
       (.CI(\delay_section2_reg[0][15]_i_103_n_0 ),
        .CO({\NLW_delay_section2_reg[0][15]_i_76_CO_UNCONNECTED [3],\delay_section2_reg[1][14]_0 ,\NLW_delay_section2_reg[0][15]_i_76_CO_UNCONNECTED [1],\delay_section2_reg[0][15]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\delay_section2_reg_n_0_[1][14] ,\delay_section2[0][15]_i_110_n_0 }),
        .O({\NLW_delay_section2_reg[0][15]_i_76_O_UNCONNECTED [3:2],\delay_section2_reg[0][15]_i_76_n_6 ,\delay_section2_reg[0][15]_i_76_n_7 }),
        .S({1'b0,1'b1,\delay_section2[0][15]_i_111_n_0 ,\delay_section2[0][15]_i_112_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_77 
       (.CI(\delay_section2_reg[0][15]_i_75_n_0 ),
        .CO({\NLW_delay_section2_reg[0][15]_i_77_CO_UNCONNECTED [3:1],\delay_section2_reg[1][14]_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_delay_section2_reg[0][15]_i_77_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \delay_section2_reg[0][15]_i_78 
       (.CI(\delay_section2_reg[0][15]_i_81_n_0 ),
        .CO({\NLW_delay_section2_reg[0][15]_i_78_CO_UNCONNECTED [3],\delay_section2_reg[0][15]_i_78_n_1 ,\delay_section2_reg[0][15]_i_78_n_2 ,\delay_section2_reg[0][15]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sos_pipeline1_reg_n_0_[14] ,\sos_pipeline1_reg_n_0_[13] ,\sos_pipeline1_reg_n_0_[12] }),
        .O({p_1_in81_in,\delay_section2_reg[0][15]_i_78_n_5 ,\delay_section2_reg[0][15]_i_78_n_6 ,\delay_section2_reg[0][15]_i_78_n_7 }),
        .S({1'b1,\delay_section2[0][15]_i_113_n_0 ,\delay_section2[0][15]_i_114_n_0 ,\delay_section2[0][15]_i_115_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_79 
       (.CI(\delay_section2_reg[0][14]_i_16_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_79_n_0 ,\delay_section2_reg[0][15]_i_79_n_1 ,\delay_section2_reg[0][15]_i_79_n_2 ,\delay_section2_reg[0][15]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg[0][15]_0 ,\delay_section2[0][15]_i_118_n_0 }),
        .O(\delay_section2_reg[0][15]_4 ),
        .S({\delay_section2[0][15]_i_50 ,\delay_section2[0][15]_i_122_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_81 
       (.CI(\delay_section2_reg[0][14]_i_14_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_81_n_0 ,\delay_section2_reg[0][15]_i_81_n_1 ,\delay_section2_reg[0][15]_i_81_n_2 ,\delay_section2_reg[0][15]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_123_n_0 ,\delay_section2[0][15]_i_124_n_0 ,\delay_section2[0][15]_i_125_n_0 ,\delay_section2[0][15]_i_126_n_0 }),
        .O({\delay_section2_reg[0][15]_i_81_n_4 ,\delay_section2_reg[0][15]_i_81_n_5 ,\delay_section2_reg[0][15]_i_81_n_6 ,\delay_section2_reg[0][15]_i_81_n_7 }),
        .S({\delay_section2[0][15]_i_127_n_0 ,\delay_section2[0][15]_i_128_n_0 ,\delay_section2[0][15]_i_129_n_0 ,\delay_section2[0][15]_i_130_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_9 
       (.CI(\delay_section2_reg[0][15]_i_7_n_0 ),
        .CO({\NLW_delay_section2_reg[0][15]_i_9_CO_UNCONNECTED [3:1],\delay_section2_reg[0][15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_delay_section2_reg[0][15]_i_9_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_91 
       (.CI(\delay_section2_reg[0][15]_i_136_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_91_n_0 ,\delay_section2_reg[0][15]_i_91_n_1 ,\delay_section2_reg[0][15]_i_91_n_2 ,\delay_section2_reg[0][15]_i_91_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_138_n_0 ,\delay_section2[0][15]_i_57 }),
        .O(\delay_section2_reg[1][0]_1 ),
        .S({\delay_section2[0][15]_i_142_n_0 ,\delay_section2[0][15]_i_143_n_0 ,\delay_section2[0][15]_i_57_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_92 
       (.CI(\delay_section2_reg[0][15]_i_93_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_92_n_0 ,\delay_section2_reg[0][15]_i_92_n_1 ,\delay_section2_reg[0][15]_i_92_n_2 ,\delay_section2_reg[0][15]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_146_n_0 ,\delay_section2[0][15]_i_147_n_0 ,\delay_section2[0][15]_i_148_n_0 ,\delay_section2[0][15]_i_149_n_0 }),
        .O(\delay_section2_reg[0][10]_0 ),
        .S({\delay_section2[0][15]_i_150_n_0 ,\delay_section2[0][15]_i_151_n_0 ,\delay_section2[0][15]_i_152_n_0 ,\delay_section2[0][15]_i_153_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_93 
       (.CI(\delay_section2_reg[0][15]_i_137_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_93_n_0 ,\delay_section2_reg[0][15]_i_93_n_1 ,\delay_section2_reg[0][15]_i_93_n_2 ,\delay_section2_reg[0][15]_i_93_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][15]_i_154_n_0 ,\delay_section2[0][15]_i_155_n_0 ,\delay_section2[0][15]_i_156_n_0 ,\delay_section2[0][15]_i_157_n_0 }),
        .O(\delay_section2_reg[0][6]_2 ),
        .S({\delay_section2[0][15]_i_158_n_0 ,\delay_section2[0][15]_i_159_n_0 ,\delay_section2[0][15]_i_160_n_0 ,\delay_section2[0][15]_i_161_n_0 }));
  FDRE \delay_section2_reg[0][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[1]),
        .Q(\delay_section2_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[2]),
        .Q(\delay_section2_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[3]),
        .Q(\delay_section2_reg_n_0_[0][3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][3]_i_14 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][3]_i_14_n_0 ,\delay_section2_reg[0][3]_i_14_n_1 ,\delay_section2_reg[0][3]_i_14_n_2 ,\delay_section2_reg[0][3]_i_14_n_3 }),
        .CYINIT(\delay_section2[0][3]_i_8_n_0 ),
        .DI({\delay_section2_reg[1][2]_0 [1:0],1'b1,1'b0}),
        .O(\delay_section2_reg[1][0]_0 ),
        .S({\delay_section2[0][3]_i_13 ,\delay_section2_reg[1][2]_0 [0],\delay_section2[0][3]_i_17_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][3]_i_2_n_0 ,\delay_section2_reg[0][3]_i_2_n_1 ,\delay_section2_reg[0][3]_i_2_n_2 ,\delay_section2_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in__5[0]}),
        .O({\delay_section2_reg[0][3]_i_2_n_4 ,\delay_section2_reg[0][3]_i_2_n_5 ,\delay_section2_reg[0][3]_i_2_n_6 ,\delay_section2_reg[0][3]_i_2_n_7 }),
        .S({p_1_in__5[3:1],\delay_section2[0][3]_i_3_n_0 }));
  CARRY4 \delay_section2_reg[0][3]_i_7 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][3]_i_7_n_0 ,\delay_section2_reg[0][3]_i_7_n_1 ,\delay_section2_reg[0][3]_i_7_n_2 ,\delay_section2_reg[0][3]_i_7_n_3 }),
        .CYINIT(\delay_section2[0][3]_i_8_n_0 ),
        .DI({\delay_section2[0][3]_i_6_0 [1:0],\delay_section2[0][3]_i_4_0 ,1'b0}),
        .O({\delay_section2_reg[0][3]_i_7_n_4 ,\delay_section2_reg[0][3]_i_7_n_5 ,\delay_section2_reg[0][3]_i_7_n_6 ,\delay_section2_reg[0][3]_i_7_n_7 }),
        .S(\delay_section2[0][3]_i_4_1 ));
  FDRE \delay_section2_reg[0][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[4]),
        .Q(\delay_section2_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[5]),
        .Q(\delay_section2_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[6]),
        .Q(\delay_section2_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[7]),
        .Q(\delay_section2_reg_n_0_[0][7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][7]_i_2 
       (.CI(\delay_section2_reg[0][3]_i_2_n_0 ),
        .CO({\delay_section2_reg[0][7]_i_2_n_0 ,\delay_section2_reg[0][7]_i_2_n_1 ,\delay_section2_reg[0][7]_i_2_n_2 ,\delay_section2_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section2_reg[0][7]_i_2_n_4 ,\delay_section2_reg[0][7]_i_2_n_5 ,\delay_section2_reg[0][7]_i_2_n_6 ,\delay_section2_reg[0][7]_i_2_n_7 }),
        .S(p_1_in__5[7:4]));
  CARRY4 \delay_section2_reg[0][7]_i_3 
       (.CI(\delay_section2_reg[0][15]_i_10_n_0 ),
        .CO({\delay_section2_reg[0][7]_i_3_n_0 ,\delay_section2_reg[0][7]_i_3_n_1 ,\delay_section2_reg[0][7]_i_3_n_2 ,\delay_section2_reg[0][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg[0][7]_i_2_0 [1:0],\delay_section2_reg[0][3]_i_2_0 [3:2]}),
        .O(p_1_in__5[6:3]),
        .S(\delay_section2_reg[0][3]_i_2_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][7]_i_8 
       (.CI(\delay_section2_reg[0][15]_i_66_n_0 ),
        .CO({\delay_section2_reg[0][7]_i_8_n_0 ,\delay_section2_reg[0][7]_i_8_n_1 ,\delay_section2_reg[0][7]_i_8_n_2 ,\delay_section2_reg[0][7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2[0][7]_i_9_n_0 ,\delay_section2[0][7]_i_10_n_0 ,\delay_section2[0][7]_i_11_n_0 ,\delay_section2[0][7]_i_12_n_0 }),
        .O(\delay_section2_reg[1][8]_0 ),
        .S({\delay_section2[0][7]_i_13_n_0 ,\delay_section2[0][7]_i_14_n_0 ,\delay_section2[0][7]_i_15_n_0 ,\delay_section2[0][7]_i_16_n_0 }));
  FDRE \delay_section2_reg[0][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[8]),
        .Q(\delay_section2_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \delay_section2_reg[0][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert2[9]),
        .Q(\delay_section2_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][0] ),
        .Q(\delay_section2_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][10] ),
        .Q(\delay_section2_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][11] ),
        .Q(\delay_section2_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][12] ),
        .Q(\delay_section2_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][13] ),
        .Q(\delay_section2_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][14] ),
        .Q(\delay_section2_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(RESIZE0),
        .Q(RESIZE3_in0),
        .R(1'b0));
  FDRE \delay_section2_reg[1][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][1] ),
        .Q(\delay_section2_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][2] ),
        .Q(\delay_section2_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][3] ),
        .Q(\delay_section2_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][4] ),
        .Q(\delay_section2_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][5] ),
        .Q(\delay_section2_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][6] ),
        .Q(\delay_section2_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][7] ),
        .Q(\delay_section2_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][8] ),
        .Q(\delay_section2_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \delay_section2_reg[1][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section2_reg_n_0_[0][9] ),
        .Q(\delay_section2_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][0]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][3]_i_2_n_7 ),
        .O(typeconvert3[0]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][10]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][11]_i_2_n_5 ),
        .O(typeconvert3[10]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][11]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][11]_i_2_n_4 ),
        .O(typeconvert3[11]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][12]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][14]_i_2_n_7 ),
        .O(typeconvert3[12]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][13]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][14]_i_2_n_6 ),
        .O(typeconvert3[13]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][14]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][14]_i_2_n_5 ),
        .O(typeconvert3[14]));
  LUT5 #(
    .INIT(32'h0EEE0E0E)) 
    \delay_section3[0][15]_i_1 
       (.I0(\delay_section3_reg[0][15]_i_2_n_7 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .O(typeconvert3[15]));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_100 
       (.I0(\delay_section3_reg_n_0_[1][13] ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .O(\delay_section3[0][15]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_101 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][15]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_102 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg_n_0_[1][12] ),
        .O(\delay_section3[0][15]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_103 
       (.I0(\delay_section3_reg_n_0_[1][10] ),
        .I1(\delay_section3_reg_n_0_[1][11] ),
        .O(\delay_section3[0][15]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_105 
       (.I0(\delay_section3_reg_n_0_[1][14] ),
        .I1(RESIZE2_in0),
        .O(\delay_section3[0][15]_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_106 
       (.I0(\delay_section3_reg_n_0_[1][14] ),
        .I1(RESIZE2_in0),
        .O(\delay_section3[0][15]_i_106_n_0 ));
  LUT4 #(
    .INIT(16'hBBB2)) 
    \delay_section3[0][15]_i_107 
       (.I0(\delay_section3_reg[0][15]_i_115_n_4 ),
        .I1(RESIZE1_in0),
        .I2(\delay_section3_reg_n_0_[0][14] ),
        .I3(\delay_section3_reg[0][15]_i_115_n_5 ),
        .O(\delay_section3[0][15]_i_107_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \delay_section3[0][15]_i_108 
       (.I0(\delay_section3_reg[0][15]_i_115_n_6 ),
        .I1(\delay_section3_reg_n_0_[0][13] ),
        .I2(\delay_section3_reg[0][15]_i_115_n_5 ),
        .I3(\delay_section3_reg_n_0_[0][14] ),
        .O(\delay_section3[0][15]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \delay_section3[0][15]_i_109 
       (.I0(\delay_section3_reg[0][15]_i_115_n_7 ),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .I2(\delay_section3_reg[0][15]_i_115_n_6 ),
        .I3(\delay_section3_reg_n_0_[0][13] ),
        .O(\delay_section3[0][15]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section3[0][15]_i_11 
       (.I0(\delay_section3_reg[0][15]_i_9_n_5 ),
        .I1(\delay_section3_reg[0][15]_i_9_n_6 ),
        .I2(\delay_section3_reg[0][15]_i_10_n_5 ),
        .I3(p_1_in__6[15]),
        .O(\delay_section3[0][15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \delay_section3[0][15]_i_110 
       (.I0(\delay_section3_reg[0][15]_i_175_n_4 ),
        .I1(\delay_section3_reg_n_0_[0][11] ),
        .I2(\delay_section3_reg[0][15]_i_115_n_7 ),
        .I3(\delay_section3_reg_n_0_[0][12] ),
        .O(\delay_section3[0][15]_i_110_n_0 ));
  LUT5 #(
    .INIT(32'hEF0E10F1)) 
    \delay_section3[0][15]_i_111 
       (.I0(\delay_section3_reg[0][15]_i_115_n_5 ),
        .I1(\delay_section3_reg_n_0_[0][14] ),
        .I2(RESIZE1_in0),
        .I3(\delay_section3_reg[0][15]_i_115_n_4 ),
        .I4(\delay_section3_reg[0][11]_0 [0]),
        .O(\delay_section3[0][15]_i_111_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \delay_section3[0][15]_i_112 
       (.I0(\delay_section3[0][15]_i_108_n_0 ),
        .I1(RESIZE1_in0),
        .I2(\delay_section3_reg[0][15]_i_115_n_4 ),
        .I3(\delay_section3_reg_n_0_[0][14] ),
        .I4(\delay_section3_reg[0][15]_i_115_n_5 ),
        .O(\delay_section3[0][15]_i_112_n_0 ));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \delay_section3[0][15]_i_113 
       (.I0(\delay_section3_reg[0][15]_i_115_n_6 ),
        .I1(\delay_section3_reg_n_0_[0][13] ),
        .I2(\delay_section3_reg[0][15]_i_115_n_5 ),
        .I3(\delay_section3_reg_n_0_[0][14] ),
        .I4(\delay_section3[0][15]_i_109_n_0 ),
        .O(\delay_section3[0][15]_i_113_n_0 ));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \delay_section3[0][15]_i_114 
       (.I0(\delay_section3_reg[0][15]_i_115_n_7 ),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .I2(\delay_section3_reg[0][15]_i_115_n_6 ),
        .I3(\delay_section3_reg_n_0_[0][13] ),
        .I4(\delay_section3[0][15]_i_110_n_0 ),
        .O(\delay_section3[0][15]_i_114_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_116 
       (.I0(\delay_section3_reg_n_0_[0][14] ),
        .O(\delay_section3[0][15]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_117 
       (.I0(\delay_section3_reg_n_0_[0][13] ),
        .O(\delay_section3[0][15]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_118 
       (.I0(\delay_section3_reg_n_0_[0][12] ),
        .O(\delay_section3[0][15]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_119 
       (.I0(\delay_section3_reg_n_0_[0][11] ),
        .O(\delay_section3[0][15]_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delay_section3[0][15]_i_12 
       (.I0(p_1_in__6[8]),
        .I1(p_1_in__6[2]),
        .I2(p_1_in__6[13]),
        .I3(p_1_in__6[0]),
        .O(\delay_section3[0][15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_120 
       (.I0(\delay_section3_reg_n_0_[0][14] ),
        .I1(RESIZE1_in0),
        .O(\delay_section3[0][15]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_121 
       (.I0(\delay_section3_reg_n_0_[0][13] ),
        .I1(\delay_section3_reg_n_0_[0][14] ),
        .O(\delay_section3[0][15]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_122 
       (.I0(\delay_section3_reg_n_0_[0][12] ),
        .I1(\delay_section3_reg_n_0_[0][13] ),
        .O(\delay_section3[0][15]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_123 
       (.I0(\delay_section3_reg_n_0_[0][11] ),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .O(\delay_section3[0][15]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_125 
       (.I0(sos_pipeline2[12]),
        .O(\delay_section3[0][15]_i_125_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_126 
       (.I0(sos_pipeline2[14]),
        .I1(sos_pipeline2[15]),
        .O(\delay_section3[0][15]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_127 
       (.I0(sos_pipeline2[13]),
        .I1(sos_pipeline2[14]),
        .O(\delay_section3[0][15]_i_127_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_128 
       (.I0(sos_pipeline2[12]),
        .I1(sos_pipeline2[13]),
        .O(\delay_section3[0][15]_i_128_n_0 ));
  LUT5 #(
    .INIT(32'hFBB0044F)) 
    \delay_section3[0][15]_i_129 
       (.I0(sos_pipeline2[10]),
        .I1(sos_pipeline2[14]),
        .I2(sos_pipeline2[15]),
        .I3(sos_pipeline2[11]),
        .I4(sos_pipeline2[12]),
        .O(\delay_section3[0][15]_i_129_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delay_section3[0][15]_i_13 
       (.I0(p_1_in__6[14]),
        .I1(p_1_in__6[1]),
        .I2(p_1_in__6[10]),
        .I3(p_1_in__6[7]),
        .O(\delay_section3[0][15]_i_13_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    \delay_section3[0][15]_i_131 
       (.I0(sos_pipeline2[15]),
        .I1(sos_pipeline2[13]),
        .I2(sos_pipeline2[14]),
        .I3(sos_pipeline2[10]),
        .O(\delay_section3[0][15]_i_131_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \delay_section3[0][15]_i_132 
       (.I0(sos_pipeline2[9]),
        .I1(sos_pipeline2[15]),
        .I2(sos_pipeline2[13]),
        .O(\delay_section3[0][15]_i_132_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][15]_i_133 
       (.I0(sos_pipeline2[15]),
        .I1(sos_pipeline2[13]),
        .I2(sos_pipeline2[9]),
        .O(\delay_section3[0][15]_i_133_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][15]_i_134 
       (.I0(sos_pipeline2[11]),
        .I1(sos_pipeline2[13]),
        .I2(sos_pipeline2[7]),
        .O(\delay_section3[0][15]_i_134_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section3[0][15]_i_135 
       (.I0(\delay_section3[0][15]_i_131_n_0 ),
        .I1(sos_pipeline2[11]),
        .I2(sos_pipeline2[15]),
        .I3(sos_pipeline2[14]),
        .I4(sos_pipeline2[10]),
        .O(\delay_section3[0][15]_i_135_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    \delay_section3[0][15]_i_136 
       (.I0(sos_pipeline2[15]),
        .I1(sos_pipeline2[13]),
        .I2(sos_pipeline2[14]),
        .I3(sos_pipeline2[10]),
        .I4(\delay_section3[0][15]_i_132_n_0 ),
        .O(\delay_section3[0][15]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \delay_section3[0][15]_i_137 
       (.I0(sos_pipeline2[9]),
        .I1(sos_pipeline2[13]),
        .I2(sos_pipeline2[15]),
        .I3(sos_pipeline2[8]),
        .I4(sos_pipeline2[14]),
        .I5(sos_pipeline2[12]),
        .O(\delay_section3[0][15]_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_138 
       (.I0(\delay_section3[0][15]_i_134_n_0 ),
        .I1(sos_pipeline2[12]),
        .I2(sos_pipeline2[14]),
        .I3(sos_pipeline2[8]),
        .O(\delay_section3[0][15]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delay_section3[0][15]_i_14 
       (.I0(p_1_in__6[6]),
        .I1(p_1_in__6[4]),
        .I2(p_1_in__6[5]),
        .I3(p_1_in__6[3]),
        .O(\delay_section3[0][15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section3[0][15]_i_140 
       (.I0(\delay_section3_reg[0][15]_i_180_n_5 ),
        .I1(sos_pipeline2[0]),
        .I2(\delay_section3_reg[0][15]_i_189_n_6 ),
        .I3(\delay_section3_reg[0][15]_i_130_n_4 ),
        .O(\delay_section3[0][15]_i_140_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section3[0][15]_i_142 
       (.I0(\delay_section3_reg[0][15]_i_189_n_7 ),
        .I1(sos_pipeline2[1]),
        .I2(\delay_section3_reg[0][15]_i_180_n_6 ),
        .I3(\delay_section3_reg[0][15]_i_86_n_7 ),
        .O(\delay_section3[0][15]_i_142_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \delay_section3[0][15]_i_143 
       (.I0(RESIZE1_in0),
        .I1(\delay_section3_reg[0][15]_i_175_n_4 ),
        .I2(\delay_section3_reg_n_0_[0][11] ),
        .O(\delay_section3[0][15]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][15]_i_144 
       (.I0(RESIZE1_in0),
        .I1(\delay_section3_reg[0][15]_i_175_n_4 ),
        .I2(\delay_section3_reg_n_0_[0][11] ),
        .O(\delay_section3[0][15]_i_144_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][15]_i_145 
       (.I0(\delay_section3_reg[0][15]_i_175_n_6 ),
        .I1(\delay_section3_reg_n_0_[0][13] ),
        .I2(\delay_section3_reg_n_0_[0][9] ),
        .O(\delay_section3[0][15]_i_145_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][15]_i_146 
       (.I0(\delay_section3_reg[0][15]_i_175_n_7 ),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .I2(\delay_section3_reg_n_0_[0][8] ),
        .O(\delay_section3[0][15]_i_146_n_0 ));
  LUT5 #(
    .INIT(32'hE11E1EE1)) 
    \delay_section3[0][15]_i_147 
       (.I0(\delay_section3_reg[0][15]_i_175_n_4 ),
        .I1(\delay_section3_reg_n_0_[0][11] ),
        .I2(\delay_section3_reg[0][15]_i_115_n_7 ),
        .I3(\delay_section3_reg_n_0_[0][12] ),
        .I4(\delay_section3[0][15]_i_143_n_0 ),
        .O(\delay_section3[0][15]_i_147_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \delay_section3[0][15]_i_148 
       (.I0(\delay_section3_reg_n_0_[0][11] ),
        .I1(\delay_section3_reg[0][15]_i_175_n_4 ),
        .I2(RESIZE1_in0),
        .I3(\delay_section3_reg_n_0_[0][10] ),
        .I4(\delay_section3_reg_n_0_[0][14] ),
        .I5(\delay_section3_reg[0][15]_i_175_n_5 ),
        .O(\delay_section3[0][15]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_149 
       (.I0(\delay_section3[0][15]_i_145_n_0 ),
        .I1(\delay_section3_reg[0][15]_i_175_n_5 ),
        .I2(\delay_section3_reg_n_0_[0][10] ),
        .I3(\delay_section3_reg_n_0_[0][14] ),
        .O(\delay_section3[0][15]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_150 
       (.I0(\delay_section3_reg[0][15]_i_175_n_6 ),
        .I1(\delay_section3_reg_n_0_[0][13] ),
        .I2(\delay_section3_reg_n_0_[0][9] ),
        .I3(\delay_section3[0][15]_i_146_n_0 ),
        .O(\delay_section3[0][15]_i_150_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][15]_i_151 
       (.I0(\delay_section3_reg[0][15]_i_190_n_4 ),
        .I1(\delay_section3_reg_n_0_[0][11] ),
        .I2(\delay_section3_reg_n_0_[0][7] ),
        .O(\delay_section3[0][15]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][15]_i_152 
       (.I0(\delay_section3_reg_n_0_[0][6] ),
        .I1(\delay_section3_reg_n_0_[0][10] ),
        .I2(\delay_section3_reg[0][15]_i_190_n_5 ),
        .O(\delay_section3[0][15]_i_152_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][15]_i_153 
       (.I0(\delay_section3_reg_n_0_[0][5] ),
        .I1(\delay_section3_reg_n_0_[0][9] ),
        .I2(\delay_section3_reg[0][15]_i_190_n_6 ),
        .O(\delay_section3[0][15]_i_153_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][15]_i_154 
       (.I0(\delay_section3_reg_n_0_[0][4] ),
        .I1(\delay_section3_reg_n_0_[0][8] ),
        .I2(\delay_section3_reg[0][15]_i_190_n_7 ),
        .O(\delay_section3[0][15]_i_154_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_155 
       (.I0(\delay_section3_reg[0][15]_i_175_n_7 ),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .I2(\delay_section3_reg_n_0_[0][8] ),
        .I3(\delay_section3[0][15]_i_151_n_0 ),
        .O(\delay_section3[0][15]_i_155_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_156 
       (.I0(\delay_section3_reg[0][15]_i_190_n_4 ),
        .I1(\delay_section3_reg_n_0_[0][11] ),
        .I2(\delay_section3_reg_n_0_[0][7] ),
        .I3(\delay_section3[0][15]_i_152_n_0 ),
        .O(\delay_section3[0][15]_i_156_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_157 
       (.I0(\delay_section3_reg_n_0_[0][6] ),
        .I1(\delay_section3_reg_n_0_[0][10] ),
        .I2(\delay_section3_reg[0][15]_i_190_n_5 ),
        .I3(\delay_section3[0][15]_i_153_n_0 ),
        .O(\delay_section3[0][15]_i_157_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_158 
       (.I0(\delay_section3_reg_n_0_[0][5] ),
        .I1(\delay_section3_reg_n_0_[0][9] ),
        .I2(\delay_section3_reg[0][15]_i_190_n_6 ),
        .I3(\delay_section3[0][15]_i_154_n_0 ),
        .O(\delay_section3[0][15]_i_158_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][15]_i_160 
       (.I0(\delay_section3_reg_n_0_[1][13] ),
        .I1(\delay_section3_reg[1][14]_0 ),
        .I2(\delay_section3_reg[0][15]_i_98_n_4 ),
        .O(\delay_section3[0][15]_i_160_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][15]_i_161 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg[0][15]_i_98_n_5 ),
        .I2(\delay_section3_reg[0][15]_i_76_n_7 ),
        .O(\delay_section3[0][15]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][15]_i_162 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg[0][15]_i_98_n_6 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_4 ),
        .O(\delay_section3[0][15]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][15]_i_163 
       (.I0(\delay_section3_reg_n_0_[1][10] ),
        .I1(\delay_section3_reg[0][15]_i_98_n_7 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_5 ),
        .O(\delay_section3[0][15]_i_163_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_164 
       (.I0(\delay_section3_reg_n_0_[1][9] ),
        .I1(\delay_section3_reg_n_0_[1][10] ),
        .O(\delay_section3[0][15]_i_164_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_165 
       (.I0(\delay_section3_reg_n_0_[1][8] ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .O(\delay_section3[0][15]_i_165_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_166 
       (.I0(\delay_section3_reg_n_0_[1][7] ),
        .I1(\delay_section3_reg_n_0_[1][8] ),
        .O(\delay_section3[0][15]_i_166_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_167 
       (.I0(\delay_section3_reg_n_0_[1][6] ),
        .I1(\delay_section3_reg_n_0_[1][7] ),
        .O(\delay_section3[0][15]_i_167_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_168 
       (.I0(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][15]_i_168_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \delay_section3[0][15]_i_169 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .I2(RESIZE2_in0),
        .O(\delay_section3[0][15]_i_169_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][15]_i_170 
       (.I0(RESIZE2_in0),
        .I1(\delay_section3_reg_n_0_[1][11] ),
        .I2(\delay_section3_reg_n_0_[1][14] ),
        .O(\delay_section3[0][15]_i_170_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_171 
       (.I0(\delay_section3_reg_n_0_[1][13] ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .O(\delay_section3[0][15]_i_171_n_0 ));
  LUT5 #(
    .INIT(32'hFBB0044F)) 
    \delay_section3[0][15]_i_172 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .I2(\delay_section3_reg_n_0_[1][12] ),
        .I3(RESIZE2_in0),
        .I4(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][15]_i_172_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section3[0][15]_i_173 
       (.I0(\delay_section3[0][15]_i_169_n_0 ),
        .I1(RESIZE2_in0),
        .I2(\delay_section3_reg_n_0_[1][12] ),
        .I3(\delay_section3_reg_n_0_[1][14] ),
        .I4(\delay_section3_reg_n_0_[1][11] ),
        .O(\delay_section3[0][15]_i_173_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT5 #(
    .INIT(32'hA56996A5)) 
    \delay_section3[0][15]_i_174 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .I2(RESIZE2_in0),
        .I3(\delay_section3_reg_n_0_[1][10] ),
        .I4(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][15]_i_174_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_176 
       (.I0(\delay_section3_reg_n_0_[0][10] ),
        .I1(\delay_section3_reg_n_0_[0][11] ),
        .O(\delay_section3[0][15]_i_176_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_177 
       (.I0(\delay_section3_reg_n_0_[0][9] ),
        .I1(\delay_section3_reg_n_0_[0][10] ),
        .O(\delay_section3[0][15]_i_177_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_178 
       (.I0(\delay_section3_reg_n_0_[0][8] ),
        .I1(\delay_section3_reg_n_0_[0][9] ),
        .O(\delay_section3[0][15]_i_178_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_179 
       (.I0(\delay_section3_reg_n_0_[0][7] ),
        .I1(\delay_section3_reg_n_0_[0][8] ),
        .O(\delay_section3[0][15]_i_179_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][15]_i_181 
       (.I0(sos_pipeline2[10]),
        .I1(sos_pipeline2[12]),
        .I2(sos_pipeline2[6]),
        .O(\delay_section3[0][15]_i_181_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][15]_i_182 
       (.I0(sos_pipeline2[9]),
        .I1(sos_pipeline2[11]),
        .I2(sos_pipeline2[5]),
        .O(\delay_section3[0][15]_i_182_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][15]_i_183 
       (.I0(sos_pipeline2[8]),
        .I1(sos_pipeline2[10]),
        .I2(sos_pipeline2[4]),
        .O(\delay_section3[0][15]_i_183_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][15]_i_184 
       (.I0(sos_pipeline2[7]),
        .I1(sos_pipeline2[9]),
        .I2(sos_pipeline2[3]),
        .O(\delay_section3[0][15]_i_184_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_185 
       (.I0(sos_pipeline2[11]),
        .I1(sos_pipeline2[13]),
        .I2(sos_pipeline2[7]),
        .I3(\delay_section3[0][15]_i_181_n_0 ),
        .O(\delay_section3[0][15]_i_185_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_186 
       (.I0(sos_pipeline2[10]),
        .I1(sos_pipeline2[12]),
        .I2(sos_pipeline2[6]),
        .I3(\delay_section3[0][15]_i_182_n_0 ),
        .O(\delay_section3[0][15]_i_186_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \delay_section3[0][15]_i_187 
       (.I0(sos_pipeline2[4]),
        .I1(sos_pipeline2[10]),
        .I2(sos_pipeline2[8]),
        .I3(sos_pipeline2[11]),
        .I4(sos_pipeline2[9]),
        .I5(sos_pipeline2[5]),
        .O(\delay_section3[0][15]_i_187_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_188 
       (.I0(\delay_section3[0][15]_i_184_n_0 ),
        .I1(sos_pipeline2[8]),
        .I2(sos_pipeline2[10]),
        .I3(sos_pipeline2[4]),
        .O(\delay_section3[0][15]_i_188_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_191 
       (.I0(\delay_section3_reg_n_0_[1][4] ),
        .O(\delay_section3[0][15]_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \delay_section3[0][15]_i_192 
       (.I0(\delay_section3_reg_n_0_[1][2] ),
        .I1(\delay_section3_reg_n_0_[1][1] ),
        .I2(\delay_section3_reg_n_0_[1][12] ),
        .I3(\delay_section3_reg_n_0_[1][14] ),
        .O(\delay_section3[0][15]_i_192_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_193 
       (.I0(\delay_section3_reg_n_0_[1][5] ),
        .I1(\delay_section3_reg_n_0_[1][6] ),
        .O(\delay_section3[0][15]_i_193_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_194 
       (.I0(\delay_section3_reg_n_0_[1][4] ),
        .I1(\delay_section3_reg_n_0_[1][5] ),
        .O(\delay_section3[0][15]_i_194_n_0 ));
  LUT5 #(
    .INIT(32'hFBB0044F)) 
    \delay_section3[0][15]_i_195 
       (.I0(\delay_section3_reg_n_0_[1][2] ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .I2(\delay_section3_reg_n_0_[1][3] ),
        .I3(RESIZE2_in0),
        .I4(\delay_section3_reg_n_0_[1][4] ),
        .O(\delay_section3[0][15]_i_195_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section3[0][15]_i_196 
       (.I0(\delay_section3[0][15]_i_192_n_0 ),
        .I1(RESIZE2_in0),
        .I2(\delay_section3_reg_n_0_[1][3] ),
        .I3(\delay_section3_reg_n_0_[1][14] ),
        .I4(\delay_section3_reg_n_0_[1][2] ),
        .O(\delay_section3[0][15]_i_196_n_0 ));
  LUT4 #(
    .INIT(16'h0BB0)) 
    \delay_section3[0][15]_i_197 
       (.I0(\delay_section3_reg_n_0_[0][13] ),
        .I1(\delay_section3_reg_n_0_[0][2] ),
        .I2(\delay_section3_reg_n_0_[0][3] ),
        .I3(\delay_section3_reg_n_0_[0][14] ),
        .O(\delay_section3[0][15]_i_197_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_198 
       (.I0(\delay_section3_reg_n_0_[0][6] ),
        .I1(\delay_section3_reg_n_0_[0][7] ),
        .O(\delay_section3[0][15]_i_198_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_199 
       (.I0(\delay_section3_reg_n_0_[0][5] ),
        .I1(\delay_section3_reg_n_0_[0][6] ),
        .O(\delay_section3[0][15]_i_199_n_0 ));
  LUT5 #(
    .INIT(32'hF4400BBF)) 
    \delay_section3[0][15]_i_200 
       (.I0(\delay_section3_reg_n_0_[0][14] ),
        .I1(\delay_section3_reg_n_0_[0][3] ),
        .I2(\delay_section3_reg_n_0_[0][4] ),
        .I3(RESIZE1_in0),
        .I4(\delay_section3_reg_n_0_[0][5] ),
        .O(\delay_section3[0][15]_i_200_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section3[0][15]_i_201 
       (.I0(\delay_section3[0][15]_i_197_n_0 ),
        .I1(RESIZE1_in0),
        .I2(\delay_section3_reg_n_0_[0][4] ),
        .I3(\delay_section3_reg_n_0_[0][3] ),
        .I4(\delay_section3_reg_n_0_[0][14] ),
        .O(\delay_section3[0][15]_i_201_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][15]_i_202 
       (.I0(sos_pipeline2[6]),
        .I1(sos_pipeline2[8]),
        .I2(sos_pipeline2[2]),
        .O(\delay_section3[0][15]_i_202_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][15]_i_203 
       (.I0(sos_pipeline2[5]),
        .I1(sos_pipeline2[1]),
        .I2(sos_pipeline2[7]),
        .O(\delay_section3[0][15]_i_203_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][15]_i_204 
       (.I0(sos_pipeline2[0]),
        .I1(sos_pipeline2[4]),
        .I2(sos_pipeline2[6]),
        .O(\delay_section3[0][15]_i_204_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][15]_i_205 
       (.I0(sos_pipeline2[0]),
        .I1(sos_pipeline2[6]),
        .I2(sos_pipeline2[4]),
        .O(\delay_section3[0][15]_i_205_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_206 
       (.I0(sos_pipeline2[7]),
        .I1(sos_pipeline2[9]),
        .I2(sos_pipeline2[3]),
        .I3(\delay_section3[0][15]_i_202_n_0 ),
        .O(\delay_section3[0][15]_i_206_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_207 
       (.I0(sos_pipeline2[6]),
        .I1(sos_pipeline2[8]),
        .I2(sos_pipeline2[2]),
        .I3(\delay_section3[0][15]_i_203_n_0 ),
        .O(\delay_section3[0][15]_i_207_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][15]_i_208 
       (.I0(sos_pipeline2[5]),
        .I1(sos_pipeline2[1]),
        .I2(sos_pipeline2[7]),
        .I3(\delay_section3[0][15]_i_204_n_0 ),
        .O(\delay_section3[0][15]_i_208_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \delay_section3[0][15]_i_209 
       (.I0(sos_pipeline2[0]),
        .I1(sos_pipeline2[4]),
        .I2(sos_pipeline2[6]),
        .I3(sos_pipeline2[3]),
        .I4(sos_pipeline2[5]),
        .O(\delay_section3[0][15]_i_209_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section3[0][15]_i_210 
       (.I0(sos_pipeline2[4]),
        .I1(sos_pipeline2[2]),
        .O(\delay_section3[0][15]_i_210_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section3[0][15]_i_211 
       (.I0(sos_pipeline2[3]),
        .I1(sos_pipeline2[1]),
        .O(\delay_section3[0][15]_i_211_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \delay_section3[0][15]_i_212 
       (.I0(sos_pipeline2[2]),
        .I1(sos_pipeline2[0]),
        .O(\delay_section3[0][15]_i_212_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \delay_section3[0][15]_i_213 
       (.I0(sos_pipeline2[2]),
        .I1(sos_pipeline2[4]),
        .I2(sos_pipeline2[5]),
        .I3(sos_pipeline2[3]),
        .O(\delay_section3[0][15]_i_213_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \delay_section3[0][15]_i_214 
       (.I0(sos_pipeline2[1]),
        .I1(sos_pipeline2[3]),
        .I2(sos_pipeline2[4]),
        .I3(sos_pipeline2[2]),
        .O(\delay_section3[0][15]_i_214_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \delay_section3[0][15]_i_215 
       (.I0(sos_pipeline2[0]),
        .I1(sos_pipeline2[2]),
        .I2(sos_pipeline2[1]),
        .I3(sos_pipeline2[3]),
        .O(\delay_section3[0][15]_i_215_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section3[0][15]_i_216 
       (.I0(sos_pipeline2[2]),
        .I1(sos_pipeline2[0]),
        .O(\delay_section3[0][15]_i_216_n_0 ));
  LUT4 #(
    .INIT(16'h0EE0)) 
    \delay_section3[0][15]_i_217 
       (.I0(RESIZE1_in0),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .I2(\delay_section3_reg_n_0_[0][2] ),
        .I3(\delay_section3_reg_n_0_[0][13] ),
        .O(\delay_section3[0][15]_i_217_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \delay_section3[0][15]_i_218 
       (.I0(\delay_section3_reg_n_0_[0][1] ),
        .I1(RESIZE1_in0),
        .I2(\delay_section3_reg_n_0_[0][12] ),
        .O(\delay_section3[0][15]_i_218_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][15]_i_219 
       (.I0(RESIZE1_in0),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .I2(\delay_section3_reg_n_0_[0][1] ),
        .O(\delay_section3[0][15]_i_219_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section3[0][15]_i_220 
       (.I0(\delay_section3_reg_n_0_[0][11] ),
        .I1(\delay_section3_reg_n_0_[0][14] ),
        .O(\delay_section3[0][15]_i_220_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \delay_section3[0][15]_i_221 
       (.I0(\delay_section3_reg_n_0_[0][13] ),
        .I1(\delay_section3_reg_n_0_[0][2] ),
        .I2(\delay_section3_reg_n_0_[0][3] ),
        .I3(\delay_section3_reg_n_0_[0][14] ),
        .I4(\delay_section3[0][15]_i_217_n_0 ),
        .O(\delay_section3[0][15]_i_221_n_0 ));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \delay_section3[0][15]_i_222 
       (.I0(RESIZE1_in0),
        .I1(\delay_section3_reg_n_0_[0][12] ),
        .I2(\delay_section3_reg_n_0_[0][2] ),
        .I3(\delay_section3_reg_n_0_[0][13] ),
        .I4(\delay_section3[0][15]_i_218_n_0 ),
        .O(\delay_section3[0][15]_i_222_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \delay_section3[0][15]_i_223 
       (.I0(\delay_section3_reg_n_0_[0][1] ),
        .I1(RESIZE1_in0),
        .I2(\delay_section3_reg_n_0_[0][12] ),
        .I3(\delay_section3_reg_n_0_[0][14] ),
        .I4(\delay_section3_reg_n_0_[0][11] ),
        .O(\delay_section3[0][15]_i_223_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][15]_i_224 
       (.I0(\delay_section3_reg_n_0_[0][14] ),
        .I1(\delay_section3_reg_n_0_[0][11] ),
        .I2(\delay_section3_reg_n_0_[0][0] ),
        .O(\delay_section3[0][15]_i_224_n_0 ));
  LUT6 #(
    .INIT(64'h4555555555555555)) 
    \delay_section3[0][15]_i_3 
       (.I0(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I1(\delay_section3[0][15]_i_8_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_9_n_6 ),
        .I3(p_1_in__6[15]),
        .I4(\delay_section3_reg[0][15]_i_10_n_6 ),
        .I5(\delay_section3_reg[0][15]_i_9_n_5 ),
        .O(\delay_section3[0][15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \delay_section3[0][15]_i_5 
       (.I0(\delay_section3_reg[0][15]_i_9_n_4 ),
        .I1(\delay_section3_reg[0][15]_i_10_n_4 ),
        .I2(\delay_section3_reg[0][15]_i_10_n_7 ),
        .I3(\delay_section3_reg[0][15]_i_10_n_6 ),
        .I4(\delay_section3[0][15]_i_11_n_0 ),
        .O(\delay_section3[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section3[0][15]_i_55 
       (.I0(\delay_section3_reg[0][15]_i_78_1 [2]),
        .I1(\delay_section3_reg[0][15]_i_43_n_0 ),
        .O(\delay_section3[0][15]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \delay_section3[0][15]_i_6 
       (.I0(\delay_section3[0][15]_i_12_n_0 ),
        .I1(\delay_section3[0][15]_i_13_n_0 ),
        .I2(\delay_section3[0][15]_i_14_n_0 ),
        .I3(p_1_in__6[9]),
        .I4(p_1_in__6[12]),
        .I5(p_1_in__6[11]),
        .O(\delay_section3[0][15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7331FD40)) 
    \delay_section3[0][15]_i_68 
       (.I0(\delay_section3_reg_n_0_[1][14] ),
        .I1(\delay_section3_reg[1][14]_0 ),
        .I2(\delay_section3_reg[0][15]_i_75_n_7 ),
        .I3(RESIZE2_in0),
        .I4(\delay_section3_reg[1][13]_0 [0]),
        .O(\delay_section3[0][15]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h99966999)) 
    \delay_section3[0][15]_i_69 
       (.I0(\delay_section3_reg[1][13]_0 [0]),
        .I1(RESIZE2_in0),
        .I2(\delay_section3_reg[0][15]_i_75_n_7 ),
        .I3(\delay_section3_reg[1][14]_0 ),
        .I4(\delay_section3_reg_n_0_[1][14] ),
        .O(\delay_section3[0][15]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_7 
       (.I0(\delay_section3_reg[0][15]_i_4_n_3 ),
        .O(p_0_in51_in));
  LUT6 #(
    .INIT(64'hB20000B200B2B200)) 
    \delay_section3[0][15]_i_70 
       (.I0(\delay_section3_reg[0][15]_i_98_n_5 ),
        .I1(\delay_section3_reg_n_0_[1][12] ),
        .I2(\delay_section3_reg[0][15]_i_76_n_7 ),
        .I3(\delay_section3_reg[0][15]_i_98_n_4 ),
        .I4(\delay_section3_reg[1][14]_0 ),
        .I5(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hF708AE51EF108A75)) 
    \delay_section3[0][15]_i_72 
       (.I0(RESIZE2_in0),
        .I1(\delay_section3_reg[0][15]_i_75_n_7 ),
        .I2(\delay_section3_reg_n_0_[1][14] ),
        .I3(\delay_section3_reg[1][13]_0 [1]),
        .I4(\delay_section3_reg[1][13]_0 [0]),
        .I5(\delay_section3_reg[1][14]_0 ),
        .O(\delay_section3[0][15]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h6966996999699699)) 
    \delay_section3[0][15]_i_73 
       (.I0(RESIZE2_in0),
        .I1(\delay_section3_reg[1][13]_0 [0]),
        .I2(\delay_section3[0][15]_i_99_n_0 ),
        .I3(\delay_section3_reg_n_0_[1][14] ),
        .I4(\delay_section3_reg[1][14]_0 ),
        .I5(\delay_section3_reg[0][15]_i_75_n_7 ),
        .O(\delay_section3[0][15]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h5695A96AA96A5695)) 
    \delay_section3[0][15]_i_74 
       (.I0(\delay_section3[0][15]_i_70_n_0 ),
        .I1(\delay_section3_reg[0][15]_i_98_n_4 ),
        .I2(\delay_section3_reg[1][14]_0 ),
        .I3(\delay_section3_reg_n_0_[1][13] ),
        .I4(\delay_section3_reg_n_0_[1][14] ),
        .I5(\delay_section3_reg[0][15]_i_75_n_7 ),
        .O(\delay_section3[0][15]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \delay_section3[0][15]_i_8 
       (.I0(\delay_section3_reg[0][15]_i_10_n_4 ),
        .I1(\delay_section3_reg[0][15]_i_9_n_4 ),
        .I2(\delay_section3_reg[0][15]_i_10_n_5 ),
        .I3(\delay_section3_reg[0][15]_i_10_n_7 ),
        .O(\delay_section3[0][15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h55555556)) 
    \delay_section3[0][15]_i_87 
       (.I0(\delay_section3_reg[0][15]_i_86_n_5 ),
        .I1(\delay_section3_reg[0][15]_i_57_0 ),
        .I2(\delay_section3[0][15]_i_140_n_0 ),
        .I3(\delay_section3_reg[0][15]_i_57_1 ),
        .I4(\delay_section3[0][15]_i_142_n_0 ),
        .O(\delay_section3[0][15]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][15]_i_90 
       (.I0(\delay_section3_reg[0][15]_i_98_n_6 ),
        .I1(\delay_section3_reg_n_0_[1][11] ),
        .I2(\delay_section3_reg[0][15]_i_104_n_4 ),
        .I3(\delay_section3_reg[0][15]_i_76_n_7 ),
        .I4(\delay_section3_reg[0][15]_i_98_n_5 ),
        .I5(\delay_section3_reg_n_0_[1][12] ),
        .O(\delay_section3[0][15]_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][15]_i_91 
       (.I0(\delay_section3_reg[0][15]_i_98_n_7 ),
        .I1(\delay_section3_reg_n_0_[1][10] ),
        .I2(\delay_section3_reg[0][15]_i_104_n_5 ),
        .I3(\delay_section3_reg[0][15]_i_104_n_4 ),
        .I4(\delay_section3_reg[0][15]_i_98_n_6 ),
        .I5(\delay_section3_reg_n_0_[1][11] ),
        .O(\delay_section3[0][15]_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][15]_i_92 
       (.I0(\delay_section3_reg[0][15]_i_159_n_4 ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .I2(\delay_section3_reg[0][15]_i_104_n_6 ),
        .I3(\delay_section3_reg[0][15]_i_104_n_5 ),
        .I4(\delay_section3_reg[0][15]_i_98_n_7 ),
        .I5(\delay_section3_reg_n_0_[1][10] ),
        .O(\delay_section3[0][15]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][15]_i_93 
       (.I0(\delay_section3_reg[0][15]_i_159_n_5 ),
        .I1(\delay_section3_reg_n_0_[1][8] ),
        .I2(\delay_section3_reg[0][15]_i_104_n_7 ),
        .I3(\delay_section3_reg[0][15]_i_104_n_6 ),
        .I4(\delay_section3_reg[0][15]_i_159_n_4 ),
        .I5(\delay_section3_reg_n_0_[1][9] ),
        .O(\delay_section3[0][15]_i_93_n_0 ));
  LUT5 #(
    .INIT(32'h96996696)) 
    \delay_section3[0][15]_i_94 
       (.I0(\delay_section3[0][15]_i_90_n_0 ),
        .I1(\delay_section3[0][15]_i_160_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_76_n_7 ),
        .I3(\delay_section3_reg_n_0_[1][12] ),
        .I4(\delay_section3_reg[0][15]_i_98_n_5 ),
        .O(\delay_section3[0][15]_i_94_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][15]_i_95 
       (.I0(\delay_section3[0][15]_i_91_n_0 ),
        .I1(\delay_section3[0][15]_i_161_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_4 ),
        .I3(\delay_section3_reg_n_0_[1][11] ),
        .I4(\delay_section3_reg[0][15]_i_98_n_6 ),
        .O(\delay_section3[0][15]_i_95_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][15]_i_96 
       (.I0(\delay_section3[0][15]_i_92_n_0 ),
        .I1(\delay_section3[0][15]_i_162_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_5 ),
        .I3(\delay_section3_reg_n_0_[1][10] ),
        .I4(\delay_section3_reg[0][15]_i_98_n_7 ),
        .O(\delay_section3[0][15]_i_96_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][15]_i_97 
       (.I0(\delay_section3[0][15]_i_93_n_0 ),
        .I1(\delay_section3[0][15]_i_163_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_6 ),
        .I3(\delay_section3_reg_n_0_[1][9] ),
        .I4(\delay_section3_reg[0][15]_i_159_n_4 ),
        .O(\delay_section3[0][15]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \delay_section3[0][15]_i_99 
       (.I0(\delay_section3_reg[0][15]_i_98_n_4 ),
        .I1(\delay_section3_reg[1][14]_0 ),
        .I2(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][15]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][1]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][3]_i_2_n_6 ),
        .O(typeconvert3[1]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][2]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][3]_i_2_n_5 ),
        .O(typeconvert3[2]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][3]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][3]_i_2_n_4 ),
        .O(typeconvert3[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_100 
       (.I0(\delay_section3_reg_n_0_[0][6] ),
        .I1(\delay_section3_reg_n_0_[0][3] ),
        .O(\delay_section3[0][3]_i_100_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][3]_i_101 
       (.I0(\delay_section3_reg_n_0_[1][9] ),
        .I1(\delay_section3_reg_n_0_[1][8] ),
        .I2(\delay_section3_reg_n_0_[1][5] ),
        .O(\delay_section3[0][3]_i_101_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][3]_i_102 
       (.I0(\delay_section3_reg_n_0_[1][8] ),
        .I1(\delay_section3_reg_n_0_[1][7] ),
        .I2(\delay_section3_reg_n_0_[1][4] ),
        .O(\delay_section3[0][3]_i_102_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][3]_i_103 
       (.I0(\delay_section3_reg_n_0_[1][7] ),
        .I1(\delay_section3_reg_n_0_[1][6] ),
        .I2(\delay_section3_reg_n_0_[1][3] ),
        .O(\delay_section3[0][3]_i_103_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][3]_i_104 
       (.I0(\delay_section3_reg_n_0_[1][6] ),
        .I1(\delay_section3_reg_n_0_[1][5] ),
        .I2(\delay_section3_reg_n_0_[1][2] ),
        .O(\delay_section3[0][3]_i_104_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][3]_i_105 
       (.I0(\delay_section3_reg_n_0_[1][10] ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .I2(\delay_section3_reg_n_0_[1][6] ),
        .I3(\delay_section3[0][3]_i_101_n_0 ),
        .O(\delay_section3[0][3]_i_105_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][3]_i_106 
       (.I0(\delay_section3_reg_n_0_[1][9] ),
        .I1(\delay_section3_reg_n_0_[1][8] ),
        .I2(\delay_section3_reg_n_0_[1][5] ),
        .I3(\delay_section3[0][3]_i_102_n_0 ),
        .O(\delay_section3[0][3]_i_106_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][3]_i_107 
       (.I0(\delay_section3_reg_n_0_[1][8] ),
        .I1(\delay_section3_reg_n_0_[1][7] ),
        .I2(\delay_section3_reg_n_0_[1][4] ),
        .I3(\delay_section3[0][3]_i_103_n_0 ),
        .O(\delay_section3[0][3]_i_107_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][3]_i_108 
       (.I0(\delay_section3_reg_n_0_[1][7] ),
        .I1(\delay_section3_reg_n_0_[1][6] ),
        .I2(\delay_section3_reg_n_0_[1][3] ),
        .I3(\delay_section3[0][3]_i_104_n_0 ),
        .O(\delay_section3[0][3]_i_108_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_109 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg_n_0_[1][10] ),
        .O(\delay_section3[0][3]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section3[0][3]_i_11 
       (.I0(\delay_section3_reg_n_0_[1][0] ),
        .I1(\delay_section3_reg[0][3]_i_5_n_4 ),
        .I2(\delay_section3_reg[0][3]_i_3_n_7 ),
        .I3(\delay_section3_reg[0][3]_i_14_n_5 ),
        .O(\delay_section3[0][3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_110 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .O(\delay_section3[0][3]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_111 
       (.I0(\delay_section3_reg_n_0_[1][10] ),
        .I1(\delay_section3_reg_n_0_[1][8] ),
        .O(\delay_section3[0][3]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_112 
       (.I0(\delay_section3_reg_n_0_[1][9] ),
        .I1(\delay_section3_reg_n_0_[1][7] ),
        .O(\delay_section3[0][3]_i_112_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][3]_i_114 
       (.I0(\delay_section3_reg_n_0_[1][1] ),
        .I1(\delay_section3_reg_n_0_[1][4] ),
        .I2(\delay_section3_reg_n_0_[1][5] ),
        .O(\delay_section3[0][3]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][3]_i_115 
       (.I0(\delay_section3_reg_n_0_[1][5] ),
        .I1(\delay_section3_reg_n_0_[1][4] ),
        .I2(\delay_section3_reg_n_0_[1][1] ),
        .O(\delay_section3[0][3]_i_115_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][3]_i_116 
       (.I0(\delay_section3_reg_n_0_[1][6] ),
        .I1(\delay_section3_reg_n_0_[1][5] ),
        .I2(\delay_section3_reg_n_0_[1][2] ),
        .I3(\delay_section3[0][3]_i_114_n_0 ),
        .O(\delay_section3[0][3]_i_116_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \delay_section3[0][3]_i_117 
       (.I0(\delay_section3_reg_n_0_[1][1] ),
        .I1(\delay_section3_reg_n_0_[1][4] ),
        .I2(\delay_section3_reg_n_0_[1][5] ),
        .I3(\delay_section3_reg_n_0_[1][3] ),
        .I4(\delay_section3_reg_n_0_[1][0] ),
        .O(\delay_section3[0][3]_i_117_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][3]_i_118 
       (.I0(\delay_section3_reg_n_0_[1][0] ),
        .I1(\delay_section3_reg_n_0_[1][3] ),
        .I2(\delay_section3_reg_n_0_[1][4] ),
        .O(\delay_section3[0][3]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_119 
       (.I0(\delay_section3_reg_n_0_[1][3] ),
        .I1(\delay_section3_reg_n_0_[1][2] ),
        .O(\delay_section3[0][3]_i_119_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section3[0][3]_i_12 
       (.I0(\delay_section3_reg[0][3]_i_5_n_5 ),
        .I1(\delay_section3_reg[0][3]_i_5_n_6 ),
        .I2(\delay_section3_reg[0][3]_i_14_n_4 ),
        .I3(\delay_section3_reg[0][3]_i_14_n_7 ),
        .O(\delay_section3[0][3]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_120 
       (.I0(\delay_section3_reg_n_0_[0][3] ),
        .O(\delay_section3[0][3]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_121 
       (.I0(\delay_section3_reg_n_0_[0][5] ),
        .I1(\delay_section3_reg_n_0_[0][2] ),
        .O(\delay_section3[0][3]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_122 
       (.I0(\delay_section3_reg_n_0_[0][4] ),
        .I1(\delay_section3_reg_n_0_[0][1] ),
        .O(\delay_section3[0][3]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_123 
       (.I0(\delay_section3_reg_n_0_[0][3] ),
        .I1(\delay_section3_reg_n_0_[0][0] ),
        .O(\delay_section3[0][3]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_124 
       (.I0(\delay_section3_reg_n_0_[0][2] ),
        .O(\delay_section3[0][3]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_128 
       (.I0(\delay_section3_reg_n_0_[1][8] ),
        .I1(\delay_section3_reg_n_0_[1][6] ),
        .O(\delay_section3[0][3]_i_128_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_129 
       (.I0(\delay_section3_reg_n_0_[1][7] ),
        .I1(\delay_section3_reg_n_0_[1][5] ),
        .O(\delay_section3[0][3]_i_129_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_section3[0][3]_i_13 
       (.I0(\delay_section3_reg[0][3]_i_25_n_4 ),
        .I1(\delay_section3_reg[0][3]_i_25_n_7 ),
        .I2(\delay_section3_reg[0][3]_i_25_n_6 ),
        .I3(\delay_section3_reg[0][3]_i_25_n_5 ),
        .I4(\delay_section3_reg[0][3]_i_14_n_6 ),
        .I5(\delay_section3_reg[0][3]_i_5_n_7 ),
        .O(\delay_section3[0][3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_130 
       (.I0(\delay_section3_reg_n_0_[1][6] ),
        .I1(\delay_section3_reg_n_0_[1][4] ),
        .O(\delay_section3[0][3]_i_130_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_131 
       (.I0(\delay_section3_reg_n_0_[1][5] ),
        .I1(\delay_section3_reg_n_0_[1][3] ),
        .O(\delay_section3[0][3]_i_131_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_132 
       (.I0(\delay_section3_reg_n_0_[1][2] ),
        .I1(\delay_section3_reg_n_0_[1][1] ),
        .O(\delay_section3[0][3]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_133 
       (.I0(\delay_section3_reg_n_0_[1][1] ),
        .I1(\delay_section3_reg_n_0_[1][0] ),
        .O(\delay_section3[0][3]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_134 
       (.I0(\delay_section3_reg_n_0_[1][0] ),
        .O(\delay_section3[0][3]_i_134_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_135 
       (.I0(\delay_section3_reg_n_0_[1][4] ),
        .I1(\delay_section3_reg_n_0_[1][2] ),
        .O(\delay_section3[0][3]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_136 
       (.I0(\delay_section3_reg_n_0_[1][3] ),
        .I1(\delay_section3_reg_n_0_[1][1] ),
        .O(\delay_section3[0][3]_i_136_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_137 
       (.I0(\delay_section3_reg_n_0_[1][2] ),
        .I1(\delay_section3_reg_n_0_[1][0] ),
        .O(\delay_section3[0][3]_i_137_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_138 
       (.I0(\delay_section3_reg_n_0_[1][1] ),
        .O(\delay_section3[0][3]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][3]_i_37 
       (.I0(\delay_section3_reg[0][7]_i_32_n_6 ),
        .I1(\delay_section3_reg_n_0_[1][3] ),
        .I2(\delay_section3_reg[0][3]_i_74_n_4 ),
        .I3(\delay_section3_reg[0][7]_i_31_n_7 ),
        .I4(\delay_section3_reg[0][7]_i_32_n_5 ),
        .I5(\delay_section3_reg_n_0_[1][4] ),
        .O(\delay_section3[0][3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][3]_i_38 
       (.I0(\delay_section3_reg[0][7]_i_32_n_7 ),
        .I1(\delay_section3_reg_n_0_[1][2] ),
        .I2(\delay_section3_reg[0][3]_i_74_n_5 ),
        .I3(\delay_section3_reg[0][3]_i_74_n_4 ),
        .I4(\delay_section3_reg[0][7]_i_32_n_6 ),
        .I5(\delay_section3_reg_n_0_[1][3] ),
        .O(\delay_section3[0][3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][3]_i_39 
       (.I0(\delay_section3_reg[0][3]_i_75_n_4 ),
        .I1(\delay_section3_reg_n_0_[1][1] ),
        .I2(\delay_section3_reg[0][3]_i_74_n_6 ),
        .I3(\delay_section3_reg[0][3]_i_74_n_5 ),
        .I4(\delay_section3_reg[0][7]_i_32_n_7 ),
        .I5(\delay_section3_reg_n_0_[1][2] ),
        .O(\delay_section3[0][3]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \delay_section3[0][3]_i_4 
       (.I0(p_1_in__6[0]),
        .I1(\delay_section3[0][3]_i_11_n_0 ),
        .I2(\delay_section3[0][3]_i_12_n_0 ),
        .I3(\delay_section3[0][3]_i_13_n_0 ),
        .O(\delay_section3[0][3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0008080008000008)) 
    \delay_section3[0][3]_i_40 
       (.I0(\delay_section3_reg[1][4]_0 [3]),
        .I1(\delay_section3_reg[1][12]_0 [1]),
        .I2(\delay_section3_reg_n_0_[1][0] ),
        .I3(\delay_section3_reg[0][3]_i_74_n_6 ),
        .I4(\delay_section3_reg[0][3]_i_75_n_4 ),
        .I5(\delay_section3_reg_n_0_[1][1] ),
        .O(\delay_section3[0][3]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][3]_i_41 
       (.I0(\delay_section3[0][3]_i_37_n_0 ),
        .I1(\delay_section3[0][3]_i_77_n_0 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_7 ),
        .I3(\delay_section3_reg_n_0_[1][4] ),
        .I4(\delay_section3_reg[0][7]_i_32_n_5 ),
        .O(\delay_section3[0][3]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][3]_i_42 
       (.I0(\delay_section3[0][3]_i_38_n_0 ),
        .I1(\delay_section3[0][3]_i_78_n_0 ),
        .I2(\delay_section3_reg[0][3]_i_74_n_4 ),
        .I3(\delay_section3_reg_n_0_[1][3] ),
        .I4(\delay_section3_reg[0][7]_i_32_n_6 ),
        .O(\delay_section3[0][3]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][3]_i_43 
       (.I0(\delay_section3[0][3]_i_39_n_0 ),
        .I1(\delay_section3[0][3]_i_79_n_0 ),
        .I2(\delay_section3_reg[0][3]_i_74_n_5 ),
        .I3(\delay_section3_reg_n_0_[1][2] ),
        .I4(\delay_section3_reg[0][7]_i_32_n_7 ),
        .O(\delay_section3[0][3]_i_43_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][3]_i_44 
       (.I0(\delay_section3[0][3]_i_40_n_0 ),
        .I1(\delay_section3[0][3]_i_80_n_0 ),
        .I2(\delay_section3_reg[0][3]_i_74_n_6 ),
        .I3(\delay_section3_reg_n_0_[1][1] ),
        .I4(\delay_section3_reg[0][3]_i_75_n_4 ),
        .O(\delay_section3[0][3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_45 
       (.I0(\delay_section3_reg_n_0_[1][0] ),
        .O(\delay_section3[0][3]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \delay_section3[0][3]_i_58 
       (.I0(\delay_section3_reg[0][3]_i_74_n_7 ),
        .I1(\delay_section3_reg[0][3]_i_75_n_5 ),
        .O(\delay_section3[0][3]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_59 
       (.I0(\delay_section3_reg[0][3]_i_75_n_5 ),
        .I1(\delay_section3_reg[0][3]_i_74_n_7 ),
        .O(\delay_section3[0][3]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section3[0][3]_i_60 
       (.I0(\delay_section3_reg[1][4]_0 [2]),
        .I1(\delay_section3_reg[1][12]_0 [0]),
        .O(\delay_section3[0][3]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section3[0][3]_i_61 
       (.I0(\delay_section3_reg[1][4]_0 [1]),
        .I1(\delay_section3_reg[1][8]_0 [3]),
        .O(\delay_section3[0][3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h9AAA9AAA9AAA6555)) 
    \delay_section3[0][3]_i_62 
       (.I0(\delay_section3[0][3]_i_96_n_0 ),
        .I1(\delay_section3_reg_n_0_[1][0] ),
        .I2(\delay_section3_reg[1][12]_0 [1]),
        .I3(\delay_section3_reg[1][4]_0 [3]),
        .I4(\delay_section3_reg[0][3]_i_75_n_5 ),
        .I5(\delay_section3_reg[0][3]_i_74_n_7 ),
        .O(\delay_section3[0][3]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \delay_section3[0][3]_i_63 
       (.I0(\delay_section3_reg[0][3]_i_74_n_7 ),
        .I1(\delay_section3_reg[0][3]_i_75_n_5 ),
        .I2(\delay_section3_reg[1][4]_0 [3]),
        .I3(\delay_section3_reg[1][12]_0 [1]),
        .I4(\delay_section3_reg_n_0_[1][0] ),
        .O(\delay_section3[0][3]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][3]_i_66 
       (.I0(\delay_section3_reg_n_0_[0][4] ),
        .I1(\delay_section3_reg_n_0_[0][0] ),
        .I2(\delay_section3_reg[0][7]_i_37_n_7 ),
        .O(\delay_section3[0][3]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section3[0][3]_i_67 
       (.I0(\delay_section3_reg[0][3]_i_69_n_5 ),
        .I1(\delay_section3_reg_n_0_[0][2] ),
        .O(\delay_section3[0][3]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \delay_section3[0][3]_i_68 
       (.I0(\delay_section3_reg[0][3]_i_69_n_6 ),
        .I1(\delay_section3_reg_n_0_[0][1] ),
        .O(\delay_section3[0][3]_i_68_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \delay_section3[0][3]_i_70 
       (.I0(\delay_section3_reg[0][7]_i_37_n_7 ),
        .I1(\delay_section3_reg_n_0_[0][0] ),
        .I2(\delay_section3_reg_n_0_[0][4] ),
        .I3(\delay_section3_reg_n_0_[0][3] ),
        .I4(\delay_section3_reg[0][3]_i_69_n_4 ),
        .O(\delay_section3[0][3]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \delay_section3[0][3]_i_71 
       (.I0(\delay_section3_reg_n_0_[0][2] ),
        .I1(\delay_section3_reg[0][3]_i_69_n_5 ),
        .I2(\delay_section3_reg_n_0_[0][3] ),
        .I3(\delay_section3_reg[0][3]_i_69_n_4 ),
        .O(\delay_section3[0][3]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \delay_section3[0][3]_i_72 
       (.I0(\delay_section3_reg_n_0_[0][1] ),
        .I1(\delay_section3_reg[0][3]_i_69_n_6 ),
        .I2(\delay_section3_reg_n_0_[0][2] ),
        .I3(\delay_section3_reg[0][3]_i_69_n_5 ),
        .O(\delay_section3[0][3]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][3]_i_73 
       (.I0(\delay_section3_reg[0][6]_0 ),
        .I1(\delay_section3_reg_n_0_[0][1] ),
        .I2(\delay_section3_reg[0][3]_i_69_n_6 ),
        .O(\delay_section3[0][3]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][3]_i_77 
       (.I0(\delay_section3_reg_n_0_[1][5] ),
        .I1(\delay_section3_reg[0][7]_i_32_n_4 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_6 ),
        .O(\delay_section3[0][3]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][3]_i_78 
       (.I0(\delay_section3_reg_n_0_[1][4] ),
        .I1(\delay_section3_reg[0][7]_i_32_n_5 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_7 ),
        .O(\delay_section3[0][3]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][3]_i_79 
       (.I0(\delay_section3_reg_n_0_[1][3] ),
        .I1(\delay_section3_reg[0][7]_i_32_n_6 ),
        .I2(\delay_section3_reg[0][3]_i_74_n_4 ),
        .O(\delay_section3[0][3]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][3]_i_80 
       (.I0(\delay_section3_reg_n_0_[1][2] ),
        .I1(\delay_section3_reg[0][7]_i_32_n_7 ),
        .I2(\delay_section3_reg[0][3]_i_74_n_5 ),
        .O(\delay_section3[0][3]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_81 
       (.I0(\delay_section3_reg_n_0_[0][0] ),
        .O(\delay_section3[0][3]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_83 
       (.I0(\delay_section3_reg_n_0_[0][1] ),
        .O(\delay_section3[0][3]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section3[0][3]_i_85 
       (.I0(\delay_section3_reg[1][4]_0 [0]),
        .I1(\delay_section3_reg[1][8]_0 [2]),
        .O(\delay_section3[0][3]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section3[0][3]_i_86 
       (.I0(\delay_section3_reg[1][2]_0 [2]),
        .I1(\delay_section3_reg[1][8]_0 [1]),
        .O(\delay_section3[0][3]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section3[0][3]_i_87 
       (.I0(\delay_section3_reg[1][2]_0 [1]),
        .I1(\delay_section3_reg[1][8]_0 [0]),
        .O(\delay_section3[0][3]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section3[0][3]_i_88 
       (.I0(\delay_section3_reg[1][2]_0 [0]),
        .I1(\delay_section3_reg[1][0]_0 [2]),
        .O(\delay_section3[0][3]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section3[0][3]_i_94 
       (.I0(\delay_section3_reg[0][6]_0 ),
        .I1(\delay_section3_reg_n_0_[0][0] ),
        .O(\delay_section3[0][3]_i_94_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][3]_i_96 
       (.I0(\delay_section3_reg_n_0_[1][1] ),
        .I1(\delay_section3_reg[0][3]_i_75_n_4 ),
        .I2(\delay_section3_reg[0][3]_i_74_n_6 ),
        .O(\delay_section3[0][3]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_97 
       (.I0(\delay_section3_reg_n_0_[0][9] ),
        .I1(\delay_section3_reg_n_0_[0][6] ),
        .O(\delay_section3[0][3]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_98 
       (.I0(\delay_section3_reg_n_0_[0][8] ),
        .I1(\delay_section3_reg_n_0_[0][5] ),
        .O(\delay_section3[0][3]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_99 
       (.I0(\delay_section3_reg_n_0_[0][7] ),
        .I1(\delay_section3_reg_n_0_[0][4] ),
        .O(\delay_section3[0][3]_i_99_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][4]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][7]_i_2_n_7 ),
        .O(typeconvert3[4]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][5]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][7]_i_2_n_6 ),
        .O(typeconvert3[5]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][6]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][7]_i_2_n_5 ),
        .O(typeconvert3[6]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][7]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][7]_i_2_n_4 ),
        .O(typeconvert3[7]));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][7]_i_15 
       (.I0(\delay_section3_reg[0][15]_i_159_n_6 ),
        .I1(\delay_section3_reg_n_0_[1][7] ),
        .I2(\delay_section3_reg[0][7]_i_31_n_4 ),
        .I3(\delay_section3_reg[0][15]_i_104_n_7 ),
        .I4(\delay_section3_reg[0][15]_i_159_n_5 ),
        .I5(\delay_section3_reg_n_0_[1][8] ),
        .O(\delay_section3[0][7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][7]_i_16 
       (.I0(\delay_section3_reg[0][15]_i_159_n_7 ),
        .I1(\delay_section3_reg_n_0_[1][6] ),
        .I2(\delay_section3_reg[0][7]_i_31_n_5 ),
        .I3(\delay_section3_reg[0][7]_i_31_n_4 ),
        .I4(\delay_section3_reg[0][15]_i_159_n_6 ),
        .I5(\delay_section3_reg_n_0_[1][7] ),
        .O(\delay_section3[0][7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][7]_i_17 
       (.I0(\delay_section3_reg[0][7]_i_32_n_4 ),
        .I1(\delay_section3_reg_n_0_[1][5] ),
        .I2(\delay_section3_reg[0][7]_i_31_n_6 ),
        .I3(\delay_section3_reg[0][7]_i_31_n_5 ),
        .I4(\delay_section3_reg[0][15]_i_159_n_7 ),
        .I5(\delay_section3_reg_n_0_[1][6] ),
        .O(\delay_section3[0][7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B20000B2)) 
    \delay_section3[0][7]_i_18 
       (.I0(\delay_section3_reg[0][7]_i_32_n_5 ),
        .I1(\delay_section3_reg_n_0_[1][4] ),
        .I2(\delay_section3_reg[0][7]_i_31_n_7 ),
        .I3(\delay_section3_reg[0][7]_i_31_n_6 ),
        .I4(\delay_section3_reg[0][7]_i_32_n_4 ),
        .I5(\delay_section3_reg_n_0_[1][5] ),
        .O(\delay_section3[0][7]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][7]_i_19 
       (.I0(\delay_section3[0][7]_i_15_n_0 ),
        .I1(\delay_section3[0][7]_i_33_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_7 ),
        .I3(\delay_section3_reg_n_0_[1][8] ),
        .I4(\delay_section3_reg[0][15]_i_159_n_5 ),
        .O(\delay_section3[0][7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][7]_i_20 
       (.I0(\delay_section3[0][7]_i_16_n_0 ),
        .I1(\delay_section3[0][7]_i_34_n_0 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_4 ),
        .I3(\delay_section3_reg_n_0_[1][7] ),
        .I4(\delay_section3_reg[0][15]_i_159_n_6 ),
        .O(\delay_section3[0][7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][7]_i_21 
       (.I0(\delay_section3[0][7]_i_17_n_0 ),
        .I1(\delay_section3[0][7]_i_35_n_0 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_5 ),
        .I3(\delay_section3_reg_n_0_[1][6] ),
        .I4(\delay_section3_reg[0][15]_i_159_n_7 ),
        .O(\delay_section3[0][7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \delay_section3[0][7]_i_22 
       (.I0(\delay_section3[0][7]_i_18_n_0 ),
        .I1(\delay_section3[0][7]_i_36_n_0 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_6 ),
        .I3(\delay_section3_reg_n_0_[1][5] ),
        .I4(\delay_section3_reg[0][7]_i_32_n_4 ),
        .O(\delay_section3[0][7]_i_22_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][7]_i_23 
       (.I0(\delay_section3_reg_n_0_[0][3] ),
        .I1(\delay_section3_reg_n_0_[0][7] ),
        .I2(\delay_section3_reg[0][7]_i_37_n_4 ),
        .O(\delay_section3[0][7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][7]_i_24 
       (.I0(\delay_section3_reg_n_0_[0][2] ),
        .I1(\delay_section3_reg_n_0_[0][6] ),
        .I2(\delay_section3_reg[0][7]_i_37_n_5 ),
        .O(\delay_section3[0][7]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][7]_i_25 
       (.I0(\delay_section3_reg_n_0_[0][1] ),
        .I1(\delay_section3_reg_n_0_[0][5] ),
        .I2(\delay_section3_reg[0][7]_i_37_n_6 ),
        .O(\delay_section3[0][7]_i_25_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \delay_section3[0][7]_i_26 
       (.I0(\delay_section3_reg[0][7]_i_37_n_7 ),
        .I1(\delay_section3_reg_n_0_[0][0] ),
        .I2(\delay_section3_reg_n_0_[0][4] ),
        .O(\delay_section3[0][7]_i_26_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_27 
       (.I0(\delay_section3_reg_n_0_[0][4] ),
        .I1(\delay_section3_reg_n_0_[0][8] ),
        .I2(\delay_section3_reg[0][15]_i_190_n_7 ),
        .I3(\delay_section3[0][7]_i_23_n_0 ),
        .O(\delay_section3[0][7]_i_27_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_28 
       (.I0(\delay_section3_reg_n_0_[0][3] ),
        .I1(\delay_section3_reg_n_0_[0][7] ),
        .I2(\delay_section3_reg[0][7]_i_37_n_4 ),
        .I3(\delay_section3[0][7]_i_24_n_0 ),
        .O(\delay_section3[0][7]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_29 
       (.I0(\delay_section3_reg_n_0_[0][2] ),
        .I1(\delay_section3_reg_n_0_[0][6] ),
        .I2(\delay_section3_reg[0][7]_i_37_n_5 ),
        .I3(\delay_section3[0][7]_i_25_n_0 ),
        .O(\delay_section3[0][7]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_30 
       (.I0(\delay_section3_reg_n_0_[0][1] ),
        .I1(\delay_section3_reg_n_0_[0][5] ),
        .I2(\delay_section3_reg[0][7]_i_37_n_6 ),
        .I3(\delay_section3[0][7]_i_26_n_0 ),
        .O(\delay_section3[0][7]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][7]_i_33 
       (.I0(\delay_section3_reg_n_0_[1][9] ),
        .I1(\delay_section3_reg[0][15]_i_159_n_4 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_6 ),
        .O(\delay_section3[0][7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][7]_i_34 
       (.I0(\delay_section3_reg_n_0_[1][8] ),
        .I1(\delay_section3_reg[0][15]_i_159_n_5 ),
        .I2(\delay_section3_reg[0][15]_i_104_n_7 ),
        .O(\delay_section3[0][7]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][7]_i_35 
       (.I0(\delay_section3_reg_n_0_[1][7] ),
        .I1(\delay_section3_reg[0][15]_i_159_n_6 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_4 ),
        .O(\delay_section3[0][7]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][7]_i_36 
       (.I0(\delay_section3_reg_n_0_[1][6] ),
        .I1(\delay_section3_reg[0][15]_i_159_n_7 ),
        .I2(\delay_section3_reg[0][7]_i_31_n_5 ),
        .O(\delay_section3[0][7]_i_36_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \delay_section3[0][7]_i_38 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .I2(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][7]_i_38_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][7]_i_39 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg_n_0_[1][11] ),
        .I2(\delay_section3_reg_n_0_[1][8] ),
        .O(\delay_section3[0][7]_i_39_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][7]_i_40 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg_n_0_[1][10] ),
        .I2(\delay_section3_reg_n_0_[1][7] ),
        .O(\delay_section3[0][7]_i_40_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \delay_section3[0][7]_i_41 
       (.I0(\delay_section3_reg_n_0_[1][10] ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .I2(\delay_section3_reg_n_0_[1][6] ),
        .O(\delay_section3[0][7]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_42 
       (.I0(\delay_section3[0][7]_i_38_n_0 ),
        .I1(\delay_section3_reg_n_0_[1][13] ),
        .I2(\delay_section3_reg_n_0_[1][10] ),
        .I3(\delay_section3_reg_n_0_[1][14] ),
        .O(\delay_section3[0][7]_i_42_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_43 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .I2(\delay_section3_reg_n_0_[1][13] ),
        .I3(\delay_section3[0][7]_i_39_n_0 ),
        .O(\delay_section3[0][7]_i_43_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_44 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg_n_0_[1][11] ),
        .I2(\delay_section3_reg_n_0_[1][8] ),
        .I3(\delay_section3[0][7]_i_40_n_0 ),
        .O(\delay_section3[0][7]_i_44_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \delay_section3[0][7]_i_45 
       (.I0(\delay_section3_reg_n_0_[1][11] ),
        .I1(\delay_section3_reg_n_0_[1][10] ),
        .I2(\delay_section3_reg_n_0_[1][7] ),
        .I3(\delay_section3[0][7]_i_41_n_0 ),
        .O(\delay_section3[0][7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2DF0)) 
    \delay_section3[0][7]_i_46 
       (.I0(\delay_section3_reg_n_0_[1][1] ),
        .I1(\delay_section3_reg_n_0_[1][12] ),
        .I2(\delay_section3_reg_n_0_[1][2] ),
        .I3(\delay_section3_reg_n_0_[1][14] ),
        .O(\delay_section3[0][7]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_47 
       (.I0(RESIZE2_in0),
        .I1(\delay_section3_reg_n_0_[1][13] ),
        .O(\delay_section3[0][7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h6C66939993999399)) 
    \delay_section3[0][7]_i_48 
       (.I0(\delay_section3_reg_n_0_[1][14] ),
        .I1(\delay_section3_reg_n_0_[1][2] ),
        .I2(\delay_section3_reg_n_0_[1][12] ),
        .I3(\delay_section3_reg_n_0_[1][1] ),
        .I4(\delay_section3_reg_n_0_[1][13] ),
        .I5(RESIZE2_in0),
        .O(\delay_section3[0][7]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \delay_section3[0][7]_i_49 
       (.I0(\delay_section3_reg_n_0_[1][13] ),
        .I1(RESIZE2_in0),
        .I2(\delay_section3_reg_n_0_[1][12] ),
        .I3(\delay_section3_reg_n_0_[1][14] ),
        .I4(\delay_section3_reg_n_0_[1][1] ),
        .O(\delay_section3[0][7]_i_49_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \delay_section3[0][7]_i_50 
       (.I0(\delay_section3_reg_n_0_[1][12] ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .I2(\delay_section3_reg_n_0_[1][0] ),
        .O(\delay_section3[0][7]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_51 
       (.I0(\delay_section3_reg_n_0_[1][13] ),
        .I1(\delay_section3_reg_n_0_[1][11] ),
        .O(\delay_section3[0][7]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][7]_i_52 
       (.I0(\delay_section3_reg_n_0_[0][13] ),
        .O(\delay_section3[0][7]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][7]_i_53 
       (.I0(\delay_section3_reg_n_0_[0][12] ),
        .O(\delay_section3[0][7]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][7]_i_54 
       (.I0(\delay_section3_reg_n_0_[0][11] ),
        .O(\delay_section3[0][7]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_55 
       (.I0(\delay_section3_reg_n_0_[0][13] ),
        .I1(\delay_section3_reg_n_0_[0][10] ),
        .O(\delay_section3[0][7]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_56 
       (.I0(\delay_section3_reg_n_0_[0][12] ),
        .I1(\delay_section3_reg_n_0_[0][9] ),
        .O(\delay_section3[0][7]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_57 
       (.I0(\delay_section3_reg_n_0_[0][11] ),
        .I1(\delay_section3_reg_n_0_[0][8] ),
        .O(\delay_section3[0][7]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_58 
       (.I0(\delay_section3_reg_n_0_[0][10] ),
        .I1(\delay_section3_reg_n_0_[0][7] ),
        .O(\delay_section3[0][7]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][8]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][11]_i_2_n_7 ),
        .O(typeconvert3[8]));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \delay_section3[0][9]_i_1 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][11]_i_2_n_6 ),
        .O(typeconvert3[9]));
  FDRE \delay_section3_reg[0][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[0]),
        .Q(\delay_section3_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[10]),
        .Q(\delay_section3_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[11]),
        .Q(\delay_section3_reg_n_0_[0][11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][11]_i_2 
       (.CI(\delay_section3_reg[0][7]_i_2_n_0 ),
        .CO({\delay_section3_reg[0][11]_i_2_n_0 ,\delay_section3_reg[0][11]_i_2_n_1 ,\delay_section3_reg[0][11]_i_2_n_2 ,\delay_section3_reg[0][11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section3_reg[0][11]_i_2_n_4 ,\delay_section3_reg[0][11]_i_2_n_5 ,\delay_section3_reg[0][11]_i_2_n_6 ,\delay_section3_reg[0][11]_i_2_n_7 }),
        .S(p_1_in__6[11:8]));
  FDRE \delay_section3_reg[0][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[12]),
        .Q(\delay_section3_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[13]),
        .Q(\delay_section3_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[14]),
        .Q(\delay_section3_reg_n_0_[0][14] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][14]_i_2 
       (.CI(\delay_section3_reg[0][11]_i_2_n_0 ),
        .CO({\delay_section3_reg[0][14]_i_2_n_0 ,\delay_section3_reg[0][14]_i_2_n_1 ,\delay_section3_reg[0][14]_i_2_n_2 ,\delay_section3_reg[0][14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section3_reg[0][14]_i_2_O_UNCONNECTED [3],\delay_section3_reg[0][14]_i_2_n_5 ,\delay_section3_reg[0][14]_i_2_n_6 ,\delay_section3_reg[0][14]_i_2_n_7 }),
        .S(p_1_in__6[15:12]));
  FDRE \delay_section3_reg[0][15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[15]),
        .Q(RESIZE1_in0),
        .R(1'b0));
  CARRY4 \delay_section3_reg[0][15]_i_10 
       (.CI(\delay_section3_reg[0][15]_i_9_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_10_n_0 ,\delay_section3_reg[0][15]_i_10_n_1 ,\delay_section3_reg[0][15]_i_10_n_2 ,\delay_section3_reg[0][15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_56_0 ,\delay_section3[0][15]_i_8_0 [3:2]}),
        .O({\delay_section3_reg[0][15]_i_10_n_4 ,\delay_section3_reg[0][15]_i_10_n_5 ,\delay_section3_reg[0][15]_i_10_n_6 ,\delay_section3_reg[0][15]_i_10_n_7 }),
        .S(\delay_section3[0][15]_i_8_1 ));
  CARRY4 \delay_section3_reg[0][15]_i_104 
       (.CI(\delay_section3_reg[0][7]_i_31_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_104_n_0 ,\delay_section3_reg[0][15]_i_104_n_1 ,\delay_section3_reg[0][15]_i_104_n_2 ,\delay_section3_reg[0][15]_i_104_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[1][13] ,\delay_section3[0][15]_i_168_n_0 ,\delay_section3[0][15]_i_169_n_0 ,\delay_section3[0][15]_i_170_n_0 }),
        .O({\delay_section3_reg[0][15]_i_104_n_4 ,\delay_section3_reg[0][15]_i_104_n_5 ,\delay_section3_reg[0][15]_i_104_n_6 ,\delay_section3_reg[0][15]_i_104_n_7 }),
        .S({\delay_section3[0][15]_i_171_n_0 ,\delay_section3[0][15]_i_172_n_0 ,\delay_section3[0][15]_i_173_n_0 ,\delay_section3[0][15]_i_174_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_115 
       (.CI(\delay_section3_reg[0][15]_i_175_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_115_n_0 ,\delay_section3_reg[0][15]_i_115_n_1 ,\delay_section3_reg[0][15]_i_115_n_2 ,\delay_section3_reg[0][15]_i_115_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[0][11] ,\delay_section3_reg_n_0_[0][10] ,\delay_section3_reg_n_0_[0][9] ,\delay_section3_reg_n_0_[0][8] }),
        .O({\delay_section3_reg[0][15]_i_115_n_4 ,\delay_section3_reg[0][15]_i_115_n_5 ,\delay_section3_reg[0][15]_i_115_n_6 ,\delay_section3_reg[0][15]_i_115_n_7 }),
        .S({\delay_section3[0][15]_i_176_n_0 ,\delay_section3[0][15]_i_177_n_0 ,\delay_section3[0][15]_i_178_n_0 ,\delay_section3[0][15]_i_179_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_124 
       (.CI(\delay_section3_reg[0][15]_i_80_n_0 ),
        .CO({\NLW_delay_section3_reg[0][15]_i_124_CO_UNCONNECTED [3:1],\delay_section3_reg[0][15]_i_80_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_delay_section3_reg[0][15]_i_124_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \delay_section3_reg[0][15]_i_130 
       (.CI(\delay_section3_reg[0][15]_i_180_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_130_n_0 ,\delay_section3_reg[0][15]_i_130_n_1 ,\delay_section3_reg[0][15]_i_130_n_2 ,\delay_section3_reg[0][15]_i_130_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_181_n_0 ,\delay_section3[0][15]_i_182_n_0 ,\delay_section3[0][15]_i_183_n_0 ,\delay_section3[0][15]_i_184_n_0 }),
        .O({\delay_section3_reg[0][15]_i_130_n_4 ,\sos_pipeline2_reg[10]_0 }),
        .S({\delay_section3[0][15]_i_185_n_0 ,\delay_section3[0][15]_i_186_n_0 ,\delay_section3[0][15]_i_187_n_0 ,\delay_section3[0][15]_i_188_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_15 
       (.CI(\delay_section3_reg[0][7]_i_3_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_15_n_0 ,\delay_section3_reg[0][15]_i_15_n_1 ,\delay_section3_reg[0][15]_i_15_n_2 ,\delay_section3_reg[0][15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg[0][11]_i_2_0 [2:0],\delay_section3_reg[0][7]_i_2_0 [3]}),
        .O(p_1_in__6[10:7]),
        .S(\delay_section3_reg[0][7]_i_2_1 ));
  CARRY4 \delay_section3_reg[0][15]_i_159 
       (.CI(\delay_section3_reg[0][7]_i_32_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_159_n_0 ,\delay_section3_reg[0][15]_i_159_n_1 ,\delay_section3_reg[0][15]_i_159_n_2 ,\delay_section3_reg[0][15]_i_159_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[1][5] ,\delay_section3_reg_n_0_[1][4] ,\delay_section3[0][15]_i_191_n_0 ,\delay_section3[0][15]_i_192_n_0 }),
        .O({\delay_section3_reg[0][15]_i_159_n_4 ,\delay_section3_reg[0][15]_i_159_n_5 ,\delay_section3_reg[0][15]_i_159_n_6 ,\delay_section3_reg[0][15]_i_159_n_7 }),
        .S({\delay_section3[0][15]_i_193_n_0 ,\delay_section3[0][15]_i_194_n_0 ,\delay_section3[0][15]_i_195_n_0 ,\delay_section3[0][15]_i_196_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_16 
       (.CI(\delay_section3_reg[0][15]_i_15_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_16_n_0 ,\delay_section3_reg[0][15]_i_16_n_1 ,\delay_section3_reg[0][15]_i_16_n_2 ,\delay_section3_reg[0][15]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg[0][14]_i_2_0 [2:0],\delay_section3_reg[0][11]_i_2_0 [3]}),
        .O(p_1_in__6[14:11]),
        .S(\delay_section3_reg[0][11]_i_2_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_17 
       (.CI(\delay_section3_reg[0][15]_i_39_n_0 ),
        .CO({\NLW_delay_section3_reg[0][15]_i_17_CO_UNCONNECTED [3:1],\delay_section3_reg[0][15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section3[0][15]_i_23 }),
        .O({\NLW_delay_section3_reg[0][15]_i_17_O_UNCONNECTED [3:2],\delay_section3[0][15]_i_42 }),
        .S({1'b0,1'b0,\delay_section3[0][15]_i_23_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_175 
       (.CI(\delay_section3_reg[0][15]_i_190_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_175_n_0 ,\delay_section3_reg[0][15]_i_175_n_1 ,\delay_section3_reg[0][15]_i_175_n_2 ,\delay_section3_reg[0][15]_i_175_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[0][7] ,\delay_section3_reg_n_0_[0][6] ,\delay_section3_reg_n_0_[0][5] ,\delay_section3[0][15]_i_197_n_0 }),
        .O({\delay_section3_reg[0][15]_i_175_n_4 ,\delay_section3_reg[0][15]_i_175_n_5 ,\delay_section3_reg[0][15]_i_175_n_6 ,\delay_section3_reg[0][15]_i_175_n_7 }),
        .S({\delay_section3[0][15]_i_198_n_0 ,\delay_section3[0][15]_i_199_n_0 ,\delay_section3[0][15]_i_200_n_0 ,\delay_section3[0][15]_i_201_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_180 
       (.CI(\delay_section3_reg[0][15]_i_189_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_180_n_0 ,\delay_section3_reg[0][15]_i_180_n_1 ,\delay_section3_reg[0][15]_i_180_n_2 ,\delay_section3_reg[0][15]_i_180_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_202_n_0 ,\delay_section3[0][15]_i_203_n_0 ,\delay_section3[0][15]_i_204_n_0 ,\delay_section3[0][15]_i_205_n_0 }),
        .O({\sos_pipeline2_reg[6]_0 [1],\delay_section3_reg[0][15]_i_180_n_5 ,\delay_section3_reg[0][15]_i_180_n_6 ,\sos_pipeline2_reg[6]_0 [0]}),
        .S({\delay_section3[0][15]_i_206_n_0 ,\delay_section3[0][15]_i_207_n_0 ,\delay_section3[0][15]_i_208_n_0 ,\delay_section3[0][15]_i_209_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_189 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][15]_i_189_n_0 ,\delay_section3_reg[0][15]_i_189_n_1 ,\delay_section3_reg[0][15]_i_189_n_2 ,\delay_section3_reg[0][15]_i_189_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_210_n_0 ,\delay_section3[0][15]_i_211_n_0 ,\delay_section3[0][15]_i_212_n_0 ,1'b0}),
        .O({\sos_pipeline2_reg[4]_0 ,\delay_section3_reg[0][15]_i_189_n_6 ,\delay_section3_reg[0][15]_i_189_n_7 }),
        .S({\delay_section3[0][15]_i_213_n_0 ,\delay_section3[0][15]_i_214_n_0 ,\delay_section3[0][15]_i_215_n_0 ,\delay_section3[0][15]_i_216_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_190 
       (.CI(\delay_section3_reg[0][7]_i_37_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_190_n_0 ,\delay_section3_reg[0][15]_i_190_n_1 ,\delay_section3_reg[0][15]_i_190_n_2 ,\delay_section3_reg[0][15]_i_190_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_217_n_0 ,\delay_section3[0][15]_i_218_n_0 ,\delay_section3[0][15]_i_219_n_0 ,\delay_section3[0][15]_i_220_n_0 }),
        .O({\delay_section3_reg[0][15]_i_190_n_4 ,\delay_section3_reg[0][15]_i_190_n_5 ,\delay_section3_reg[0][15]_i_190_n_6 ,\delay_section3_reg[0][15]_i_190_n_7 }),
        .S({\delay_section3[0][15]_i_221_n_0 ,\delay_section3[0][15]_i_222_n_0 ,\delay_section3[0][15]_i_223_n_0 ,\delay_section3[0][15]_i_224_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_2 
       (.CI(\delay_section3_reg[0][14]_i_2_n_0 ),
        .CO(\NLW_delay_section3_reg[0][15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section3_reg[0][15]_i_2_O_UNCONNECTED [3:1],\delay_section3_reg[0][15]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,p_0_in51_in}));
  CARRY4 \delay_section3_reg[0][15]_i_24 
       (.CI(\delay_section3[0][15]_i_27 ),
        .CO({\NLW_delay_section3_reg[0][15]_i_24_CO_UNCONNECTED [3],\delay_section3[0][15]_i_56 ,\NLW_delay_section3_reg[0][15]_i_24_CO_UNCONNECTED [1],\delay_section3_reg[0][15]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\delay_section3_reg[0][15]_i_78_1 [2:1]}),
        .O({\NLW_delay_section3_reg[0][15]_i_24_O_UNCONNECTED [3:2],\delay_section3[0][15]_i_56_0 }),
        .S({1'b0,1'b1,\delay_section3[0][15]_i_55_n_0 ,\delay_section3[0][15]_i_27_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_39 
       (.CI(\delay_section3_reg[0][15]_i_66_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_39_n_0 ,\delay_section3_reg[0][15]_i_39_n_1 ,\delay_section3_reg[0][15]_i_39_n_2 ,\delay_section3_reg[0][15]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_38 ,\delay_section3[0][15]_i_68_n_0 ,\delay_section3[0][15]_i_69_n_0 ,\delay_section3[0][15]_i_70_n_0 }),
        .O(\delay_section3_reg[1][14]_3 ),
        .S({\delay_section3[0][15]_i_38_0 ,\delay_section3[0][15]_i_72_n_0 ,\delay_section3[0][15]_i_73_n_0 ,\delay_section3[0][15]_i_74_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_4 
       (.CI(\delay_section3_reg[0][15]_i_10_n_0 ),
        .CO({\NLW_delay_section3_reg[0][15]_i_4_CO_UNCONNECTED [3:1],\delay_section3_reg[0][15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_delay_section3_reg[0][15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \delay_section3_reg[0][15]_i_43 
       (.CI(\delay_section3_reg[0][15]_i_45_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_43_n_0 ,\delay_section3_reg[0][15]_i_43_n_1 ,\delay_section3_reg[0][15]_i_43_n_2 ,\delay_section3_reg[0][15]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section3_reg[0][15]_i_43_O_UNCONNECTED [3],\delay_section3_reg[0][15]_i_78_1 }),
        .S({p_1_in36_in,p_1_in36_in,p_1_in36_in,p_1_in36_in}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_44 
       (.CI(\delay_section3_reg[0][15]_i_79_n_0 ),
        .CO({\NLW_delay_section3_reg[0][15]_i_44_CO_UNCONNECTED [3],\delay_section3_reg[0][15]_i_44_n_1 ,\delay_section3_reg[0][15]_i_44_n_2 ,\delay_section3_reg[0][15]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\delay_section3_reg[0][11]_0 [2:0]}),
        .O(\delay_section3[0][15]_i_84 ),
        .S(\delay_section3[0][15]_i_52 ));
  CARRY4 \delay_section3_reg[0][15]_i_45 
       (.CI(\delay_section3_reg[0][15]_i_50_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_45_n_0 ,\delay_section3_reg[0][15]_i_45_n_1 ,\delay_section3_reg[0][15]_i_45_n_2 ,\delay_section3_reg[0][15]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\delay_section3_reg[0][15]_i_78_0 ),
        .S({p_1_in36_in,p_1_in36_in,p_1_in36_in,p_1_in36_in}));
  CARRY4 \delay_section3_reg[0][15]_i_50 
       (.CI(\delay_section3_reg[0][15]_i_57_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_50_n_0 ,\delay_section3_reg[0][15]_i_50_n_1 ,\delay_section3_reg[0][15]_i_50_n_2 ,\delay_section3_reg[0][15]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sos_pipeline2_reg[14]_1 ),
        .S({p_1_in36_in,p_1_in36_in,\delay_section3_reg[0][15]_i_85_n_4 ,\delay_section3_reg[0][15]_i_85_n_5 }));
  CARRY4 \delay_section3_reg[0][15]_i_57 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][15]_i_57_n_0 ,\delay_section3_reg[0][15]_i_57_n_1 ,\delay_section3_reg[0][15]_i_57_n_2 ,\delay_section3_reg[0][15]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section3_reg[0][15]_i_86_n_5 }),
        .O(\sos_pipeline2_reg[14]_0 ),
        .S({\delay_section3_reg[0][15]_i_85_n_6 ,\delay_section3_reg[0][15]_i_85_n_7 ,\delay_section3_reg[0][15]_i_86_n_4 ,\delay_section3[0][15]_i_87_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_66 
       (.CI(\delay_section3_reg[0][7]_i_13_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_66_n_0 ,\delay_section3_reg[0][15]_i_66_n_1 ,\delay_section3_reg[0][15]_i_66_n_2 ,\delay_section3_reg[0][15]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_90_n_0 ,\delay_section3[0][15]_i_91_n_0 ,\delay_section3[0][15]_i_92_n_0 ,\delay_section3[0][15]_i_93_n_0 }),
        .O(\delay_section3_reg[1][11]_0 ),
        .S({\delay_section3[0][15]_i_94_n_0 ,\delay_section3[0][15]_i_95_n_0 ,\delay_section3[0][15]_i_96_n_0 ,\delay_section3[0][15]_i_97_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_75 
       (.CI(\delay_section3_reg[0][15]_i_98_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_75_n_0 ,\delay_section3_reg[0][15]_i_75_n_1 ,\delay_section3_reg[0][15]_i_75_n_2 ,\delay_section3_reg[0][15]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[1][13] ,\delay_section3_reg_n_0_[1][12] ,\delay_section3_reg_n_0_[1][11] ,\delay_section3_reg_n_0_[1][10] }),
        .O({\delay_section3_reg[1][13]_0 ,\delay_section3_reg[0][15]_i_75_n_7 }),
        .S({\delay_section3[0][15]_i_100_n_0 ,\delay_section3[0][15]_i_101_n_0 ,\delay_section3[0][15]_i_102_n_0 ,\delay_section3[0][15]_i_103_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_76 
       (.CI(\delay_section3_reg[0][15]_i_104_n_0 ),
        .CO({\NLW_delay_section3_reg[0][15]_i_76_CO_UNCONNECTED [3:2],\delay_section3_reg[1][14]_0 ,\NLW_delay_section3_reg[0][15]_i_76_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section3_reg_n_0_[1][14] }),
        .O({\NLW_delay_section3_reg[0][15]_i_76_O_UNCONNECTED [3:1],\delay_section3_reg[0][15]_i_76_n_7 }),
        .S({1'b0,1'b0,1'b1,\delay_section3[0][15]_i_105_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_77 
       (.CI(\delay_section3_reg[0][15]_i_75_n_0 ),
        .CO({\NLW_delay_section3_reg[0][15]_i_77_CO_UNCONNECTED [3:2],\delay_section3_reg[1][14]_1 ,\NLW_delay_section3_reg[0][15]_i_77_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section3_reg_n_0_[1][14] }),
        .O({\NLW_delay_section3_reg[0][15]_i_77_O_UNCONNECTED [3:1],\delay_section3_reg[1][14]_2 }),
        .S({1'b0,1'b0,1'b1,\delay_section3[0][15]_i_106_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_78 
       (.CI(\delay_section3_reg[0][15]_i_85_n_0 ),
        .CO(\NLW_delay_section3_reg[0][15]_i_78_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section3_reg[0][15]_i_78_O_UNCONNECTED [3:1],p_1_in36_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_79 
       (.CI(\delay_section3_reg[0][15]_i_88_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_79_n_0 ,\delay_section3_reg[0][15]_i_79_n_1 ,\delay_section3_reg[0][15]_i_79_n_2 ,\delay_section3_reg[0][15]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_107_n_0 ,\delay_section3[0][15]_i_108_n_0 ,\delay_section3[0][15]_i_109_n_0 ,\delay_section3[0][15]_i_110_n_0 }),
        .O(\delay_section3_reg[0][15]_1 ),
        .S({\delay_section3[0][15]_i_111_n_0 ,\delay_section3[0][15]_i_112_n_0 ,\delay_section3[0][15]_i_113_n_0 ,\delay_section3[0][15]_i_114_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_80 
       (.CI(\delay_section3_reg[0][15]_i_115_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_80_n_0 ,\delay_section3_reg[0][15]_i_80_n_1 ,\delay_section3_reg[0][15]_i_80_n_2 ,\delay_section3_reg[0][15]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_116_n_0 ,\delay_section3[0][15]_i_117_n_0 ,\delay_section3[0][15]_i_118_n_0 ,\delay_section3[0][15]_i_119_n_0 }),
        .O(\delay_section3_reg[0][11]_0 ),
        .S({\delay_section3[0][15]_i_120_n_0 ,\delay_section3[0][15]_i_121_n_0 ,\delay_section3[0][15]_i_122_n_0 ,\delay_section3[0][15]_i_123_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_85 
       (.CI(\delay_section3_reg[0][15]_i_86_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_85_n_0 ,\delay_section3_reg[0][15]_i_85_n_1 ,\delay_section3_reg[0][15]_i_85_n_2 ,\delay_section3_reg[0][15]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({sos_pipeline2[14:12],\delay_section3[0][15]_i_125_n_0 }),
        .O({\delay_section3_reg[0][15]_i_85_n_4 ,\delay_section3_reg[0][15]_i_85_n_5 ,\delay_section3_reg[0][15]_i_85_n_6 ,\delay_section3_reg[0][15]_i_85_n_7 }),
        .S({\delay_section3[0][15]_i_126_n_0 ,\delay_section3[0][15]_i_127_n_0 ,\delay_section3[0][15]_i_128_n_0 ,\delay_section3[0][15]_i_129_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_86 
       (.CI(\delay_section3_reg[0][15]_i_130_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_86_n_0 ,\delay_section3_reg[0][15]_i_86_n_1 ,\delay_section3_reg[0][15]_i_86_n_2 ,\delay_section3_reg[0][15]_i_86_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_131_n_0 ,\delay_section3[0][15]_i_132_n_0 ,\delay_section3[0][15]_i_133_n_0 ,\delay_section3[0][15]_i_134_n_0 }),
        .O({\delay_section3_reg[0][15]_i_86_n_4 ,\delay_section3_reg[0][15]_i_86_n_5 ,\sos_pipeline2_reg[15]_0 ,\delay_section3_reg[0][15]_i_86_n_7 }),
        .S({\delay_section3[0][15]_i_135_n_0 ,\delay_section3[0][15]_i_136_n_0 ,\delay_section3[0][15]_i_137_n_0 ,\delay_section3[0][15]_i_138_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_88 
       (.CI(\delay_section3_reg[0][15]_i_89_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_88_n_0 ,\delay_section3_reg[0][15]_i_88_n_1 ,\delay_section3_reg[0][15]_i_88_n_2 ,\delay_section3_reg[0][15]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_143_n_0 ,\delay_section3[0][15]_i_144_n_0 ,\delay_section3[0][15]_i_145_n_0 ,\delay_section3[0][15]_i_146_n_0 }),
        .O(\delay_section3_reg[0][15]_0 ),
        .S({\delay_section3[0][15]_i_147_n_0 ,\delay_section3[0][15]_i_148_n_0 ,\delay_section3[0][15]_i_149_n_0 ,\delay_section3[0][15]_i_150_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][15]_i_89 
       (.CI(\delay_section3_reg[0][7]_i_14_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_89_n_0 ,\delay_section3_reg[0][15]_i_89_n_1 ,\delay_section3_reg[0][15]_i_89_n_2 ,\delay_section3_reg[0][15]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_151_n_0 ,\delay_section3[0][15]_i_152_n_0 ,\delay_section3[0][15]_i_153_n_0 ,\delay_section3[0][15]_i_154_n_0 }),
        .O(\delay_section3_reg[0][11]_1 ),
        .S({\delay_section3[0][15]_i_155_n_0 ,\delay_section3[0][15]_i_156_n_0 ,\delay_section3[0][15]_i_157_n_0 ,\delay_section3[0][15]_i_158_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_9 
       (.CI(\delay_section3_reg[0][15]_i_16_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_9_n_0 ,\delay_section3_reg[0][15]_i_9_n_1 ,\delay_section3_reg[0][15]_i_9_n_2 ,\delay_section3_reg[0][15]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][15]_i_42 [1],\delay_section3[0][15]_i_8_0 [1:0],\delay_section3_reg[0][14]_i_2_0 [3]}),
        .O({\delay_section3_reg[0][15]_i_9_n_4 ,\delay_section3_reg[0][15]_i_9_n_5 ,\delay_section3_reg[0][15]_i_9_n_6 ,p_1_in__6[15]}),
        .S(\delay_section3_reg[0][14]_i_2_1 ));
  CARRY4 \delay_section3_reg[0][15]_i_98 
       (.CI(\delay_section3_reg[0][15]_i_159_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_98_n_0 ,\delay_section3_reg[0][15]_i_98_n_1 ,\delay_section3_reg[0][15]_i_98_n_2 ,\delay_section3_reg[0][15]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[1][9] ,\delay_section3_reg_n_0_[1][8] ,\delay_section3_reg_n_0_[1][7] ,\delay_section3_reg_n_0_[1][6] }),
        .O({\delay_section3_reg[0][15]_i_98_n_4 ,\delay_section3_reg[0][15]_i_98_n_5 ,\delay_section3_reg[0][15]_i_98_n_6 ,\delay_section3_reg[0][15]_i_98_n_7 }),
        .S({\delay_section3[0][15]_i_164_n_0 ,\delay_section3[0][15]_i_165_n_0 ,\delay_section3[0][15]_i_166_n_0 ,\delay_section3[0][15]_i_167_n_0 }));
  FDRE \delay_section3_reg[0][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[1]),
        .Q(\delay_section3_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[2]),
        .Q(\delay_section3_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[3]),
        .Q(\delay_section3_reg_n_0_[0][3] ),
        .R(1'b0));
  CARRY4 \delay_section3_reg[0][3]_i_113 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_113_n_0 ,\delay_section3_reg[0][3]_i_113_n_1 ,\delay_section3_reg[0][3]_i_113_n_2 ,\delay_section3_reg[0][3]_i_113_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[1][2] ,\delay_section3_reg_n_0_[1][1] ,\delay_section3_reg_n_0_[1][0] ,1'b0}),
        .O({\delay_section3_reg[1][2]_0 ,\NLW_delay_section3_reg[0][3]_i_113_O_UNCONNECTED [0]}),
        .S({\delay_section3[0][3]_i_132_n_0 ,\delay_section3[0][3]_i_133_n_0 ,\delay_section3[0][3]_i_134_n_0 ,1'b1}));
  CARRY4 \delay_section3_reg[0][3]_i_125 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_125_n_0 ,\delay_section3_reg[0][3]_i_125_n_1 ,\delay_section3_reg[0][3]_i_125_n_2 ,\delay_section3_reg[0][3]_i_125_n_3 }),
        .CYINIT(\delay_section3_reg_n_0_[1][0] ),
        .DI({\delay_section3_reg_n_0_[1][4] ,\delay_section3_reg_n_0_[1][3] ,\delay_section3_reg_n_0_[1][2] ,\delay_section3_reg_n_0_[1][1] }),
        .O({\delay_section3_reg[1][0]_0 ,\delay_section3_reg[0][3]_i_125_n_7 }),
        .S({\delay_section3[0][3]_i_135_n_0 ,\delay_section3[0][3]_i_136_n_0 ,\delay_section3[0][3]_i_137_n_0 ,\delay_section3[0][3]_i_138_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_14 
       (.CI(\delay_section3_reg[0][3]_i_25_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_14_n_0 ,\delay_section3_reg[0][3]_i_14_n_1 ,\delay_section3_reg[0][3]_i_14_n_2 ,\delay_section3_reg[0][3]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_13_1 [2:0],\delay_section3[0][3]_i_12_0 [3]}),
        .O({\delay_section3_reg[0][3]_i_14_n_4 ,\delay_section3_reg[0][3]_i_14_n_5 ,\delay_section3_reg[0][3]_i_14_n_6 ,\delay_section3_reg[0][3]_i_14_n_7 }),
        .S(\delay_section3[0][3]_i_12_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_2 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_2_n_0 ,\delay_section3_reg[0][3]_i_2_n_1 ,\delay_section3_reg[0][3]_i_2_n_2 ,\delay_section3_reg[0][3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in__6[0]}),
        .O({\delay_section3_reg[0][3]_i_2_n_4 ,\delay_section3_reg[0][3]_i_2_n_5 ,\delay_section3_reg[0][3]_i_2_n_6 ,\delay_section3_reg[0][3]_i_2_n_7 }),
        .S({p_1_in__6[3:1],\delay_section3[0][3]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_24 
       (.CI(\delay_section3_reg[0][3]_i_35_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_24_n_0 ,\delay_section3_reg[0][3]_i_24_n_1 ,\delay_section3_reg[0][3]_i_24_n_2 ,\delay_section3_reg[0][3]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_37_n_0 ,\delay_section3[0][3]_i_38_n_0 ,\delay_section3[0][3]_i_39_n_0 ,\delay_section3[0][3]_i_40_n_0 }),
        .O(\delay_section3_reg[1][3]_0 ),
        .S({\delay_section3[0][3]_i_41_n_0 ,\delay_section3[0][3]_i_42_n_0 ,\delay_section3[0][3]_i_43_n_0 ,\delay_section3[0][3]_i_44_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_25 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_25_n_0 ,\delay_section3_reg[0][3]_i_25_n_1 ,\delay_section3_reg[0][3]_i_25_n_2 ,\delay_section3_reg[0][3]_i_25_n_3 }),
        .CYINIT(\delay_section3[0][3]_i_45_n_0 ),
        .DI({\delay_section3[0][3]_i_12_0 [2:0],\delay_section3_reg[0][0]_0 [0]}),
        .O({\delay_section3_reg[0][3]_i_25_n_4 ,\delay_section3_reg[0][3]_i_25_n_5 ,\delay_section3_reg[0][3]_i_25_n_6 ,\delay_section3_reg[0][3]_i_25_n_7 }),
        .S(\delay_section3[0][3]_i_13_0 ));
  CARRY4 \delay_section3_reg[0][3]_i_3 
       (.CI(\delay_section3_reg[0][3]_i_5_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_3_n_0 ,\delay_section3_reg[0][3]_i_3_n_1 ,\delay_section3_reg[0][3]_i_3_n_2 ,\delay_section3_reg[0][3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg[0][3]_i_2_0 [2:0],\delay_section3[0][3]_i_11_0 [3]}),
        .O({p_1_in__6[2:0],\delay_section3_reg[0][3]_i_3_n_7 }),
        .S(\delay_section3[0][3]_i_11_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_35 
       (.CI(\delay_section3_reg[0][3]_i_56_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_35_n_0 ,\delay_section3_reg[0][3]_i_35_n_1 ,\delay_section3_reg[0][3]_i_35_n_2 ,\delay_section3_reg[0][3]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_58_n_0 ,\delay_section3[0][3]_i_59_n_0 ,\delay_section3[0][3]_i_60_n_0 ,\delay_section3[0][3]_i_61_n_0 }),
        .O(\delay_section3_reg[1][0]_2 ),
        .S({\delay_section3[0][3]_i_62_n_0 ,\delay_section3[0][3]_i_63_n_0 ,\delay_section3[0][3]_i_19 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_36 
       (.CI(\delay_section3_reg[0][3]_i_57_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_36_n_0 ,\delay_section3_reg[0][3]_i_36_n_1 ,\delay_section3_reg[0][3]_i_36_n_2 ,\delay_section3_reg[0][3]_i_36_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_66_n_0 ,\delay_section3[0][3]_i_67_n_0 ,\delay_section3[0][3]_i_68_n_0 ,\delay_section3_reg[0][6]_0 }),
        .O(\delay_section3_reg[0][4]_0 ),
        .S({\delay_section3[0][3]_i_70_n_0 ,\delay_section3[0][3]_i_71_n_0 ,\delay_section3[0][3]_i_72_n_0 ,\delay_section3[0][3]_i_73_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_46 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_46_n_0 ,\delay_section3_reg[0][3]_i_46_n_1 ,\delay_section3_reg[0][3]_i_46_n_2 ,\delay_section3_reg[0][3]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\delay_section3[0][3]_i_81_n_0 ,1'b0}),
        .O({\delay_section3_reg[0][0]_0 ,\NLW_delay_section3_reg[0][3]_i_46_O_UNCONNECTED [0]}),
        .S({\delay_section3_reg[0][3]_i_82_n_7 ,\delay_section3[0][3]_i_83_n_0 ,\delay_section3_reg_n_0_[0][0] ,1'b0}));
  CARRY4 \delay_section3_reg[0][3]_i_5 
       (.CI(\delay_section3_reg[0][3]_i_14_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_5_n_0 ,\delay_section3_reg[0][3]_i_5_n_1 ,\delay_section3_reg[0][3]_i_5_n_2 ,\delay_section3_reg[0][3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_11_0 [2:0],\delay_section3[0][3]_i_13_1 [3]}),
        .O({\delay_section3_reg[0][3]_i_5_n_4 ,\delay_section3_reg[0][3]_i_5_n_5 ,\delay_section3_reg[0][3]_i_5_n_6 ,\delay_section3_reg[0][3]_i_5_n_7 }),
        .S(\delay_section3[0][3]_i_13_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_56 
       (.CI(\delay_section3_reg[0][3]_i_84_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_56_n_0 ,\delay_section3_reg[0][3]_i_56_n_1 ,\delay_section3_reg[0][3]_i_56_n_2 ,\delay_section3_reg[0][3]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_85_n_0 ,\delay_section3[0][3]_i_86_n_0 ,\delay_section3[0][3]_i_87_n_0 ,\delay_section3[0][3]_i_88_n_0 }),
        .O(\delay_section3[0][3]_i_92 ),
        .S(\delay_section3[0][3]_i_30 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_57 
       (.CI(\delay_section3_reg[0][3]_i_46_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_57_n_0 ,\delay_section3_reg[0][3]_i_57_n_1 ,\delay_section3_reg[0][3]_i_57_n_2 ,\delay_section3_reg[0][3]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_53 ,1'b0,1'b0,1'b0}),
        .O(\delay_section3_reg[0][0]_1 ),
        .S({\delay_section3[0][3]_i_94_n_0 ,\delay_section3_reg[0][3]_i_82_n_4 ,\delay_section3_reg[0][3]_i_82_n_5 ,\delay_section3_reg[0][3]_i_82_n_6 }));
  CARRY4 \delay_section3_reg[0][3]_i_69 
       (.CI(\delay_section3_reg[0][3]_i_82_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_69_n_0 ,\delay_section3_reg[0][3]_i_69_n_1 ,\delay_section3_reg[0][3]_i_69_n_2 ,\delay_section3_reg[0][3]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[0][6] ,\delay_section3_reg_n_0_[0][5] ,\delay_section3_reg_n_0_[0][4] ,\delay_section3_reg_n_0_[0][3] }),
        .O({\delay_section3_reg[0][3]_i_69_n_4 ,\delay_section3_reg[0][3]_i_69_n_5 ,\delay_section3_reg[0][3]_i_69_n_6 ,\delay_section3_reg[0][6]_0 }),
        .S({\delay_section3[0][3]_i_97_n_0 ,\delay_section3[0][3]_i_98_n_0 ,\delay_section3[0][3]_i_99_n_0 ,\delay_section3[0][3]_i_100_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_74 
       (.CI(\delay_section3_reg[0][3]_i_76_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_74_n_0 ,\delay_section3_reg[0][3]_i_74_n_1 ,\delay_section3_reg[0][3]_i_74_n_2 ,\delay_section3_reg[0][3]_i_74_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_101_n_0 ,\delay_section3[0][3]_i_102_n_0 ,\delay_section3[0][3]_i_103_n_0 ,\delay_section3[0][3]_i_104_n_0 }),
        .O({\delay_section3_reg[0][3]_i_74_n_4 ,\delay_section3_reg[0][3]_i_74_n_5 ,\delay_section3_reg[0][3]_i_74_n_6 ,\delay_section3_reg[0][3]_i_74_n_7 }),
        .S({\delay_section3[0][3]_i_105_n_0 ,\delay_section3[0][3]_i_106_n_0 ,\delay_section3[0][3]_i_107_n_0 ,\delay_section3[0][3]_i_108_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_75 
       (.CI(\delay_section3_reg[0][3]_i_95_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_75_n_0 ,\delay_section3_reg[0][3]_i_75_n_1 ,\delay_section3_reg[0][3]_i_75_n_2 ,\delay_section3_reg[0][3]_i_75_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[1][12] ,\delay_section3_reg_n_0_[1][11] ,\delay_section3_reg_n_0_[1][10] ,\delay_section3_reg_n_0_[1][9] }),
        .O({\delay_section3_reg[0][3]_i_75_n_4 ,\delay_section3_reg[0][3]_i_75_n_5 ,\delay_section3_reg[1][12]_0 }),
        .S({\delay_section3[0][3]_i_109_n_0 ,\delay_section3[0][3]_i_110_n_0 ,\delay_section3[0][3]_i_111_n_0 ,\delay_section3[0][3]_i_112_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_76 
       (.CI(\delay_section3_reg[0][3]_i_113_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_76_n_0 ,\delay_section3_reg[0][3]_i_76_n_1 ,\delay_section3_reg[0][3]_i_76_n_2 ,\delay_section3_reg[0][3]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][3]_i_114_n_0 ,\delay_section3[0][3]_i_115_n_0 ,\delay_section3_reg_n_0_[1][4] ,\delay_section3_reg_n_0_[1][3] }),
        .O(\delay_section3_reg[1][4]_0 ),
        .S({\delay_section3[0][3]_i_116_n_0 ,\delay_section3[0][3]_i_117_n_0 ,\delay_section3[0][3]_i_118_n_0 ,\delay_section3[0][3]_i_119_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_82 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_82_n_0 ,\delay_section3_reg[0][3]_i_82_n_1 ,\delay_section3_reg[0][3]_i_82_n_2 ,\delay_section3_reg[0][3]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[0][2] ,\delay_section3_reg_n_0_[0][1] ,\delay_section3[0][3]_i_120_n_0 ,1'b0}),
        .O({\delay_section3_reg[0][3]_i_82_n_4 ,\delay_section3_reg[0][3]_i_82_n_5 ,\delay_section3_reg[0][3]_i_82_n_6 ,\delay_section3_reg[0][3]_i_82_n_7 }),
        .S({\delay_section3[0][3]_i_121_n_0 ,\delay_section3[0][3]_i_122_n_0 ,\delay_section3[0][3]_i_123_n_0 ,\delay_section3[0][3]_i_124_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][3]_i_84 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_84_n_0 ,\delay_section3_reg[0][3]_i_84_n_1 ,\delay_section3_reg[0][3]_i_84_n_2 ,\delay_section3_reg[0][3]_i_84_n_3 }),
        .CYINIT(\delay_section3[0][3]_i_45_n_0 ),
        .DI({\delay_section3_reg[1][0]_0 [1:0],1'b1,1'b0}),
        .O(\delay_section3_reg[1][0]_1 ),
        .S({\delay_section3[0][3]_i_50 ,\delay_section3_reg[1][0]_0 [0],\delay_section3_reg[0][3]_i_125_n_7 }));
  CARRY4 \delay_section3_reg[0][3]_i_95 
       (.CI(\delay_section3_reg[0][3]_i_125_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_95_n_0 ,\delay_section3_reg[0][3]_i_95_n_1 ,\delay_section3_reg[0][3]_i_95_n_2 ,\delay_section3_reg[0][3]_i_95_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[1][8] ,\delay_section3_reg_n_0_[1][7] ,\delay_section3_reg_n_0_[1][6] ,\delay_section3_reg_n_0_[1][5] }),
        .O(\delay_section3_reg[1][8]_0 ),
        .S({\delay_section3[0][3]_i_128_n_0 ,\delay_section3[0][3]_i_129_n_0 ,\delay_section3[0][3]_i_130_n_0 ,\delay_section3[0][3]_i_131_n_0 }));
  FDRE \delay_section3_reg[0][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[4]),
        .Q(\delay_section3_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[5]),
        .Q(\delay_section3_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[6]),
        .Q(\delay_section3_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[7]),
        .Q(\delay_section3_reg_n_0_[0][7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][7]_i_13 
       (.CI(\delay_section3_reg[0][3]_i_24_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_13_n_0 ,\delay_section3_reg[0][7]_i_13_n_1 ,\delay_section3_reg[0][7]_i_13_n_2 ,\delay_section3_reg[0][7]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][7]_i_15_n_0 ,\delay_section3[0][7]_i_16_n_0 ,\delay_section3[0][7]_i_17_n_0 ,\delay_section3[0][7]_i_18_n_0 }),
        .O(\delay_section3_reg[1][7]_0 ),
        .S({\delay_section3[0][7]_i_19_n_0 ,\delay_section3[0][7]_i_20_n_0 ,\delay_section3[0][7]_i_21_n_0 ,\delay_section3[0][7]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][7]_i_14 
       (.CI(\delay_section3_reg[0][3]_i_36_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_14_n_0 ,\delay_section3_reg[0][7]_i_14_n_1 ,\delay_section3_reg[0][7]_i_14_n_2 ,\delay_section3_reg[0][7]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][7]_i_23_n_0 ,\delay_section3[0][7]_i_24_n_0 ,\delay_section3[0][7]_i_25_n_0 ,\delay_section3[0][7]_i_26_n_0 }),
        .O(\delay_section3_reg[0][3]_0 ),
        .S({\delay_section3[0][7]_i_27_n_0 ,\delay_section3[0][7]_i_28_n_0 ,\delay_section3[0][7]_i_29_n_0 ,\delay_section3[0][7]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section3_reg[0][7]_i_2 
       (.CI(\delay_section3_reg[0][3]_i_2_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_2_n_0 ,\delay_section3_reg[0][7]_i_2_n_1 ,\delay_section3_reg[0][7]_i_2_n_2 ,\delay_section3_reg[0][7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section3_reg[0][7]_i_2_n_4 ,\delay_section3_reg[0][7]_i_2_n_5 ,\delay_section3_reg[0][7]_i_2_n_6 ,\delay_section3_reg[0][7]_i_2_n_7 }),
        .S(p_1_in__6[7:4]));
  CARRY4 \delay_section3_reg[0][7]_i_3 
       (.CI(\delay_section3_reg[0][3]_i_3_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_3_n_0 ,\delay_section3_reg[0][7]_i_3_n_1 ,\delay_section3_reg[0][7]_i_3_n_2 ,\delay_section3_reg[0][7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg[0][7]_i_2_0 [2:0],\delay_section3_reg[0][3]_i_2_0 [3]}),
        .O(p_1_in__6[6:3]),
        .S(\delay_section3_reg[0][3]_i_2_1 ));
  CARRY4 \delay_section3_reg[0][7]_i_31 
       (.CI(\delay_section3_reg[0][3]_i_74_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_31_n_0 ,\delay_section3_reg[0][7]_i_31_n_1 ,\delay_section3_reg[0][7]_i_31_n_2 ,\delay_section3_reg[0][7]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][7]_i_38_n_0 ,\delay_section3[0][7]_i_39_n_0 ,\delay_section3[0][7]_i_40_n_0 ,\delay_section3[0][7]_i_41_n_0 }),
        .O({\delay_section3_reg[0][7]_i_31_n_4 ,\delay_section3_reg[0][7]_i_31_n_5 ,\delay_section3_reg[0][7]_i_31_n_6 ,\delay_section3_reg[0][7]_i_31_n_7 }),
        .S({\delay_section3[0][7]_i_42_n_0 ,\delay_section3[0][7]_i_43_n_0 ,\delay_section3[0][7]_i_44_n_0 ,\delay_section3[0][7]_i_45_n_0 }));
  CARRY4 \delay_section3_reg[0][7]_i_32 
       (.CI(\delay_section3_reg[0][3]_i_75_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_32_n_0 ,\delay_section3_reg[0][7]_i_32_n_1 ,\delay_section3_reg[0][7]_i_32_n_2 ,\delay_section3_reg[0][7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][7]_i_46_n_0 ,\delay_section3[0][7]_i_47_n_0 ,\delay_section3_reg_n_0_[1][0] ,\delay_section3_reg_n_0_[1][13] }),
        .O({\delay_section3_reg[0][7]_i_32_n_4 ,\delay_section3_reg[0][7]_i_32_n_5 ,\delay_section3_reg[0][7]_i_32_n_6 ,\delay_section3_reg[0][7]_i_32_n_7 }),
        .S({\delay_section3[0][7]_i_48_n_0 ,\delay_section3[0][7]_i_49_n_0 ,\delay_section3[0][7]_i_50_n_0 ,\delay_section3[0][7]_i_51_n_0 }));
  CARRY4 \delay_section3_reg[0][7]_i_37 
       (.CI(\delay_section3_reg[0][3]_i_69_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_37_n_0 ,\delay_section3_reg[0][7]_i_37_n_1 ,\delay_section3_reg[0][7]_i_37_n_2 ,\delay_section3_reg[0][7]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3[0][7]_i_52_n_0 ,\delay_section3[0][7]_i_53_n_0 ,\delay_section3[0][7]_i_54_n_0 ,\delay_section3_reg_n_0_[0][7] }),
        .O({\delay_section3_reg[0][7]_i_37_n_4 ,\delay_section3_reg[0][7]_i_37_n_5 ,\delay_section3_reg[0][7]_i_37_n_6 ,\delay_section3_reg[0][7]_i_37_n_7 }),
        .S({\delay_section3[0][7]_i_55_n_0 ,\delay_section3[0][7]_i_56_n_0 ,\delay_section3[0][7]_i_57_n_0 ,\delay_section3[0][7]_i_58_n_0 }));
  FDRE \delay_section3_reg[0][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[8]),
        .Q(\delay_section3_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \delay_section3_reg[0][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(typeconvert3[9]),
        .Q(\delay_section3_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][0] ),
        .Q(\delay_section3_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][10] ),
        .Q(\delay_section3_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][11] ),
        .Q(\delay_section3_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][12] ),
        .Q(\delay_section3_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][13] ),
        .Q(\delay_section3_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][14] ),
        .Q(\delay_section3_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(RESIZE1_in0),
        .Q(RESIZE2_in0),
        .R(1'b0));
  FDRE \delay_section3_reg[1][1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][1] ),
        .Q(\delay_section3_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][2] ),
        .Q(\delay_section3_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][3] ),
        .Q(\delay_section3_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][4] ),
        .Q(\delay_section3_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][5] ),
        .Q(\delay_section3_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][6] ),
        .Q(\delay_section3_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][7] ),
        .Q(\delay_section3_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][8] ),
        .Q(\delay_section3_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \delay_section3_reg[1][9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\delay_section3_reg_n_0_[0][9] ),
        .Q(\delay_section3_reg_n_0_[1][9] ),
        .R(1'b0));
  FDRE \input_register_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(input_register[0]),
        .R(1'b0));
  FDRE \input_register_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[10]),
        .Q(input_register[10]),
        .R(1'b0));
  FDRE \input_register_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[11]),
        .Q(input_register[11]),
        .R(1'b0));
  FDRE \input_register_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[12]),
        .Q(input_register[12]),
        .R(1'b0));
  FDRE \input_register_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[13]),
        .Q(input_register[15]),
        .R(1'b0));
  FDRE \input_register_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(input_register[1]),
        .R(1'b0));
  FDRE \input_register_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(input_register[2]),
        .R(1'b0));
  FDRE \input_register_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(input_register[3]),
        .R(1'b0));
  FDRE \input_register_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[4]),
        .Q(input_register[4]),
        .R(1'b0));
  FDRE \input_register_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(input_register[5]),
        .R(1'b0));
  FDRE \input_register_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[6]),
        .Q(input_register[6]),
        .R(1'b0));
  FDRE \input_register_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[7]),
        .Q(input_register[7]),
        .R(1'b0));
  FDRE \input_register_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[8]),
        .Q(input_register[8]),
        .R(1'b0));
  FDRE \input_register_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[9]),
        .Q(input_register[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[10]_i_1 
       (.I0(\output_register_reg[11]_0 [2]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[11]_i_1 
       (.I0(\output_register_reg[11]_0 [3]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[12]_i_1 
       (.I0(\output_register_reg[14]_5 [0]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[13]_i_1 
       (.I0(\output_register_reg[14]_5 [1]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0004)) 
    \output_register[14]_i_1 
       (.I0(\output_register[14]_i_3_n_0 ),
        .I1(\output_register[14]_i_4_n_0 ),
        .I2(\output_register[14]_i_5_n_0 ),
        .I3(\output_register[14]_i_6_n_0 ),
        .I4(\output_register_reg[14]_1 [3]),
        .I5(\output_register_reg[14]_0 ),
        .O(\output_register[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[14]_i_2 
       (.I0(\output_register_reg[14]_5 [2]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \output_register[14]_i_3 
       (.I0(\output_register_reg[14]_2 [1]),
        .I1(\output_register_reg[14]_2 [2]),
        .I2(\output_register_reg[14]_4 [3]),
        .I3(\output_register_reg[14]_4 [1]),
        .O(\output_register[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \output_register[14]_i_4 
       (.I0(\output_register_reg[14]_1 [1]),
        .I1(\output_register_reg[14]_2 [3]),
        .I2(\output_register_reg[14]_3 [2]),
        .I3(\output_register_reg[14]_4 [2]),
        .O(\output_register[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \output_register[14]_i_5 
       (.I0(\output_register_reg[14]_1 [2]),
        .I1(\output_register_reg[14]_2 [0]),
        .I2(\output_register_reg[14]_3 [3]),
        .I3(\output_register_reg[14]_3 [0]),
        .O(\output_register[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \output_register[14]_i_6 
       (.I0(\output_register_reg[14]_1 [0]),
        .I1(\output_register_reg[14]_3 [1]),
        .I2(\output_register_reg[14]_4 [0]),
        .O(\output_register[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_65 
       (.I0(\output_register_reg[15]_i_64_n_5 ),
        .I1(\delay_section3_reg_n_0_[1][6] ),
        .O(\output_register[14]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_66 
       (.I0(\output_register_reg[15]_i_64_n_6 ),
        .I1(\delay_section3_reg_n_0_[1][5] ),
        .O(\output_register[14]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_67 
       (.I0(\output_register_reg[15]_i_64_n_7 ),
        .I1(\delay_section3_reg_n_0_[1][4] ),
        .O(\output_register[14]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_68 
       (.I0(\output_register_reg[14]_i_64_n_4 ),
        .I1(\delay_section3_reg_n_0_[1][3] ),
        .O(\output_register[14]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_69 
       (.I0(\output_register_reg[14]_i_64_n_5 ),
        .I1(\delay_section3_reg_n_0_[1][2] ),
        .O(\output_register[14]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_70 
       (.I0(\output_register_reg[14]_i_64_n_6 ),
        .I1(\delay_section3_reg_n_0_[1][1] ),
        .O(\output_register[14]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_71 
       (.I0(\output_register_reg[14]_i_64_n_7 ),
        .I1(\delay_section3_reg_n_0_[1][0] ),
        .O(\output_register[14]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[14]_i_72 
       (.I0(\delay_section3_reg[0][3]_i_2_n_4 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][2] ),
        .O(\output_register[14]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[14]_i_73 
       (.I0(\delay_section3_reg[0][3]_i_2_n_5 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][1] ),
        .O(\output_register[14]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[14]_i_74 
       (.I0(\delay_section3_reg[0][3]_i_2_n_6 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][0] ),
        .O(\output_register[14]_i_74_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \output_register[14]_i_75 
       (.I0(\delay_section3[0][15]_i_6_n_0 ),
        .I1(\delay_section3[0][15]_i_5_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_3_n_0 ),
        .I4(\delay_section3_reg[0][3]_i_2_n_7 ),
        .O(\output_register[14]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h00F2)) 
    \output_register[15]_i_1 
       (.I0(\output_register_reg[14]_0 ),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[15]_0 ),
        .I3(\output_register[14]_i_1_n_0 ),
        .O(\output_register[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \output_register[15]_i_46 
       (.I0(RESIZE2_in0),
        .O(p_1_in0));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_48 
       (.I0(RESIZE2_in0),
        .I1(\delay_section3_reg[0][14]_1 ),
        .O(\output_register[15]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_49 
       (.I0(RESIZE2_in0),
        .I1(\output_register_reg[15]_i_57_n_4 ),
        .O(\output_register[15]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_59 
       (.I0(\output_register_reg[15]_i_57_n_5 ),
        .I1(\delay_section3_reg_n_0_[1][14] ),
        .O(\output_register[15]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_60 
       (.I0(\output_register_reg[15]_i_57_n_6 ),
        .I1(\delay_section3_reg_n_0_[1][13] ),
        .O(\output_register[15]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_61 
       (.I0(\output_register_reg[15]_i_57_n_7 ),
        .I1(\delay_section3_reg_n_0_[1][12] ),
        .O(\output_register[15]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_62 
       (.I0(\output_register_reg[15]_i_58_n_4 ),
        .I1(\delay_section3_reg_n_0_[1][11] ),
        .O(\output_register[15]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_63 
       (.I0(\delay_section3_reg_n_0_[0][14] ),
        .I1(RESIZE1_in0),
        .O(\output_register[15]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_65 
       (.I0(\output_register_reg[15]_i_58_n_5 ),
        .I1(\delay_section3_reg_n_0_[1][10] ),
        .O(\output_register[15]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_66 
       (.I0(\output_register_reg[15]_i_58_n_6 ),
        .I1(\delay_section3_reg_n_0_[1][9] ),
        .O(\output_register[15]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_67 
       (.I0(\output_register_reg[15]_i_58_n_7 ),
        .I1(\delay_section3_reg_n_0_[1][8] ),
        .O(\output_register[15]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_68 
       (.I0(\output_register_reg[15]_i_64_n_4 ),
        .I1(\delay_section3_reg_n_0_[1][7] ),
        .O(\output_register[15]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \output_register[15]_i_69 
       (.I0(\delay_section3_reg_n_0_[0][14] ),
        .O(\output_register[15]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hAA565656AA56AA56)) 
    \output_register[15]_i_70 
       (.I0(\delay_section3_reg_n_0_[0][14] ),
        .I1(\delay_section3_reg[0][15]_i_2_n_7 ),
        .I2(\delay_section3[0][15]_i_3_n_0 ),
        .I3(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I4(\delay_section3[0][15]_i_5_n_0 ),
        .I5(\delay_section3[0][15]_i_6_n_0 ),
        .O(\output_register[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_71 
       (.I0(\delay_section3_reg[0][14]_i_2_n_5 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][13] ),
        .O(\output_register[15]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_72 
       (.I0(\delay_section3_reg[0][14]_i_2_n_6 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][12] ),
        .O(\output_register[15]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_73 
       (.I0(\delay_section3_reg[0][14]_i_2_n_7 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][11] ),
        .O(\output_register[15]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_74 
       (.I0(\delay_section3_reg[0][11]_i_2_n_4 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][10] ),
        .O(\output_register[15]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_75 
       (.I0(\delay_section3_reg[0][11]_i_2_n_5 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][9] ),
        .O(\output_register[15]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_76 
       (.I0(\delay_section3_reg[0][11]_i_2_n_6 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][8] ),
        .O(\output_register[15]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_77 
       (.I0(\delay_section3_reg[0][11]_i_2_n_7 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][7] ),
        .O(\output_register[15]_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_78 
       (.I0(\delay_section3_reg[0][7]_i_2_n_4 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][6] ),
        .O(\output_register[15]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_79 
       (.I0(\delay_section3_reg[0][7]_i_2_n_5 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][5] ),
        .O(\output_register[15]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_80 
       (.I0(\delay_section3_reg[0][7]_i_2_n_6 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][4] ),
        .O(\output_register[15]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \output_register[15]_i_81 
       (.I0(\delay_section3_reg[0][7]_i_2_n_7 ),
        .I1(\delay_section3[0][15]_i_3_n_0 ),
        .I2(\delay_section3_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section3[0][15]_i_5_n_0 ),
        .I4(\delay_section3[0][15]_i_6_n_0 ),
        .I5(\delay_section3_reg_n_0_[0][3] ),
        .O(\output_register[15]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[2]_i_1 
       (.I0(\output_register_reg[3]_0 [0]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[3]_i_1 
       (.I0(\output_register_reg[3]_0 [1]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[4]_i_1 
       (.I0(\output_register_reg[7]_0 [0]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[5]_i_1 
       (.I0(\output_register_reg[7]_0 [1]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[6]_i_1 
       (.I0(\output_register_reg[7]_0 [2]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[7]_i_1 
       (.I0(\output_register_reg[7]_0 [3]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[8]_i_1 
       (.I0(\output_register_reg[11]_0 [0]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \output_register[9]_i_1 
       (.I0(\output_register_reg[11]_0 [1]),
        .I1(\output_register_reg[14]_1 [3]),
        .I2(\output_register_reg[14]_0 ),
        .O(\output_register[9]_i_1_n_0 ));
  FDSE \output_register_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[10]_i_1_n_0 ),
        .Q(Input5[8]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[11]_i_1_n_0 ),
        .Q(Input5[9]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[12]_i_1_n_0 ),
        .Q(Input5[10]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[13]_i_1_n_0 ),
        .Q(Input5[11]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[14]_i_2_n_0 ),
        .Q(Input5[12]),
        .S(\output_register[14]_i_1_n_0 ));
  CARRY4 \output_register_reg[14]_i_57 
       (.CI(\output_register_reg[14]_i_63_n_0 ),
        .CO({\output_register_reg[14]_i_57_n_0 ,\output_register_reg[14]_i_57_n_1 ,\output_register_reg[14]_i_57_n_2 ,\output_register_reg[14]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register_reg[15]_i_64_n_5 ,\output_register_reg[15]_i_64_n_6 ,\output_register_reg[15]_i_64_n_7 ,\output_register_reg[14]_i_64_n_4 }),
        .O(\delay_section3_reg[0][6]_1 ),
        .S({\output_register[14]_i_65_n_0 ,\output_register[14]_i_66_n_0 ,\output_register[14]_i_67_n_0 ,\output_register[14]_i_68_n_0 }));
  CARRY4 \output_register_reg[14]_i_63 
       (.CI(1'b0),
        .CO({\output_register_reg[14]_i_63_n_0 ,\output_register_reg[14]_i_63_n_1 ,\output_register_reg[14]_i_63_n_2 ,\output_register_reg[14]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register_reg[14]_i_64_n_5 ,\output_register_reg[14]_i_64_n_6 ,\output_register_reg[14]_i_64_n_7 ,1'b0}),
        .O({\delay_section3_reg[0][2]_0 ,\NLW_output_register_reg[14]_i_63_O_UNCONNECTED [0]}),
        .S({\output_register[14]_i_69_n_0 ,\output_register[14]_i_70_n_0 ,\output_register[14]_i_71_n_0 ,1'b0}));
  CARRY4 \output_register_reg[14]_i_64 
       (.CI(1'b0),
        .CO({\output_register_reg[14]_i_64_n_0 ,\output_register_reg[14]_i_64_n_1 ,\output_register_reg[14]_i_64_n_2 ,\output_register_reg[14]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[0][2] ,\delay_section3_reg_n_0_[0][1] ,\delay_section3_reg_n_0_[0][0] ,1'b0}),
        .O({\output_register_reg[14]_i_64_n_4 ,\output_register_reg[14]_i_64_n_5 ,\output_register_reg[14]_i_64_n_6 ,\output_register_reg[14]_i_64_n_7 }),
        .S({\output_register[14]_i_72_n_0 ,\output_register[14]_i_73_n_0 ,\output_register[14]_i_74_n_0 ,\output_register[14]_i_75_n_0 }));
  FDRE \output_register_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[15]_i_1_n_0 ),
        .Q(Input5[13]),
        .R(1'b0));
  CARRY4 \output_register_reg[15]_i_37 
       (.CI(\output_register_reg[15]_i_44_n_0 ),
        .CO({\NLW_output_register_reg[15]_i_37_CO_UNCONNECTED [3],\output_register_reg[15]_i_37_n_1 ,\output_register_reg[15]_i_37_n_2 ,\output_register_reg[15]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\delay_section3_reg[0][14]_1 ,p_1_in0,RESIZE2_in0}),
        .O(\delay_section3_reg[1][15]_0 ),
        .S({1'b1,\output_register_reg[15]_i_27 ,\output_register[15]_i_48_n_0 ,\output_register[15]_i_49_n_0 }));
  CARRY4 \output_register_reg[15]_i_44 
       (.CI(\output_register_reg[15]_i_56_n_0 ),
        .CO({\output_register_reg[15]_i_44_n_0 ,\output_register_reg[15]_i_44_n_1 ,\output_register_reg[15]_i_44_n_2 ,\output_register_reg[15]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register_reg[15]_i_57_n_5 ,\output_register_reg[15]_i_57_n_6 ,\output_register_reg[15]_i_57_n_7 ,\output_register_reg[15]_i_58_n_4 }),
        .O(\delay_section3_reg[0][13]_0 ),
        .S({\output_register[15]_i_59_n_0 ,\output_register[15]_i_60_n_0 ,\output_register[15]_i_61_n_0 ,\output_register[15]_i_62_n_0 }));
  CARRY4 \output_register_reg[15]_i_45 
       (.CI(\output_register_reg[15]_i_57_n_0 ),
        .CO({\NLW_output_register_reg[15]_i_45_CO_UNCONNECTED [3:2],\delay_section3_reg[0][14]_0 ,\NLW_output_register_reg[15]_i_45_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section3_reg_n_0_[0][14] }),
        .O({\NLW_output_register_reg[15]_i_45_O_UNCONNECTED [3:1],\delay_section3_reg[0][14]_1 }),
        .S({1'b0,1'b0,1'b1,\output_register[15]_i_63_n_0 }));
  CARRY4 \output_register_reg[15]_i_56 
       (.CI(\output_register_reg[14]_i_57_n_0 ),
        .CO({\output_register_reg[15]_i_56_n_0 ,\output_register_reg[15]_i_56_n_1 ,\output_register_reg[15]_i_56_n_2 ,\output_register_reg[15]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register_reg[15]_i_58_n_5 ,\output_register_reg[15]_i_58_n_6 ,\output_register_reg[15]_i_58_n_7 ,\output_register_reg[15]_i_64_n_4 }),
        .O(\delay_section3_reg[0][10]_0 ),
        .S({\output_register[15]_i_65_n_0 ,\output_register[15]_i_66_n_0 ,\output_register[15]_i_67_n_0 ,\output_register[15]_i_68_n_0 }));
  CARRY4 \output_register_reg[15]_i_57 
       (.CI(\output_register_reg[15]_i_58_n_0 ),
        .CO({\output_register_reg[15]_i_57_n_0 ,\output_register_reg[15]_i_57_n_1 ,\output_register_reg[15]_i_57_n_2 ,\output_register_reg[15]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register[15]_i_69_n_0 ,\delay_section3_reg_n_0_[0][13] ,\delay_section3_reg_n_0_[0][12] ,\delay_section3_reg_n_0_[0][11] }),
        .O({\output_register_reg[15]_i_57_n_4 ,\output_register_reg[15]_i_57_n_5 ,\output_register_reg[15]_i_57_n_6 ,\output_register_reg[15]_i_57_n_7 }),
        .S({\output_register[15]_i_70_n_0 ,\output_register[15]_i_71_n_0 ,\output_register[15]_i_72_n_0 ,\output_register[15]_i_73_n_0 }));
  CARRY4 \output_register_reg[15]_i_58 
       (.CI(\output_register_reg[15]_i_64_n_0 ),
        .CO({\output_register_reg[15]_i_58_n_0 ,\output_register_reg[15]_i_58_n_1 ,\output_register_reg[15]_i_58_n_2 ,\output_register_reg[15]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[0][10] ,\delay_section3_reg_n_0_[0][9] ,\delay_section3_reg_n_0_[0][8] ,\delay_section3_reg_n_0_[0][7] }),
        .O({\output_register_reg[15]_i_58_n_4 ,\output_register_reg[15]_i_58_n_5 ,\output_register_reg[15]_i_58_n_6 ,\output_register_reg[15]_i_58_n_7 }),
        .S({\output_register[15]_i_74_n_0 ,\output_register[15]_i_75_n_0 ,\output_register[15]_i_76_n_0 ,\output_register[15]_i_77_n_0 }));
  CARRY4 \output_register_reg[15]_i_64 
       (.CI(\output_register_reg[14]_i_64_n_0 ),
        .CO({\output_register_reg[15]_i_64_n_0 ,\output_register_reg[15]_i_64_n_1 ,\output_register_reg[15]_i_64_n_2 ,\output_register_reg[15]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section3_reg_n_0_[0][6] ,\delay_section3_reg_n_0_[0][5] ,\delay_section3_reg_n_0_[0][4] ,\delay_section3_reg_n_0_[0][3] }),
        .O({\output_register_reg[15]_i_64_n_4 ,\output_register_reg[15]_i_64_n_5 ,\output_register_reg[15]_i_64_n_6 ,\output_register_reg[15]_i_64_n_7 }),
        .S({\output_register[15]_i_78_n_0 ,\output_register[15]_i_79_n_0 ,\output_register[15]_i_80_n_0 ,\output_register[15]_i_81_n_0 }));
  FDSE \output_register_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[2]_i_1_n_0 ),
        .Q(Input5[0]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[3]_i_1_n_0 ),
        .Q(Input5[1]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[4]_i_1_n_0 ),
        .Q(Input5[2]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[5]_i_1_n_0 ),
        .Q(Input5[3]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[6]_i_1_n_0 ),
        .Q(Input5[4]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[7]_i_1_n_0 ),
        .Q(Input5[5]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[8]_i_1_n_0 ),
        .Q(Input5[6]),
        .S(\output_register[14]_i_1_n_0 ));
  FDSE \output_register_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\output_register[9]_i_1_n_0 ),
        .Q(Input5[7]),
        .S(\output_register[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA565656AA56AA56)) 
    \sos_pipeline1[11]_i_10 
       (.I0(\delay_section1_reg[0]_0 [14]),
        .I1(\delay_section1_reg[0][15]_i_2_n_7 ),
        .I2(\delay_section1[0][15]_i_3_n_0 ),
        .I3(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I4(\delay_section1[0][15]_i_5_n_0 ),
        .I5(\delay_section1[0][15]_i_6_n_0 ),
        .O(\sos_pipeline1[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[11]_i_11 
       (.I0(\delay_section1_reg[0][14]_i_2_n_5 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [13]),
        .O(\sos_pipeline1[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[11]_i_12 
       (.I0(\delay_section1_reg[0][14]_i_2_n_6 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [12]),
        .O(\sos_pipeline1[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[11]_i_13 
       (.I0(\delay_section1_reg[0][14]_i_2_n_7 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [11]),
        .O(\sos_pipeline1[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[11]_i_14 
       (.I0(\delay_section1_reg[0][11]_i_2_n_4 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [10]),
        .O(\sos_pipeline1[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[11]_i_15 
       (.I0(\delay_section1_reg[0][11]_i_2_n_5 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [9]),
        .O(\sos_pipeline1[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[11]_i_16 
       (.I0(\delay_section1_reg[0][11]_i_2_n_6 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [8]),
        .O(\sos_pipeline1[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[11]_i_17 
       (.I0(\delay_section1_reg[0][11]_i_2_n_7 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [7]),
        .O(\sos_pipeline1[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[11]_i_5 
       (.I0(\sos_pipeline1_reg[11]_i_3_n_5 ),
        .I1(\delay_section1_reg[1]_1 [14]),
        .O(\sos_pipeline1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[11]_i_6 
       (.I0(\sos_pipeline1_reg[11]_i_3_n_6 ),
        .I1(\delay_section1_reg[1]_1 [13]),
        .O(\sos_pipeline1[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[11]_i_7 
       (.I0(\sos_pipeline1_reg[11]_i_3_n_7 ),
        .I1(\delay_section1_reg[1]_1 [12]),
        .O(\sos_pipeline1[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[11]_i_8 
       (.I0(\sos_pipeline1_reg[11]_i_4_n_4 ),
        .I1(\delay_section1_reg[1]_1 [11]),
        .O(\sos_pipeline1[11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sos_pipeline1[11]_i_9 
       (.I0(\delay_section1_reg[0]_0 [14]),
        .O(\sos_pipeline1[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sos_pipeline1[15]_i_4 
       (.I0(\delay_section1_reg[1]_1 [15]),
        .O(\sos_pipeline1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[15]_i_6 
       (.I0(\delay_section1_reg[1]_1 [15]),
        .I1(\delay_section1_reg[0][14]_1 ),
        .O(\sos_pipeline1[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[15]_i_7 
       (.I0(\delay_section1_reg[1]_1 [15]),
        .I1(\sos_pipeline1_reg[11]_i_3_n_4 ),
        .O(\sos_pipeline1[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sos_pipeline1[15]_i_8 
       (.I0(\delay_section1_reg[0]_0 [14]),
        .I1(\delay_section1_reg[0]_0 [15]),
        .O(\sos_pipeline1[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[3]_i_10 
       (.I0(\sos_pipeline1_reg[3]_i_5_n_5 ),
        .I1(\delay_section1_reg[1]_1 [2]),
        .O(\sos_pipeline1[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[3]_i_11 
       (.I0(\sos_pipeline1_reg[3]_i_5_n_6 ),
        .I1(\delay_section1_reg[1]_1 [1]),
        .O(\sos_pipeline1[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[3]_i_12 
       (.I0(\sos_pipeline1_reg[3]_i_5_n_7 ),
        .I1(\delay_section1_reg[1]_1 [0]),
        .O(\sos_pipeline1[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[3]_i_13 
       (.I0(\delay_section1_reg[0][3]_i_2_n_4 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [2]),
        .O(\sos_pipeline1[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[3]_i_14 
       (.I0(\delay_section1_reg[0][3]_i_2_n_5 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [1]),
        .O(\sos_pipeline1[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[3]_i_15 
       (.I0(\delay_section1_reg[0][3]_i_2_n_6 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [0]),
        .O(\sos_pipeline1[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hD0FFD0D0)) 
    \sos_pipeline1[3]_i_16 
       (.I0(\delay_section1[0][15]_i_6_n_0 ),
        .I1(\delay_section1[0][15]_i_5_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_3_n_0 ),
        .I4(\delay_section1_reg[0][3]_i_2_n_7 ),
        .O(\sos_pipeline1[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sos_pipeline1[3]_i_3 
       (.I0(\sos_pipeline1_reg[3]_i_2_n_5 ),
        .I1(\sos_pipeline1_reg[3]_i_4_n_5 ),
        .I2(\sos_pipeline1_reg[3]_i_2_n_6 ),
        .I3(\sos_pipeline1_reg[3]_i_4_n_6 ),
        .I4(\sos_pipeline1_reg[3]_i_2_n_7 ),
        .I5(\sos_pipeline1_reg[3]_i_4_n_4 ),
        .O(\sos_pipeline1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[3]_i_6 
       (.I0(\sos_pipeline1_reg[7]_i_3_n_5 ),
        .I1(\delay_section1_reg[1]_1 [6]),
        .O(\sos_pipeline1[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[3]_i_7 
       (.I0(\sos_pipeline1_reg[7]_i_3_n_6 ),
        .I1(\delay_section1_reg[1]_1 [5]),
        .O(\sos_pipeline1[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[3]_i_8 
       (.I0(\sos_pipeline1_reg[7]_i_3_n_7 ),
        .I1(\delay_section1_reg[1]_1 [4]),
        .O(\sos_pipeline1[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[3]_i_9 
       (.I0(\sos_pipeline1_reg[3]_i_5_n_4 ),
        .I1(\delay_section1_reg[1]_1 [3]),
        .O(\sos_pipeline1[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[7]_i_10 
       (.I0(\delay_section1_reg[0][7]_i_2_n_6 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [4]),
        .O(\sos_pipeline1[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[7]_i_11 
       (.I0(\delay_section1_reg[0][7]_i_2_n_7 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [3]),
        .O(\sos_pipeline1[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[7]_i_4 
       (.I0(\sos_pipeline1_reg[11]_i_4_n_5 ),
        .I1(\delay_section1_reg[1]_1 [10]),
        .O(\sos_pipeline1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[7]_i_5 
       (.I0(\sos_pipeline1_reg[11]_i_4_n_6 ),
        .I1(\delay_section1_reg[1]_1 [9]),
        .O(\sos_pipeline1[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[7]_i_6 
       (.I0(\sos_pipeline1_reg[11]_i_4_n_7 ),
        .I1(\delay_section1_reg[1]_1 [8]),
        .O(\sos_pipeline1[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[7]_i_7 
       (.I0(\sos_pipeline1_reg[7]_i_3_n_4 ),
        .I1(\delay_section1_reg[1]_1 [7]),
        .O(\sos_pipeline1[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[7]_i_8 
       (.I0(\delay_section1_reg[0][7]_i_2_n_4 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [6]),
        .O(\sos_pipeline1[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0DDD0D0DF222F2F2)) 
    \sos_pipeline1[7]_i_9 
       (.I0(\delay_section1_reg[0][7]_i_2_n_5 ),
        .I1(\delay_section1[0][15]_i_3_n_0 ),
        .I2(\delay_section1_reg[0][15]_i_4_n_3 ),
        .I3(\delay_section1[0][15]_i_5_n_0 ),
        .I4(\delay_section1[0][15]_i_6_n_0 ),
        .I5(\delay_section1_reg[0]_0 [5]),
        .O(\sos_pipeline1[7]_i_9_n_0 ));
  FDRE \sos_pipeline1_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[3]_i_1_n_7 ),
        .Q(\sos_pipeline1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[11]_i_1_n_5 ),
        .Q(\sos_pipeline1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[11]_i_1_n_4 ),
        .Q(\sos_pipeline1_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline1_reg[11]_i_1 
       (.CI(\sos_pipeline1_reg[7]_i_1_n_0 ),
        .CO({\sos_pipeline1_reg[11]_i_1_n_0 ,\sos_pipeline1_reg[11]_i_1_n_1 ,\sos_pipeline1_reg[11]_i_1_n_2 ,\sos_pipeline1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sos_pipeline1_reg[11]_i_1_n_4 ,\sos_pipeline1_reg[11]_i_1_n_5 ,\sos_pipeline1_reg[11]_i_1_n_6 ,\sos_pipeline1_reg[11]_i_1_n_7 }),
        .S({\sos_pipeline1_reg[15]_i_2_n_6 ,\sos_pipeline1_reg[15]_i_2_n_7 ,\sos_pipeline1_reg[11]_i_2_n_4 ,\sos_pipeline1_reg[11]_i_2_n_5 }));
  CARRY4 \sos_pipeline1_reg[11]_i_2 
       (.CI(\sos_pipeline1_reg[7]_i_2_n_0 ),
        .CO({\sos_pipeline1_reg[11]_i_2_n_0 ,\sos_pipeline1_reg[11]_i_2_n_1 ,\sos_pipeline1_reg[11]_i_2_n_2 ,\sos_pipeline1_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline1_reg[11]_i_3_n_5 ,\sos_pipeline1_reg[11]_i_3_n_6 ,\sos_pipeline1_reg[11]_i_3_n_7 ,\sos_pipeline1_reg[11]_i_4_n_4 }),
        .O({\sos_pipeline1_reg[11]_i_2_n_4 ,\sos_pipeline1_reg[11]_i_2_n_5 ,\sos_pipeline1_reg[11]_i_2_n_6 ,\sos_pipeline1_reg[11]_i_2_n_7 }),
        .S({\sos_pipeline1[11]_i_5_n_0 ,\sos_pipeline1[11]_i_6_n_0 ,\sos_pipeline1[11]_i_7_n_0 ,\sos_pipeline1[11]_i_8_n_0 }));
  CARRY4 \sos_pipeline1_reg[11]_i_3 
       (.CI(\sos_pipeline1_reg[11]_i_4_n_0 ),
        .CO({\sos_pipeline1_reg[11]_i_3_n_0 ,\sos_pipeline1_reg[11]_i_3_n_1 ,\sos_pipeline1_reg[11]_i_3_n_2 ,\sos_pipeline1_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline1[11]_i_9_n_0 ,\delay_section1_reg[0]_0 [13:11]}),
        .O({\sos_pipeline1_reg[11]_i_3_n_4 ,\sos_pipeline1_reg[11]_i_3_n_5 ,\sos_pipeline1_reg[11]_i_3_n_6 ,\sos_pipeline1_reg[11]_i_3_n_7 }),
        .S({\sos_pipeline1[11]_i_10_n_0 ,\sos_pipeline1[11]_i_11_n_0 ,\sos_pipeline1[11]_i_12_n_0 ,\sos_pipeline1[11]_i_13_n_0 }));
  CARRY4 \sos_pipeline1_reg[11]_i_4 
       (.CI(\sos_pipeline1_reg[7]_i_3_n_0 ),
        .CO({\sos_pipeline1_reg[11]_i_4_n_0 ,\sos_pipeline1_reg[11]_i_4_n_1 ,\sos_pipeline1_reg[11]_i_4_n_2 ,\sos_pipeline1_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1_reg[0]_0 [10:7]),
        .O({\sos_pipeline1_reg[11]_i_4_n_4 ,\sos_pipeline1_reg[11]_i_4_n_5 ,\sos_pipeline1_reg[11]_i_4_n_6 ,\sos_pipeline1_reg[11]_i_4_n_7 }),
        .S({\sos_pipeline1[11]_i_14_n_0 ,\sos_pipeline1[11]_i_15_n_0 ,\sos_pipeline1[11]_i_16_n_0 ,\sos_pipeline1[11]_i_17_n_0 }));
  FDRE \sos_pipeline1_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[14]_i_1_n_7 ),
        .Q(\sos_pipeline1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[14]_i_1_n_6 ),
        .Q(\sos_pipeline1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[14]_i_1_n_5 ),
        .Q(\sos_pipeline1_reg_n_0_[14] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline1_reg[14]_i_1 
       (.CI(\sos_pipeline1_reg[11]_i_1_n_0 ),
        .CO({\sos_pipeline1_reg[14]_i_1_n_0 ,\sos_pipeline1_reg[14]_i_1_n_1 ,\sos_pipeline1_reg[14]_i_1_n_2 ,\sos_pipeline1_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sos_pipeline1_reg[14]_i_1_O_UNCONNECTED [3],\sos_pipeline1_reg[14]_i_1_n_5 ,\sos_pipeline1_reg[14]_i_1_n_6 ,\sos_pipeline1_reg[14]_i_1_n_7 }),
        .S({\sos_pipeline1_reg[15]_i_2_n_4 ,\sos_pipeline1_reg[15]_i_2_n_4 ,\sos_pipeline1_reg[15]_i_2_n_4 ,\sos_pipeline1_reg[15]_i_2_n_5 }));
  FDRE \sos_pipeline1_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[15]_i_1_n_7 ),
        .Q(RESIZE0_in0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline1_reg[15]_i_1 
       (.CI(\sos_pipeline1_reg[14]_i_1_n_0 ),
        .CO(\NLW_sos_pipeline1_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sos_pipeline1_reg[15]_i_1_O_UNCONNECTED [3:1],\sos_pipeline1_reg[15]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\sos_pipeline1_reg[15]_i_2_n_4 }));
  CARRY4 \sos_pipeline1_reg[15]_i_2 
       (.CI(\sos_pipeline1_reg[11]_i_2_n_0 ),
        .CO({\NLW_sos_pipeline1_reg[15]_i_2_CO_UNCONNECTED [3],\sos_pipeline1_reg[15]_i_2_n_1 ,\sos_pipeline1_reg[15]_i_2_n_2 ,\sos_pipeline1_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\delay_section1_reg[0][14]_1 ,\sos_pipeline1[15]_i_4_n_0 ,\delay_section1_reg[1]_1 [15]}),
        .O({\sos_pipeline1_reg[15]_i_2_n_4 ,\sos_pipeline1_reg[15]_i_2_n_5 ,\sos_pipeline1_reg[15]_i_2_n_6 ,\sos_pipeline1_reg[15]_i_2_n_7 }),
        .S({1'b1,\sos_pipeline1_reg[15]_0 ,\sos_pipeline1[15]_i_6_n_0 ,\sos_pipeline1[15]_i_7_n_0 }));
  CARRY4 \sos_pipeline1_reg[15]_i_3 
       (.CI(\sos_pipeline1_reg[11]_i_3_n_0 ),
        .CO({\NLW_sos_pipeline1_reg[15]_i_3_CO_UNCONNECTED [3:2],\delay_section1_reg[0][14]_0 ,\NLW_sos_pipeline1_reg[15]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section1_reg[0]_0 [14]}),
        .O({\NLW_sos_pipeline1_reg[15]_i_3_O_UNCONNECTED [3:1],\delay_section1_reg[0][14]_1 }),
        .S({1'b0,1'b0,1'b1,\sos_pipeline1[15]_i_8_n_0 }));
  FDRE \sos_pipeline1_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[3]_i_1_n_6 ),
        .Q(\sos_pipeline1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[3]_i_1_n_5 ),
        .Q(\sos_pipeline1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[3]_i_1_n_4 ),
        .Q(\sos_pipeline1_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sos_pipeline1_reg[3]_i_1_n_0 ,\sos_pipeline1_reg[3]_i_1_n_1 ,\sos_pipeline1_reg[3]_i_1_n_2 ,\sos_pipeline1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sos_pipeline1_reg[3]_i_2_n_5 }),
        .O({\sos_pipeline1_reg[3]_i_1_n_4 ,\sos_pipeline1_reg[3]_i_1_n_5 ,\sos_pipeline1_reg[3]_i_1_n_6 ,\sos_pipeline1_reg[3]_i_1_n_7 }),
        .S({\sos_pipeline1_reg[7]_i_2_n_6 ,\sos_pipeline1_reg[7]_i_2_n_7 ,\sos_pipeline1_reg[3]_i_2_n_4 ,\sos_pipeline1[3]_i_3_n_0 }));
  CARRY4 \sos_pipeline1_reg[3]_i_2 
       (.CI(\sos_pipeline1_reg[3]_i_4_n_0 ),
        .CO({\sos_pipeline1_reg[3]_i_2_n_0 ,\sos_pipeline1_reg[3]_i_2_n_1 ,\sos_pipeline1_reg[3]_i_2_n_2 ,\sos_pipeline1_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline1_reg[7]_i_3_n_5 ,\sos_pipeline1_reg[7]_i_3_n_6 ,\sos_pipeline1_reg[7]_i_3_n_7 ,\sos_pipeline1_reg[3]_i_5_n_4 }),
        .O({\sos_pipeline1_reg[3]_i_2_n_4 ,\sos_pipeline1_reg[3]_i_2_n_5 ,\sos_pipeline1_reg[3]_i_2_n_6 ,\sos_pipeline1_reg[3]_i_2_n_7 }),
        .S({\sos_pipeline1[3]_i_6_n_0 ,\sos_pipeline1[3]_i_7_n_0 ,\sos_pipeline1[3]_i_8_n_0 ,\sos_pipeline1[3]_i_9_n_0 }));
  CARRY4 \sos_pipeline1_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\sos_pipeline1_reg[3]_i_4_n_0 ,\sos_pipeline1_reg[3]_i_4_n_1 ,\sos_pipeline1_reg[3]_i_4_n_2 ,\sos_pipeline1_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline1_reg[3]_i_5_n_5 ,\sos_pipeline1_reg[3]_i_5_n_6 ,\sos_pipeline1_reg[3]_i_5_n_7 ,1'b0}),
        .O({\sos_pipeline1_reg[3]_i_4_n_4 ,\sos_pipeline1_reg[3]_i_4_n_5 ,\sos_pipeline1_reg[3]_i_4_n_6 ,\NLW_sos_pipeline1_reg[3]_i_4_O_UNCONNECTED [0]}),
        .S({\sos_pipeline1[3]_i_10_n_0 ,\sos_pipeline1[3]_i_11_n_0 ,\sos_pipeline1[3]_i_12_n_0 ,1'b0}));
  CARRY4 \sos_pipeline1_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\sos_pipeline1_reg[3]_i_5_n_0 ,\sos_pipeline1_reg[3]_i_5_n_1 ,\sos_pipeline1_reg[3]_i_5_n_2 ,\sos_pipeline1_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section1_reg[0]_0 [2:0],1'b0}),
        .O({\sos_pipeline1_reg[3]_i_5_n_4 ,\sos_pipeline1_reg[3]_i_5_n_5 ,\sos_pipeline1_reg[3]_i_5_n_6 ,\sos_pipeline1_reg[3]_i_5_n_7 }),
        .S({\sos_pipeline1[3]_i_13_n_0 ,\sos_pipeline1[3]_i_14_n_0 ,\sos_pipeline1[3]_i_15_n_0 ,\sos_pipeline1[3]_i_16_n_0 }));
  FDRE \sos_pipeline1_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[7]_i_1_n_7 ),
        .Q(\sos_pipeline1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[7]_i_1_n_6 ),
        .Q(\sos_pipeline1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[7]_i_1_n_5 ),
        .Q(\sos_pipeline1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[7]_i_1_n_4 ),
        .Q(\sos_pipeline1_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline1_reg[7]_i_1 
       (.CI(\sos_pipeline1_reg[3]_i_1_n_0 ),
        .CO({\sos_pipeline1_reg[7]_i_1_n_0 ,\sos_pipeline1_reg[7]_i_1_n_1 ,\sos_pipeline1_reg[7]_i_1_n_2 ,\sos_pipeline1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sos_pipeline1_reg[7]_i_1_n_4 ,\sos_pipeline1_reg[7]_i_1_n_5 ,\sos_pipeline1_reg[7]_i_1_n_6 ,\sos_pipeline1_reg[7]_i_1_n_7 }),
        .S({\sos_pipeline1_reg[11]_i_2_n_6 ,\sos_pipeline1_reg[11]_i_2_n_7 ,\sos_pipeline1_reg[7]_i_2_n_4 ,\sos_pipeline1_reg[7]_i_2_n_5 }));
  CARRY4 \sos_pipeline1_reg[7]_i_2 
       (.CI(\sos_pipeline1_reg[3]_i_2_n_0 ),
        .CO({\sos_pipeline1_reg[7]_i_2_n_0 ,\sos_pipeline1_reg[7]_i_2_n_1 ,\sos_pipeline1_reg[7]_i_2_n_2 ,\sos_pipeline1_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline1_reg[11]_i_4_n_5 ,\sos_pipeline1_reg[11]_i_4_n_6 ,\sos_pipeline1_reg[11]_i_4_n_7 ,\sos_pipeline1_reg[7]_i_3_n_4 }),
        .O({\sos_pipeline1_reg[7]_i_2_n_4 ,\sos_pipeline1_reg[7]_i_2_n_5 ,\sos_pipeline1_reg[7]_i_2_n_6 ,\sos_pipeline1_reg[7]_i_2_n_7 }),
        .S({\sos_pipeline1[7]_i_4_n_0 ,\sos_pipeline1[7]_i_5_n_0 ,\sos_pipeline1[7]_i_6_n_0 ,\sos_pipeline1[7]_i_7_n_0 }));
  CARRY4 \sos_pipeline1_reg[7]_i_3 
       (.CI(\sos_pipeline1_reg[3]_i_5_n_0 ),
        .CO({\sos_pipeline1_reg[7]_i_3_n_0 ,\sos_pipeline1_reg[7]_i_3_n_1 ,\sos_pipeline1_reg[7]_i_3_n_2 ,\sos_pipeline1_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\delay_section1_reg[0]_0 [6:3]),
        .O({\sos_pipeline1_reg[7]_i_3_n_4 ,\sos_pipeline1_reg[7]_i_3_n_5 ,\sos_pipeline1_reg[7]_i_3_n_6 ,\sos_pipeline1_reg[7]_i_3_n_7 }),
        .S({\sos_pipeline1[7]_i_8_n_0 ,\sos_pipeline1[7]_i_9_n_0 ,\sos_pipeline1[7]_i_10_n_0 ,\sos_pipeline1[7]_i_11_n_0 }));
  FDRE \sos_pipeline1_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[11]_i_1_n_7 ),
        .Q(\sos_pipeline1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \sos_pipeline1_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline1_reg[11]_i_1_n_6 ),
        .Q(\sos_pipeline1_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAA5AAA6)) 
    \sos_pipeline2[11]_i_10 
       (.I0(\delay_section2_reg_n_0_[0][14] ),
        .I1(\delay_section2_reg[0][15]_i_5_n_7 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .I4(\delay_section2[0][15]_i_2_n_0 ),
        .O(\sos_pipeline2[11]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[11]_i_11 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][14]_i_2_n_5 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][13] ),
        .O(\sos_pipeline2[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[11]_i_12 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][14]_i_2_n_6 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][12] ),
        .O(\sos_pipeline2[11]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[11]_i_13 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][14]_i_2_n_7 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][11] ),
        .O(\sos_pipeline2[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[11]_i_14 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][11]_i_2_n_4 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][10] ),
        .O(\sos_pipeline2[11]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[11]_i_15 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][11]_i_2_n_5 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][9] ),
        .O(\sos_pipeline2[11]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[11]_i_16 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][11]_i_2_n_6 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][8] ),
        .O(\sos_pipeline2[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[11]_i_17 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][11]_i_2_n_7 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][7] ),
        .O(\sos_pipeline2[11]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[11]_i_5 
       (.I0(\sos_pipeline2_reg[11]_i_3_n_5 ),
        .I1(\delay_section2_reg_n_0_[1][14] ),
        .O(\sos_pipeline2[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[11]_i_6 
       (.I0(\sos_pipeline2_reg[11]_i_3_n_6 ),
        .I1(\delay_section2_reg_n_0_[1][13] ),
        .O(\sos_pipeline2[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[11]_i_7 
       (.I0(\sos_pipeline2_reg[11]_i_3_n_7 ),
        .I1(\delay_section2_reg_n_0_[1][12] ),
        .O(\sos_pipeline2[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[11]_i_8 
       (.I0(\sos_pipeline2_reg[11]_i_4_n_4 ),
        .I1(\delay_section2_reg_n_0_[1][11] ),
        .O(\sos_pipeline2[11]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sos_pipeline2[11]_i_9 
       (.I0(\delay_section2_reg_n_0_[0][14] ),
        .O(\sos_pipeline2[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sos_pipeline2[15]_i_4 
       (.I0(RESIZE3_in0),
        .O(\sos_pipeline2[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[15]_i_6 
       (.I0(RESIZE3_in0),
        .I1(\delay_section2_reg[0][14]_2 ),
        .O(\sos_pipeline2[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[15]_i_7 
       (.I0(RESIZE3_in0),
        .I1(\sos_pipeline2_reg[11]_i_3_n_4 ),
        .O(\sos_pipeline2[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sos_pipeline2[15]_i_8 
       (.I0(\delay_section2_reg_n_0_[0][14] ),
        .I1(RESIZE0),
        .O(\sos_pipeline2[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[3]_i_10 
       (.I0(\sos_pipeline2_reg[3]_i_5_n_5 ),
        .I1(\delay_section2_reg_n_0_[1][2] ),
        .O(\sos_pipeline2[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[3]_i_11 
       (.I0(\sos_pipeline2_reg[3]_i_5_n_6 ),
        .I1(\delay_section2_reg_n_0_[1][1] ),
        .O(\sos_pipeline2[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[3]_i_12 
       (.I0(\sos_pipeline2_reg[3]_i_5_n_7 ),
        .I1(\delay_section2_reg_n_0_[1][0] ),
        .O(\sos_pipeline2[3]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[3]_i_13 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][3]_i_2_n_4 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][2] ),
        .O(\sos_pipeline2[3]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[3]_i_14 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][3]_i_2_n_5 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][1] ),
        .O(\sos_pipeline2[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[3]_i_15 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][3]_i_2_n_6 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][0] ),
        .O(\sos_pipeline2[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \sos_pipeline2[3]_i_16 
       (.I0(\delay_section2[0][15]_i_2_n_0 ),
        .I1(\delay_section2_reg[0][3]_i_2_n_7 ),
        .I2(\delay_section2[0][15]_i_4_n_0 ),
        .I3(\delay_section2[0][15]_i_3_n_0 ),
        .O(\sos_pipeline2[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \sos_pipeline2[3]_i_3 
       (.I0(\sos_pipeline2_reg[3]_i_2_n_5 ),
        .I1(\sos_pipeline2_reg[3]_i_4_n_4 ),
        .I2(\sos_pipeline2_reg[3]_i_2_n_7 ),
        .I3(\sos_pipeline2_reg[3]_i_4_n_5 ),
        .I4(\sos_pipeline2_reg[3]_i_4_n_6 ),
        .I5(\sos_pipeline2_reg[3]_i_2_n_6 ),
        .O(\sos_pipeline2[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[3]_i_6 
       (.I0(\sos_pipeline2_reg[7]_i_3_n_5 ),
        .I1(\delay_section2_reg_n_0_[1][6] ),
        .O(\sos_pipeline2[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[3]_i_7 
       (.I0(\sos_pipeline2_reg[7]_i_3_n_6 ),
        .I1(\delay_section2_reg_n_0_[1][5] ),
        .O(\sos_pipeline2[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[3]_i_8 
       (.I0(\sos_pipeline2_reg[7]_i_3_n_7 ),
        .I1(\delay_section2_reg_n_0_[1][4] ),
        .O(\sos_pipeline2[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[3]_i_9 
       (.I0(\sos_pipeline2_reg[3]_i_5_n_4 ),
        .I1(\delay_section2_reg_n_0_[1][3] ),
        .O(\sos_pipeline2[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[7]_i_10 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][7]_i_2_n_6 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][4] ),
        .O(\sos_pipeline2[7]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[7]_i_11 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][7]_i_2_n_7 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][3] ),
        .O(\sos_pipeline2[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[7]_i_4 
       (.I0(\sos_pipeline2_reg[11]_i_4_n_5 ),
        .I1(\delay_section2_reg_n_0_[1][10] ),
        .O(\sos_pipeline2[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[7]_i_5 
       (.I0(\sos_pipeline2_reg[11]_i_4_n_6 ),
        .I1(\delay_section2_reg_n_0_[1][9] ),
        .O(\sos_pipeline2[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[7]_i_6 
       (.I0(\sos_pipeline2_reg[11]_i_4_n_7 ),
        .I1(\delay_section2_reg_n_0_[1][8] ),
        .O(\sos_pipeline2[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[7]_i_7 
       (.I0(\sos_pipeline2_reg[7]_i_3_n_4 ),
        .I1(\delay_section2_reg_n_0_[1][7] ),
        .O(\sos_pipeline2[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[7]_i_8 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][7]_i_2_n_4 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][6] ),
        .O(\sos_pipeline2[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h1101EEFE)) 
    \sos_pipeline2[7]_i_9 
       (.I0(\delay_section2[0][15]_i_3_n_0 ),
        .I1(\delay_section2[0][15]_i_4_n_0 ),
        .I2(\delay_section2_reg[0][7]_i_2_n_5 ),
        .I3(\delay_section2[0][15]_i_2_n_0 ),
        .I4(\delay_section2_reg_n_0_[0][5] ),
        .O(\sos_pipeline2[7]_i_9_n_0 ));
  FDRE \sos_pipeline2_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[3]_i_1_n_7 ),
        .Q(sos_pipeline2[0]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[11]_i_1_n_5 ),
        .Q(sos_pipeline2[10]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[11]_i_1_n_4 ),
        .Q(sos_pipeline2[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline2_reg[11]_i_1 
       (.CI(\sos_pipeline2_reg[7]_i_1_n_0 ),
        .CO({\sos_pipeline2_reg[11]_i_1_n_0 ,\sos_pipeline2_reg[11]_i_1_n_1 ,\sos_pipeline2_reg[11]_i_1_n_2 ,\sos_pipeline2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sos_pipeline2_reg[11]_i_1_n_4 ,\sos_pipeline2_reg[11]_i_1_n_5 ,\sos_pipeline2_reg[11]_i_1_n_6 ,\sos_pipeline2_reg[11]_i_1_n_7 }),
        .S({\sos_pipeline2_reg[15]_i_2_n_6 ,\sos_pipeline2_reg[15]_i_2_n_7 ,\sos_pipeline2_reg[11]_i_2_n_4 ,\sos_pipeline2_reg[11]_i_2_n_5 }));
  CARRY4 \sos_pipeline2_reg[11]_i_2 
       (.CI(\sos_pipeline2_reg[7]_i_2_n_0 ),
        .CO({\sos_pipeline2_reg[11]_i_2_n_0 ,\sos_pipeline2_reg[11]_i_2_n_1 ,\sos_pipeline2_reg[11]_i_2_n_2 ,\sos_pipeline2_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline2_reg[11]_i_3_n_5 ,\sos_pipeline2_reg[11]_i_3_n_6 ,\sos_pipeline2_reg[11]_i_3_n_7 ,\sos_pipeline2_reg[11]_i_4_n_4 }),
        .O({\sos_pipeline2_reg[11]_i_2_n_4 ,\sos_pipeline2_reg[11]_i_2_n_5 ,\sos_pipeline2_reg[11]_i_2_n_6 ,\sos_pipeline2_reg[11]_i_2_n_7 }),
        .S({\sos_pipeline2[11]_i_5_n_0 ,\sos_pipeline2[11]_i_6_n_0 ,\sos_pipeline2[11]_i_7_n_0 ,\sos_pipeline2[11]_i_8_n_0 }));
  CARRY4 \sos_pipeline2_reg[11]_i_3 
       (.CI(\sos_pipeline2_reg[11]_i_4_n_0 ),
        .CO({\sos_pipeline2_reg[11]_i_3_n_0 ,\sos_pipeline2_reg[11]_i_3_n_1 ,\sos_pipeline2_reg[11]_i_3_n_2 ,\sos_pipeline2_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline2[11]_i_9_n_0 ,\delay_section2_reg_n_0_[0][13] ,\delay_section2_reg_n_0_[0][12] ,\delay_section2_reg_n_0_[0][11] }),
        .O({\sos_pipeline2_reg[11]_i_3_n_4 ,\sos_pipeline2_reg[11]_i_3_n_5 ,\sos_pipeline2_reg[11]_i_3_n_6 ,\sos_pipeline2_reg[11]_i_3_n_7 }),
        .S({\sos_pipeline2[11]_i_10_n_0 ,\sos_pipeline2[11]_i_11_n_0 ,\sos_pipeline2[11]_i_12_n_0 ,\sos_pipeline2[11]_i_13_n_0 }));
  CARRY4 \sos_pipeline2_reg[11]_i_4 
       (.CI(\sos_pipeline2_reg[7]_i_3_n_0 ),
        .CO({\sos_pipeline2_reg[11]_i_4_n_0 ,\sos_pipeline2_reg[11]_i_4_n_1 ,\sos_pipeline2_reg[11]_i_4_n_2 ,\sos_pipeline2_reg[11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][10] ,\delay_section2_reg_n_0_[0][9] ,\delay_section2_reg_n_0_[0][8] ,\delay_section2_reg_n_0_[0][7] }),
        .O({\sos_pipeline2_reg[11]_i_4_n_4 ,\sos_pipeline2_reg[11]_i_4_n_5 ,\sos_pipeline2_reg[11]_i_4_n_6 ,\sos_pipeline2_reg[11]_i_4_n_7 }),
        .S({\sos_pipeline2[11]_i_14_n_0 ,\sos_pipeline2[11]_i_15_n_0 ,\sos_pipeline2[11]_i_16_n_0 ,\sos_pipeline2[11]_i_17_n_0 }));
  FDRE \sos_pipeline2_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[14]_i_1_n_7 ),
        .Q(sos_pipeline2[12]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[14]_i_1_n_6 ),
        .Q(sos_pipeline2[13]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[14]_i_1_n_5 ),
        .Q(sos_pipeline2[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline2_reg[14]_i_1 
       (.CI(\sos_pipeline2_reg[11]_i_1_n_0 ),
        .CO({\sos_pipeline2_reg[14]_i_1_n_0 ,\sos_pipeline2_reg[14]_i_1_n_1 ,\sos_pipeline2_reg[14]_i_1_n_2 ,\sos_pipeline2_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sos_pipeline2_reg[14]_i_1_O_UNCONNECTED [3],\sos_pipeline2_reg[14]_i_1_n_5 ,\sos_pipeline2_reg[14]_i_1_n_6 ,\sos_pipeline2_reg[14]_i_1_n_7 }),
        .S({\sos_pipeline2_reg[15]_i_2_n_4 ,\sos_pipeline2_reg[15]_i_2_n_4 ,\sos_pipeline2_reg[15]_i_2_n_4 ,\sos_pipeline2_reg[15]_i_2_n_5 }));
  FDRE \sos_pipeline2_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[15]_i_1_n_7 ),
        .Q(sos_pipeline2[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline2_reg[15]_i_1 
       (.CI(\sos_pipeline2_reg[14]_i_1_n_0 ),
        .CO(\NLW_sos_pipeline2_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sos_pipeline2_reg[15]_i_1_O_UNCONNECTED [3:1],\sos_pipeline2_reg[15]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\sos_pipeline2_reg[15]_i_2_n_4 }));
  CARRY4 \sos_pipeline2_reg[15]_i_2 
       (.CI(\sos_pipeline2_reg[11]_i_2_n_0 ),
        .CO({\NLW_sos_pipeline2_reg[15]_i_2_CO_UNCONNECTED [3],\sos_pipeline2_reg[15]_i_2_n_1 ,\sos_pipeline2_reg[15]_i_2_n_2 ,\sos_pipeline2_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\delay_section2_reg[0][14]_2 ,\sos_pipeline2[15]_i_4_n_0 ,RESIZE3_in0}),
        .O({\sos_pipeline2_reg[15]_i_2_n_4 ,\sos_pipeline2_reg[15]_i_2_n_5 ,\sos_pipeline2_reg[15]_i_2_n_6 ,\sos_pipeline2_reg[15]_i_2_n_7 }),
        .S({1'b1,\sos_pipeline2_reg[15]_1 ,\sos_pipeline2[15]_i_6_n_0 ,\sos_pipeline2[15]_i_7_n_0 }));
  CARRY4 \sos_pipeline2_reg[15]_i_3 
       (.CI(\sos_pipeline2_reg[11]_i_3_n_0 ),
        .CO({\NLW_sos_pipeline2_reg[15]_i_3_CO_UNCONNECTED [3:2],\delay_section2_reg[0][14]_1 ,\NLW_sos_pipeline2_reg[15]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\delay_section2_reg_n_0_[0][14] }),
        .O({\NLW_sos_pipeline2_reg[15]_i_3_O_UNCONNECTED [3:1],\delay_section2_reg[0][14]_2 }),
        .S({1'b0,1'b0,1'b1,\sos_pipeline2[15]_i_8_n_0 }));
  FDRE \sos_pipeline2_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[3]_i_1_n_6 ),
        .Q(sos_pipeline2[1]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[3]_i_1_n_5 ),
        .Q(sos_pipeline2[2]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[3]_i_1_n_4 ),
        .Q(sos_pipeline2[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sos_pipeline2_reg[3]_i_1_n_0 ,\sos_pipeline2_reg[3]_i_1_n_1 ,\sos_pipeline2_reg[3]_i_1_n_2 ,\sos_pipeline2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sos_pipeline2_reg[3]_i_2_n_5 }),
        .O({\sos_pipeline2_reg[3]_i_1_n_4 ,\sos_pipeline2_reg[3]_i_1_n_5 ,\sos_pipeline2_reg[3]_i_1_n_6 ,\sos_pipeline2_reg[3]_i_1_n_7 }),
        .S({\sos_pipeline2_reg[7]_i_2_n_6 ,\sos_pipeline2_reg[7]_i_2_n_7 ,\sos_pipeline2_reg[3]_i_2_n_4 ,\sos_pipeline2[3]_i_3_n_0 }));
  CARRY4 \sos_pipeline2_reg[3]_i_2 
       (.CI(\sos_pipeline2_reg[3]_i_4_n_0 ),
        .CO({\sos_pipeline2_reg[3]_i_2_n_0 ,\sos_pipeline2_reg[3]_i_2_n_1 ,\sos_pipeline2_reg[3]_i_2_n_2 ,\sos_pipeline2_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline2_reg[7]_i_3_n_5 ,\sos_pipeline2_reg[7]_i_3_n_6 ,\sos_pipeline2_reg[7]_i_3_n_7 ,\sos_pipeline2_reg[3]_i_5_n_4 }),
        .O({\sos_pipeline2_reg[3]_i_2_n_4 ,\sos_pipeline2_reg[3]_i_2_n_5 ,\sos_pipeline2_reg[3]_i_2_n_6 ,\sos_pipeline2_reg[3]_i_2_n_7 }),
        .S({\sos_pipeline2[3]_i_6_n_0 ,\sos_pipeline2[3]_i_7_n_0 ,\sos_pipeline2[3]_i_8_n_0 ,\sos_pipeline2[3]_i_9_n_0 }));
  CARRY4 \sos_pipeline2_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\sos_pipeline2_reg[3]_i_4_n_0 ,\sos_pipeline2_reg[3]_i_4_n_1 ,\sos_pipeline2_reg[3]_i_4_n_2 ,\sos_pipeline2_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline2_reg[3]_i_5_n_5 ,\sos_pipeline2_reg[3]_i_5_n_6 ,\sos_pipeline2_reg[3]_i_5_n_7 ,1'b0}),
        .O({\sos_pipeline2_reg[3]_i_4_n_4 ,\sos_pipeline2_reg[3]_i_4_n_5 ,\sos_pipeline2_reg[3]_i_4_n_6 ,\NLW_sos_pipeline2_reg[3]_i_4_O_UNCONNECTED [0]}),
        .S({\sos_pipeline2[3]_i_10_n_0 ,\sos_pipeline2[3]_i_11_n_0 ,\sos_pipeline2[3]_i_12_n_0 ,1'b0}));
  CARRY4 \sos_pipeline2_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\sos_pipeline2_reg[3]_i_5_n_0 ,\sos_pipeline2_reg[3]_i_5_n_1 ,\sos_pipeline2_reg[3]_i_5_n_2 ,\sos_pipeline2_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][2] ,\delay_section2_reg_n_0_[0][1] ,\delay_section2_reg_n_0_[0][0] ,1'b0}),
        .O({\sos_pipeline2_reg[3]_i_5_n_4 ,\sos_pipeline2_reg[3]_i_5_n_5 ,\sos_pipeline2_reg[3]_i_5_n_6 ,\sos_pipeline2_reg[3]_i_5_n_7 }),
        .S({\sos_pipeline2[3]_i_13_n_0 ,\sos_pipeline2[3]_i_14_n_0 ,\sos_pipeline2[3]_i_15_n_0 ,\sos_pipeline2[3]_i_16_n_0 }));
  FDRE \sos_pipeline2_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[7]_i_1_n_7 ),
        .Q(sos_pipeline2[4]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[7]_i_1_n_6 ),
        .Q(sos_pipeline2[5]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[7]_i_1_n_5 ),
        .Q(sos_pipeline2[6]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[7]_i_1_n_4 ),
        .Q(sos_pipeline2[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sos_pipeline2_reg[7]_i_1 
       (.CI(\sos_pipeline2_reg[3]_i_1_n_0 ),
        .CO({\sos_pipeline2_reg[7]_i_1_n_0 ,\sos_pipeline2_reg[7]_i_1_n_1 ,\sos_pipeline2_reg[7]_i_1_n_2 ,\sos_pipeline2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sos_pipeline2_reg[7]_i_1_n_4 ,\sos_pipeline2_reg[7]_i_1_n_5 ,\sos_pipeline2_reg[7]_i_1_n_6 ,\sos_pipeline2_reg[7]_i_1_n_7 }),
        .S({\sos_pipeline2_reg[11]_i_2_n_6 ,\sos_pipeline2_reg[11]_i_2_n_7 ,\sos_pipeline2_reg[7]_i_2_n_4 ,\sos_pipeline2_reg[7]_i_2_n_5 }));
  CARRY4 \sos_pipeline2_reg[7]_i_2 
       (.CI(\sos_pipeline2_reg[3]_i_2_n_0 ),
        .CO({\sos_pipeline2_reg[7]_i_2_n_0 ,\sos_pipeline2_reg[7]_i_2_n_1 ,\sos_pipeline2_reg[7]_i_2_n_2 ,\sos_pipeline2_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sos_pipeline2_reg[11]_i_4_n_5 ,\sos_pipeline2_reg[11]_i_4_n_6 ,\sos_pipeline2_reg[11]_i_4_n_7 ,\sos_pipeline2_reg[7]_i_3_n_4 }),
        .O({\sos_pipeline2_reg[7]_i_2_n_4 ,\sos_pipeline2_reg[7]_i_2_n_5 ,\sos_pipeline2_reg[7]_i_2_n_6 ,\sos_pipeline2_reg[7]_i_2_n_7 }),
        .S({\sos_pipeline2[7]_i_4_n_0 ,\sos_pipeline2[7]_i_5_n_0 ,\sos_pipeline2[7]_i_6_n_0 ,\sos_pipeline2[7]_i_7_n_0 }));
  CARRY4 \sos_pipeline2_reg[7]_i_3 
       (.CI(\sos_pipeline2_reg[3]_i_5_n_0 ),
        .CO({\sos_pipeline2_reg[7]_i_3_n_0 ,\sos_pipeline2_reg[7]_i_3_n_1 ,\sos_pipeline2_reg[7]_i_3_n_2 ,\sos_pipeline2_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\delay_section2_reg_n_0_[0][6] ,\delay_section2_reg_n_0_[0][5] ,\delay_section2_reg_n_0_[0][4] ,\delay_section2_reg_n_0_[0][3] }),
        .O({\sos_pipeline2_reg[7]_i_3_n_4 ,\sos_pipeline2_reg[7]_i_3_n_5 ,\sos_pipeline2_reg[7]_i_3_n_6 ,\sos_pipeline2_reg[7]_i_3_n_7 }),
        .S({\sos_pipeline2[7]_i_8_n_0 ,\sos_pipeline2[7]_i_9_n_0 ,\sos_pipeline2[7]_i_10_n_0 ,\sos_pipeline2[7]_i_11_n_0 }));
  FDRE \sos_pipeline2_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[11]_i_1_n_7 ),
        .Q(sos_pipeline2[8]),
        .R(1'b0));
  FDRE \sos_pipeline2_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sos_pipeline2_reg[11]_i_1_n_6 ),
        .Q(sos_pipeline2[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Custom_System
   (O,
    CO,
    \delay_section1_reg[1][14] ,
    \delay_section1_reg[1][0] ,
    \delay_section1_reg[1][4] ,
    \delay_section1_reg[1][5] ,
    \delay_section1_reg[1][5]_0 ,
    \delay_section1_reg[1][10] ,
    \delay_section1_reg[1][13] ,
    \delay_section1_reg[1][13]_0 ,
    \delay_section1_reg[1][13]_1 ,
    \delay_section1_reg[0][0] ,
    \delay_section1_reg[0][0]_0 ,
    \delay_section1_reg[0][0]_1 ,
    \delay_section1_reg[0][8] ,
    \delay_section1_reg[0][11] ,
    \delay_section1_reg[0][12] ,
    \delay_section1_reg[0][15] ,
    \input_register_reg[0] ,
    \input_register_reg[0]_0 ,
    \input_register_reg[1] ,
    \input_register_reg[10] ,
    \input_register_reg[9] ,
    \input_register_reg[12] ,
    \delay_section1_reg[0][15]_0 ,
    \delay_section1[0][15]_i_63 ,
    \delay_section1[0][15]_i_63_0 ,
    \delay_section1_reg[0][14] ,
    \delay_section1_reg[0][14]_0 ,
    \delay_section2_reg[1][4] ,
    \delay_section2_reg[1][10] ,
    \delay_section2_reg[1][14] ,
    \delay_section2_reg[1][14]_0 ,
    \delay_section2_reg[1][2] ,
    \delay_section2_reg[1][6] ,
    \delay_section2_reg[1][14]_1 ,
    \delay_section2_reg[1][0] ,
    \delay_section2_reg[1][1] ,
    \delay_section2_reg[1][0]_0 ,
    \delay_section2_reg[1][4]_0 ,
    \delay_section2_reg[1][8] ,
    \delay_section2_reg[1][12] ,
    \delay_section2_reg[1][14]_2 ,
    \delay_section2[0][15]_i_38 ,
    \delay_section2_reg[0][6] ,
    \delay_section2_reg[0][2] ,
    \delay_section2_reg[0][6]_0 ,
    \delay_section2_reg[0][15] ,
    \delay_section2_reg[0][15]_0 ,
    \delay_section2_reg[0][15]_1 ,
    \delay_section2_reg[0][2]_0 ,
    \delay_section2_reg[0][6]_1 ,
    \delay_section2_reg[0][10] ,
    \delay_section2_reg[0][15]_2 ,
    \delay_section2_reg[0][14] ,
    \delay_section2_reg[0][15]_3 ,
    \sos_pipeline1_reg[14] ,
    \sos_pipeline1_reg[10] ,
    \sos_pipeline1_reg[7] ,
    \delay_section2[0][14]_i_15 ,
    \sos_pipeline1_reg[14]_0 ,
    \sos_pipeline1_reg[14]_1 ,
    \sos_pipeline1_reg[14]_2 ,
    \delay_section2[0][15]_i_51 ,
    \delay_section2[0][15]_i_51_0 ,
    \delay_section2_reg[0][14]_0 ,
    \delay_section2_reg[0][14]_1 ,
    \delay_section3_reg[1][2] ,
    \delay_section3_reg[1][0] ,
    \delay_section3_reg[1][8] ,
    \delay_section3_reg[1][4] ,
    \delay_section3_reg[1][12] ,
    \delay_section3_reg[1][14] ,
    \delay_section3_reg[1][13] ,
    \delay_section3_reg[0][6] ,
    \delay_section3_reg[0][11] ,
    \delay_section3_reg[0][15]_i_80 ,
    \delay_section3_reg[0][0] ,
    \delay_section3_reg[0][0]_0 ,
    \delay_section3_reg[0][4] ,
    \delay_section3_reg[0][3] ,
    \delay_section3_reg[0][11]_0 ,
    \delay_section3_reg[0][15] ,
    \delay_section3_reg[0][15]_0 ,
    \delay_section3[0][15]_i_84 ,
    \sos_pipeline2_reg[4] ,
    \sos_pipeline2_reg[6] ,
    \sos_pipeline2_reg[10] ,
    \sos_pipeline2_reg[15] ,
    \sos_pipeline2_reg[14] ,
    \sos_pipeline2_reg[14]_0 ,
    \delay_section3_reg[0][15]_i_78 ,
    \delay_section3_reg[0][15]_i_78_0 ,
    \delay_section3[0][15]_i_56 ,
    \delay_section3[0][15]_i_56_0 ,
    \delay_section3[0][15]_i_42 ,
    \delay_section3_reg[1][14]_0 ,
    \delay_section3_reg[1][14]_1 ,
    \delay_section3_reg[1][0]_0 ,
    \delay_section3[0][3]_i_92 ,
    \delay_section3_reg[1][0]_1 ,
    \delay_section3_reg[1][3] ,
    \delay_section3_reg[1][7] ,
    \delay_section3_reg[1][11] ,
    \delay_section3_reg[1][14]_2 ,
    \delay_section3_reg[0][14] ,
    \delay_section3_reg[0][14]_0 ,
    \delay_section3_reg[0][2] ,
    \delay_section3_reg[0][6]_0 ,
    \delay_section3_reg[0][10] ,
    \delay_section3_reg[0][13] ,
    \delay_section3_reg[1][15] ,
    DAC_Stream_out,
    AD_CLK_in,
    Control_Ki,
    Control_Kd,
    Control_Kp,
    S,
    \delay_section1[0][15]_i_24 ,
    \delay_section1[0][15]_i_23 ,
    ARG,
    \delay_section1[0][15]_i_23_0 ,
    \delay_section1[0][15]_i_28 ,
    \delay_section1[0][3]_i_13 ,
    \delay_section1[0][3]_i_13_0 ,
    \delay_section1[0][3]_i_11 ,
    \delay_section1[0][3]_i_12 ,
    \delay_section1[0][3]_i_13_1 ,
    \delay_section1_reg[0][3]_i_2 ,
    \delay_section1[0][3]_i_12_0 ,
    \delay_section1_reg[0][7]_i_2 ,
    \delay_section1_reg[0][3]_i_2_0 ,
    \delay_section1_reg[0][11]_i_2 ,
    \delay_section1_reg[0][7]_i_2_0 ,
    \delay_section1_reg[0][14]_i_2 ,
    \delay_section1_reg[0][11]_i_2_0 ,
    \delay_section1_reg[0][14]_i_2_0 ,
    \delay_section1[0][15]_i_8 ,
    \sos_pipeline1_reg[15] ,
    \delay_section2[0][3]_i_13 ,
    \delay_section2[0][15]_i_86 ,
    DI,
    \delay_section2[0][15]_i_57 ,
    \delay_section2[0][14]_i_8 ,
    \delay_section2[0][14]_i_8_0 ,
    \delay_section2[0][15]_i_22 ,
    \delay_section2[0][15]_i_22_0 ,
    \delay_section2[0][15]_i_90 ,
    \delay_section2[0][15]_i_90_0 ,
    \delay_section2[0][15]_i_50 ,
    \delay_section2_reg[0][15]_i_17 ,
    \delay_section2[0][15]_i_24 ,
    \delay_section2[0][3]_i_6 ,
    \delay_section2[0][3]_i_4 ,
    \delay_section2[0][3]_i_4_0 ,
    \delay_section2[0][3]_i_5 ,
    \delay_section2[0][3]_i_6_0 ,
    \delay_section2[0][3]_i_4_1 ,
    \delay_section2[0][3]_i_5_0 ,
    \delay_section2_reg[0][3]_i_2 ,
    \delay_section2[0][3]_i_4_2 ,
    \delay_section2_reg[0][7]_i_2 ,
    \delay_section2_reg[0][3]_i_2_0 ,
    \delay_section2_reg[0][11]_i_2 ,
    \delay_section2_reg[0][7]_i_2_0 ,
    \delay_section2_reg[0][14]_i_2 ,
    \delay_section2_reg[0][11]_i_2_0 ,
    \delay_section2[0][15]_i_4 ,
    \delay_section2_reg[0][14]_i_2_0 ,
    \delay_section2[0][15]_i_4_0 ,
    \sos_pipeline2_reg[15]_0 ,
    \delay_section2_reg[0][14]_i_9 ,
    \output_register_reg[14] ,
    \output_register_reg[14]_0 ,
    \output_register_reg[15] ,
    \output_register_reg[14]_1 ,
    \output_register_reg[14]_2 ,
    \output_register_reg[14]_3 ,
    \output_register_reg[3] ,
    \output_register_reg[7] ,
    \output_register_reg[11] ,
    \output_register_reg[14]_4 ,
    \delay_section3[0][3]_i_53 ,
    \delay_section3[0][15]_i_52 ,
    \delay_section3[0][15]_i_27 ,
    \delay_section3[0][15]_i_27_0 ,
    \delay_section3[0][3]_i_12 ,
    \delay_section3[0][3]_i_13 ,
    \delay_section3[0][3]_i_13_0 ,
    \delay_section3[0][3]_i_12_0 ,
    \delay_section3[0][3]_i_11 ,
    \delay_section3[0][3]_i_13_1 ,
    \delay_section3_reg[0][3]_i_2 ,
    \delay_section3[0][3]_i_11_0 ,
    \delay_section3_reg[0][7]_i_2 ,
    \delay_section3_reg[0][3]_i_2_0 ,
    \delay_section3_reg[0][11]_i_2 ,
    \delay_section3_reg[0][7]_i_2_0 ,
    \delay_section3_reg[0][14]_i_2 ,
    \delay_section3_reg[0][11]_i_2_0 ,
    \delay_section3[0][15]_i_8 ,
    \delay_section3_reg[0][14]_i_2_0 ,
    \delay_section3[0][15]_i_8_0 ,
    \delay_section3[0][3]_i_50 ,
    \delay_section3[0][3]_i_30 ,
    \delay_section3[0][3]_i_19 ,
    \delay_section3[0][15]_i_38 ,
    \delay_section3[0][15]_i_38_0 ,
    \delay_section3[0][15]_i_23 ,
    \delay_section3[0][15]_i_23_0 ,
    \output_register_reg[15]_i_27 ,
    \delay_section3_reg[0][15]_i_57 ,
    \delay_section3_reg[0][15]_i_57_0 ,
    PLL_Guess_Freq,
    s_axis_tdata_ADC_Stream_in,
    Internal_Debug_Freq,
    Debug_Signal_Select,
    ADC_Override);
  output [3:0]O;
  output [0:0]CO;
  output [0:0]\delay_section1_reg[1][14] ;
  output [3:0]\delay_section1_reg[1][0] ;
  output [3:0]\delay_section1_reg[1][4] ;
  output [3:0]\delay_section1_reg[1][5] ;
  output [3:0]\delay_section1_reg[1][5]_0 ;
  output [3:0]\delay_section1_reg[1][10] ;
  output [3:0]\delay_section1_reg[1][13] ;
  output [3:0]\delay_section1_reg[1][13]_0 ;
  output [1:0]\delay_section1_reg[1][13]_1 ;
  output [2:0]\delay_section1_reg[0][0] ;
  output [3:0]\delay_section1_reg[0][0]_0 ;
  output [3:0]\delay_section1_reg[0][0]_1 ;
  output [3:0]\delay_section1_reg[0][8] ;
  output [3:0]\delay_section1_reg[0][11] ;
  output [3:0]\delay_section1_reg[0][12] ;
  output [2:0]\delay_section1_reg[0][15] ;
  output [2:0]\input_register_reg[0] ;
  output [3:0]\input_register_reg[0]_0 ;
  output [3:0]\input_register_reg[1] ;
  output [3:0]\input_register_reg[10] ;
  output [3:0]\input_register_reg[9] ;
  output [3:0]\input_register_reg[12] ;
  output [3:0]\delay_section1_reg[0][15]_0 ;
  output [0:0]\delay_section1[0][15]_i_63 ;
  output [1:0]\delay_section1[0][15]_i_63_0 ;
  output [0:0]\delay_section1_reg[0][14] ;
  output [0:0]\delay_section1_reg[0][14]_0 ;
  output [3:0]\delay_section2_reg[1][4] ;
  output [1:0]\delay_section2_reg[1][10] ;
  output [0:0]\delay_section2_reg[1][14] ;
  output [3:0]\delay_section2_reg[1][14]_0 ;
  output [3:0]\delay_section2_reg[1][2] ;
  output [1:0]\delay_section2_reg[1][6] ;
  output [0:0]\delay_section2_reg[1][14]_1 ;
  output [3:0]\delay_section2_reg[1][0] ;
  output [3:0]\delay_section2_reg[1][1] ;
  output [3:0]\delay_section2_reg[1][0]_0 ;
  output [3:0]\delay_section2_reg[1][4]_0 ;
  output [3:0]\delay_section2_reg[1][8] ;
  output [3:0]\delay_section2_reg[1][12] ;
  output [3:0]\delay_section2_reg[1][14]_2 ;
  output [1:0]\delay_section2[0][15]_i_38 ;
  output [3:0]\delay_section2_reg[0][6] ;
  output [0:0]\delay_section2_reg[0][2] ;
  output [0:0]\delay_section2_reg[0][6]_0 ;
  output [2:0]\delay_section2_reg[0][15] ;
  output [0:0]\delay_section2_reg[0][15]_0 ;
  output [0:0]\delay_section2_reg[0][15]_1 ;
  output [3:0]\delay_section2_reg[0][2]_0 ;
  output [3:0]\delay_section2_reg[0][6]_1 ;
  output [3:0]\delay_section2_reg[0][10] ;
  output [3:0]\delay_section2_reg[0][15]_2 ;
  output [3:0]\delay_section2_reg[0][14] ;
  output [3:0]\delay_section2_reg[0][15]_3 ;
  output [3:0]\sos_pipeline1_reg[14] ;
  output [0:0]\sos_pipeline1_reg[10] ;
  output [2:0]\sos_pipeline1_reg[7] ;
  output [3:0]\delay_section2[0][14]_i_15 ;
  output [3:0]\sos_pipeline1_reg[14]_0 ;
  output [2:0]\sos_pipeline1_reg[14]_1 ;
  output [0:0]\sos_pipeline1_reg[14]_2 ;
  output [0:0]\delay_section2[0][15]_i_51 ;
  output [0:0]\delay_section2[0][15]_i_51_0 ;
  output [0:0]\delay_section2_reg[0][14]_0 ;
  output [0:0]\delay_section2_reg[0][14]_1 ;
  output [2:0]\delay_section3_reg[1][2] ;
  output [2:0]\delay_section3_reg[1][0] ;
  output [3:0]\delay_section3_reg[1][8] ;
  output [3:0]\delay_section3_reg[1][4] ;
  output [1:0]\delay_section3_reg[1][12] ;
  output [0:0]\delay_section3_reg[1][14] ;
  output [2:0]\delay_section3_reg[1][13] ;
  output [0:0]\delay_section3_reg[0][6] ;
  output [3:0]\delay_section3_reg[0][11] ;
  output [0:0]\delay_section3_reg[0][15]_i_80 ;
  output [2:0]\delay_section3_reg[0][0] ;
  output [3:0]\delay_section3_reg[0][0]_0 ;
  output [3:0]\delay_section3_reg[0][4] ;
  output [3:0]\delay_section3_reg[0][3] ;
  output [3:0]\delay_section3_reg[0][11]_0 ;
  output [3:0]\delay_section3_reg[0][15] ;
  output [3:0]\delay_section3_reg[0][15]_0 ;
  output [3:0]\delay_section3[0][15]_i_84 ;
  output [1:0]\sos_pipeline2_reg[4] ;
  output [1:0]\sos_pipeline2_reg[6] ;
  output [2:0]\sos_pipeline2_reg[10] ;
  output [0:0]\sos_pipeline2_reg[15] ;
  output [3:0]\sos_pipeline2_reg[14] ;
  output [3:0]\sos_pipeline2_reg[14]_0 ;
  output [3:0]\delay_section3_reg[0][15]_i_78 ;
  output [2:0]\delay_section3_reg[0][15]_i_78_0 ;
  output [0:0]\delay_section3[0][15]_i_56 ;
  output [1:0]\delay_section3[0][15]_i_56_0 ;
  output [1:0]\delay_section3[0][15]_i_42 ;
  output [0:0]\delay_section3_reg[1][14]_0 ;
  output [0:0]\delay_section3_reg[1][14]_1 ;
  output [3:0]\delay_section3_reg[1][0]_0 ;
  output [3:0]\delay_section3[0][3]_i_92 ;
  output [3:0]\delay_section3_reg[1][0]_1 ;
  output [3:0]\delay_section3_reg[1][3] ;
  output [3:0]\delay_section3_reg[1][7] ;
  output [3:0]\delay_section3_reg[1][11] ;
  output [3:0]\delay_section3_reg[1][14]_2 ;
  output [0:0]\delay_section3_reg[0][14] ;
  output [0:0]\delay_section3_reg[0][14]_0 ;
  output [2:0]\delay_section3_reg[0][2] ;
  output [3:0]\delay_section3_reg[0][6]_0 ;
  output [3:0]\delay_section3_reg[0][10] ;
  output [3:0]\delay_section3_reg[0][13] ;
  output [3:0]\delay_section3_reg[1][15] ;
  output [26:0]DAC_Stream_out;
  input AD_CLK_in;
  input [31:0]Control_Ki;
  input [31:0]Control_Kd;
  input [31:0]Control_Kp;
  input [2:0]S;
  input [1:0]\delay_section1[0][15]_i_24 ;
  input [0:0]\delay_section1[0][15]_i_23 ;
  input [4:0]ARG;
  input [1:0]\delay_section1[0][15]_i_23_0 ;
  input [1:0]\delay_section1[0][15]_i_28 ;
  input [3:0]\delay_section1[0][3]_i_13 ;
  input [3:0]\delay_section1[0][3]_i_13_0 ;
  input [3:0]\delay_section1[0][3]_i_11 ;
  input [3:0]\delay_section1[0][3]_i_12 ;
  input [3:0]\delay_section1[0][3]_i_13_1 ;
  input [3:0]\delay_section1_reg[0][3]_i_2 ;
  input [3:0]\delay_section1[0][3]_i_12_0 ;
  input [3:0]\delay_section1_reg[0][7]_i_2 ;
  input [3:0]\delay_section1_reg[0][3]_i_2_0 ;
  input [3:0]\delay_section1_reg[0][11]_i_2 ;
  input [3:0]\delay_section1_reg[0][7]_i_2_0 ;
  input [3:0]\delay_section1_reg[0][14]_i_2 ;
  input [3:0]\delay_section1_reg[0][11]_i_2_0 ;
  input [3:0]\delay_section1_reg[0][14]_i_2_0 ;
  input [3:0]\delay_section1[0][15]_i_8 ;
  input [0:0]\sos_pipeline1_reg[15] ;
  input [1:0]\delay_section2[0][3]_i_13 ;
  input [0:0]\delay_section2[0][15]_i_86 ;
  input [2:0]DI;
  input [1:0]\delay_section2[0][15]_i_57 ;
  input [0:0]\delay_section2[0][14]_i_8 ;
  input [0:0]\delay_section2[0][14]_i_8_0 ;
  input [0:0]\delay_section2[0][15]_i_22 ;
  input [1:0]\delay_section2[0][15]_i_22_0 ;
  input [0:0]\delay_section2[0][15]_i_90 ;
  input [0:0]\delay_section2[0][15]_i_90_0 ;
  input [2:0]\delay_section2[0][15]_i_50 ;
  input [0:0]\delay_section2_reg[0][15]_i_17 ;
  input [0:0]\delay_section2[0][15]_i_24 ;
  input [3:0]\delay_section2[0][3]_i_6 ;
  input [0:0]\delay_section2[0][3]_i_4 ;
  input [3:0]\delay_section2[0][3]_i_4_0 ;
  input [3:0]\delay_section2[0][3]_i_5 ;
  input [3:0]\delay_section2[0][3]_i_6_0 ;
  input [3:0]\delay_section2[0][3]_i_4_1 ;
  input [3:0]\delay_section2[0][3]_i_5_0 ;
  input [3:0]\delay_section2_reg[0][3]_i_2 ;
  input [3:0]\delay_section2[0][3]_i_4_2 ;
  input [3:0]\delay_section2_reg[0][7]_i_2 ;
  input [3:0]\delay_section2_reg[0][3]_i_2_0 ;
  input [3:0]\delay_section2_reg[0][11]_i_2 ;
  input [3:0]\delay_section2_reg[0][7]_i_2_0 ;
  input [3:0]\delay_section2_reg[0][14]_i_2 ;
  input [3:0]\delay_section2_reg[0][11]_i_2_0 ;
  input [3:0]\delay_section2[0][15]_i_4 ;
  input [3:0]\delay_section2_reg[0][14]_i_2_0 ;
  input [3:0]\delay_section2[0][15]_i_4_0 ;
  input [0:0]\sos_pipeline2_reg[15]_0 ;
  input \delay_section2_reg[0][14]_i_9 ;
  input [0:0]\output_register_reg[14] ;
  input [3:0]\output_register_reg[14]_0 ;
  input [0:0]\output_register_reg[15] ;
  input [3:0]\output_register_reg[14]_1 ;
  input [3:0]\output_register_reg[14]_2 ;
  input [3:0]\output_register_reg[14]_3 ;
  input [1:0]\output_register_reg[3] ;
  input [3:0]\output_register_reg[7] ;
  input [3:0]\output_register_reg[11] ;
  input [2:0]\output_register_reg[14]_4 ;
  input [0:0]\delay_section3[0][3]_i_53 ;
  input [3:0]\delay_section3[0][15]_i_52 ;
  input [0:0]\delay_section3[0][15]_i_27 ;
  input [0:0]\delay_section3[0][15]_i_27_0 ;
  input [3:0]\delay_section3[0][3]_i_12 ;
  input [3:0]\delay_section3[0][3]_i_13 ;
  input [3:0]\delay_section3[0][3]_i_13_0 ;
  input [3:0]\delay_section3[0][3]_i_12_0 ;
  input [3:0]\delay_section3[0][3]_i_11 ;
  input [3:0]\delay_section3[0][3]_i_13_1 ;
  input [3:0]\delay_section3_reg[0][3]_i_2 ;
  input [3:0]\delay_section3[0][3]_i_11_0 ;
  input [3:0]\delay_section3_reg[0][7]_i_2 ;
  input [3:0]\delay_section3_reg[0][3]_i_2_0 ;
  input [3:0]\delay_section3_reg[0][11]_i_2 ;
  input [3:0]\delay_section3_reg[0][7]_i_2_0 ;
  input [3:0]\delay_section3_reg[0][14]_i_2 ;
  input [3:0]\delay_section3_reg[0][11]_i_2_0 ;
  input [3:0]\delay_section3[0][15]_i_8 ;
  input [3:0]\delay_section3_reg[0][14]_i_2_0 ;
  input [3:0]\delay_section3[0][15]_i_8_0 ;
  input [1:0]\delay_section3[0][3]_i_50 ;
  input [3:0]\delay_section3[0][3]_i_30 ;
  input [1:0]\delay_section3[0][3]_i_19 ;
  input [0:0]\delay_section3[0][15]_i_38 ;
  input [0:0]\delay_section3[0][15]_i_38_0 ;
  input [0:0]\delay_section3[0][15]_i_23 ;
  input [1:0]\delay_section3[0][15]_i_23_0 ;
  input [0:0]\output_register_reg[15]_i_27 ;
  input \delay_section3_reg[0][15]_i_57 ;
  input \delay_section3_reg[0][15]_i_57_0 ;
  input [31:0]PLL_Guess_Freq;
  input [13:0]s_axis_tdata_ADC_Stream_in;
  input [31:0]Internal_Debug_Freq;
  input [2:0]Debug_Signal_Select;
  input ADC_Override;

  wire [13:0]A;
  wire ADC_Override;
  wire AD_CLK_in;
  wire [4:0]ARG;
  wire [0:0]CO;
  wire [31:0]Control_Kd;
  wire [31:0]Control_Ki;
  wire [31:0]Control_Kp;
  wire [26:0]DAC_Stream_out;
  wire [2:0]DI;
  wire [27:0]Data_Memory;
  wire [2:0]Debug_Signal_Select;
  wire [13:0]Dout;
  wire [13:0]Input5;
  wire [31:0]Internal_Debug_Freq;
  wire Loop_Controller_n_0;
  wire Loop_Controller_n_1;
  wire Loop_Controller_n_10;
  wire Loop_Controller_n_11;
  wire Loop_Controller_n_12;
  wire Loop_Controller_n_13;
  wire Loop_Controller_n_14;
  wire Loop_Controller_n_15;
  wire Loop_Controller_n_16;
  wire Loop_Controller_n_17;
  wire Loop_Controller_n_18;
  wire Loop_Controller_n_19;
  wire Loop_Controller_n_2;
  wire Loop_Controller_n_20;
  wire Loop_Controller_n_21;
  wire Loop_Controller_n_22;
  wire Loop_Controller_n_23;
  wire Loop_Controller_n_24;
  wire Loop_Controller_n_25;
  wire Loop_Controller_n_26;
  wire Loop_Controller_n_27;
  wire Loop_Controller_n_28;
  wire Loop_Controller_n_29;
  wire Loop_Controller_n_3;
  wire Loop_Controller_n_30;
  wire Loop_Controller_n_31;
  wire Loop_Controller_n_4;
  wire Loop_Controller_n_5;
  wire Loop_Controller_n_6;
  wire Loop_Controller_n_7;
  wire Loop_Controller_n_8;
  wire Loop_Controller_n_9;
  wire Loop_Filter_n_29;
  wire Loop_Filter_n_30;
  wire Loop_Filter_n_31;
  wire Loop_Filter_n_32;
  wire Loop_Filter_n_47;
  wire Loop_Filter_n_48;
  wire Loop_Filter_n_49;
  wire Loop_Filter_n_50;
  wire Loop_Filter_n_51;
  wire Loop_Filter_n_52;
  wire Loop_Filter_n_53;
  wire Loop_Filter_n_54;
  wire Loop_Filter_n_55;
  wire Loop_Filter_n_56;
  wire Loop_Filter_n_57;
  wire Loop_Filter_n_58;
  wire Loop_Filter_n_59;
  wire Loop_Filter_n_60;
  wire Loop_Filter_n_61;
  wire Loop_Filter_n_62;
  wire Loop_Filter_n_63;
  wire Loop_Filter_n_64;
  wire Loop_Filter_n_65;
  wire Loop_Filter_n_66;
  wire Loop_Filter_n_67;
  wire Loop_Filter_n_68;
  wire Loop_Filter_n_69;
  wire Loop_Filter_n_70;
  wire Loop_Filter_n_71;
  wire Loop_Filter_n_72;
  wire Loop_Filter_n_73;
  wire Loop_Filter_n_74;
  wire Loop_Filter_n_75;
  wire Loop_Filter_n_76;
  wire Loop_Filter_n_77;
  wire Loop_Filter_n_78;
  wire Loop_Filter_n_79;
  wire Loop_Filter_n_80;
  wire Loop_Filter_n_81;
  wire Loop_Filter_n_82;
  wire Loop_Filter_n_83;
  wire Loop_Filter_n_84;
  wire [3:0]O;
  wire [31:0]PLL_Guess_Freq;
  wire PLL_NCO_n_0;
  wire PLL_NCO_n_1;
  wire PLL_NCO_n_10;
  wire PLL_NCO_n_11;
  wire PLL_NCO_n_12;
  wire PLL_NCO_n_2;
  wire PLL_NCO_n_3;
  wire PLL_NCO_n_4;
  wire PLL_NCO_n_5;
  wire PLL_NCO_n_6;
  wire PLL_NCO_n_7;
  wire PLL_NCO_n_8;
  wire PLL_NCO_n_9;
  wire [2:0]S;
  wire [13:0]Test_Mixed_Output;
  wire Test_Mixer_n_0;
  wire Test_Mixer_n_1;
  wire Test_NCO_1_n_0;
  wire Test_NCO_1_n_1;
  wire Test_NCO_1_n_10;
  wire Test_NCO_1_n_11;
  wire Test_NCO_1_n_12;
  wire Test_NCO_1_n_13;
  wire Test_NCO_1_n_14;
  wire Test_NCO_1_n_15;
  wire Test_NCO_1_n_16;
  wire Test_NCO_1_n_17;
  wire Test_NCO_1_n_18;
  wire Test_NCO_1_n_19;
  wire Test_NCO_1_n_2;
  wire Test_NCO_1_n_20;
  wire Test_NCO_1_n_21;
  wire Test_NCO_1_n_22;
  wire Test_NCO_1_n_23;
  wire Test_NCO_1_n_24;
  wire Test_NCO_1_n_25;
  wire Test_NCO_1_n_26;
  wire Test_NCO_1_n_27;
  wire Test_NCO_1_n_28;
  wire Test_NCO_1_n_29;
  wire Test_NCO_1_n_3;
  wire Test_NCO_1_n_30;
  wire Test_NCO_1_n_31;
  wire Test_NCO_1_n_32;
  wire Test_NCO_1_n_33;
  wire Test_NCO_1_n_4;
  wire Test_NCO_1_n_5;
  wire Test_NCO_1_n_6;
  wire Test_NCO_1_n_7;
  wire Test_NCO_1_n_8;
  wire Test_NCO_1_n_9;
  wire Test_NCO_2_n_0;
  wire Test_NCO_2_n_1;
  wire Test_NCO_2_n_2;
  wire Test_NCO_2_n_3;
  wire Test_NCO_2_n_4;
  wire Test_NCO_2_n_5;
  wire Test_NCO_2_n_6;
  wire Test_NCO_2_n_7;
  wire Test_NCO_2_n_8;
  wire [13:0]data0;
  wire [0:0]\delay_section1[0][15]_i_23 ;
  wire [1:0]\delay_section1[0][15]_i_23_0 ;
  wire [1:0]\delay_section1[0][15]_i_24 ;
  wire [1:0]\delay_section1[0][15]_i_28 ;
  wire [0:0]\delay_section1[0][15]_i_63 ;
  wire [1:0]\delay_section1[0][15]_i_63_0 ;
  wire [3:0]\delay_section1[0][15]_i_8 ;
  wire [3:0]\delay_section1[0][3]_i_11 ;
  wire [3:0]\delay_section1[0][3]_i_12 ;
  wire [3:0]\delay_section1[0][3]_i_12_0 ;
  wire [3:0]\delay_section1[0][3]_i_13 ;
  wire [3:0]\delay_section1[0][3]_i_13_0 ;
  wire [3:0]\delay_section1[0][3]_i_13_1 ;
  wire [2:0]\delay_section1_reg[0][0] ;
  wire [3:0]\delay_section1_reg[0][0]_0 ;
  wire [3:0]\delay_section1_reg[0][0]_1 ;
  wire [3:0]\delay_section1_reg[0][11] ;
  wire [3:0]\delay_section1_reg[0][11]_i_2 ;
  wire [3:0]\delay_section1_reg[0][11]_i_2_0 ;
  wire [3:0]\delay_section1_reg[0][12] ;
  wire [0:0]\delay_section1_reg[0][14] ;
  wire [0:0]\delay_section1_reg[0][14]_0 ;
  wire [3:0]\delay_section1_reg[0][14]_i_2 ;
  wire [3:0]\delay_section1_reg[0][14]_i_2_0 ;
  wire [2:0]\delay_section1_reg[0][15] ;
  wire [3:0]\delay_section1_reg[0][15]_0 ;
  wire [3:0]\delay_section1_reg[0][3]_i_2 ;
  wire [3:0]\delay_section1_reg[0][3]_i_2_0 ;
  wire [3:0]\delay_section1_reg[0][7]_i_2 ;
  wire [3:0]\delay_section1_reg[0][7]_i_2_0 ;
  wire [3:0]\delay_section1_reg[0][8] ;
  wire [3:0]\delay_section1_reg[1][0] ;
  wire [3:0]\delay_section1_reg[1][10] ;
  wire [3:0]\delay_section1_reg[1][13] ;
  wire [3:0]\delay_section1_reg[1][13]_0 ;
  wire [1:0]\delay_section1_reg[1][13]_1 ;
  wire [0:0]\delay_section1_reg[1][14] ;
  wire [3:0]\delay_section1_reg[1][4] ;
  wire [3:0]\delay_section1_reg[1][5] ;
  wire [3:0]\delay_section1_reg[1][5]_0 ;
  wire [3:0]\delay_section2[0][14]_i_15 ;
  wire [0:0]\delay_section2[0][14]_i_8 ;
  wire [0:0]\delay_section2[0][14]_i_8_0 ;
  wire [0:0]\delay_section2[0][15]_i_22 ;
  wire [1:0]\delay_section2[0][15]_i_22_0 ;
  wire [0:0]\delay_section2[0][15]_i_24 ;
  wire [1:0]\delay_section2[0][15]_i_38 ;
  wire [3:0]\delay_section2[0][15]_i_4 ;
  wire [3:0]\delay_section2[0][15]_i_4_0 ;
  wire [2:0]\delay_section2[0][15]_i_50 ;
  wire [0:0]\delay_section2[0][15]_i_51 ;
  wire [0:0]\delay_section2[0][15]_i_51_0 ;
  wire [1:0]\delay_section2[0][15]_i_57 ;
  wire [0:0]\delay_section2[0][15]_i_86 ;
  wire [0:0]\delay_section2[0][15]_i_90 ;
  wire [0:0]\delay_section2[0][15]_i_90_0 ;
  wire [1:0]\delay_section2[0][3]_i_13 ;
  wire [0:0]\delay_section2[0][3]_i_4 ;
  wire [3:0]\delay_section2[0][3]_i_4_0 ;
  wire [3:0]\delay_section2[0][3]_i_4_1 ;
  wire [3:0]\delay_section2[0][3]_i_4_2 ;
  wire [3:0]\delay_section2[0][3]_i_5 ;
  wire [3:0]\delay_section2[0][3]_i_5_0 ;
  wire [3:0]\delay_section2[0][3]_i_6 ;
  wire [3:0]\delay_section2[0][3]_i_6_0 ;
  wire [3:0]\delay_section2_reg[0][10] ;
  wire [3:0]\delay_section2_reg[0][11]_i_2 ;
  wire [3:0]\delay_section2_reg[0][11]_i_2_0 ;
  wire [3:0]\delay_section2_reg[0][14] ;
  wire [0:0]\delay_section2_reg[0][14]_0 ;
  wire [0:0]\delay_section2_reg[0][14]_1 ;
  wire [3:0]\delay_section2_reg[0][14]_i_2 ;
  wire [3:0]\delay_section2_reg[0][14]_i_2_0 ;
  wire \delay_section2_reg[0][14]_i_9 ;
  wire [2:0]\delay_section2_reg[0][15] ;
  wire [0:0]\delay_section2_reg[0][15]_0 ;
  wire [0:0]\delay_section2_reg[0][15]_1 ;
  wire [3:0]\delay_section2_reg[0][15]_2 ;
  wire [3:0]\delay_section2_reg[0][15]_3 ;
  wire [0:0]\delay_section2_reg[0][15]_i_17 ;
  wire [0:0]\delay_section2_reg[0][2] ;
  wire [3:0]\delay_section2_reg[0][2]_0 ;
  wire [3:0]\delay_section2_reg[0][3]_i_2 ;
  wire [3:0]\delay_section2_reg[0][3]_i_2_0 ;
  wire [3:0]\delay_section2_reg[0][6] ;
  wire [0:0]\delay_section2_reg[0][6]_0 ;
  wire [3:0]\delay_section2_reg[0][6]_1 ;
  wire [3:0]\delay_section2_reg[0][7]_i_2 ;
  wire [3:0]\delay_section2_reg[0][7]_i_2_0 ;
  wire [3:0]\delay_section2_reg[1][0] ;
  wire [3:0]\delay_section2_reg[1][0]_0 ;
  wire [1:0]\delay_section2_reg[1][10] ;
  wire [3:0]\delay_section2_reg[1][12] ;
  wire [0:0]\delay_section2_reg[1][14] ;
  wire [3:0]\delay_section2_reg[1][14]_0 ;
  wire [0:0]\delay_section2_reg[1][14]_1 ;
  wire [3:0]\delay_section2_reg[1][14]_2 ;
  wire [3:0]\delay_section2_reg[1][1] ;
  wire [3:0]\delay_section2_reg[1][2] ;
  wire [3:0]\delay_section2_reg[1][4] ;
  wire [3:0]\delay_section2_reg[1][4]_0 ;
  wire [1:0]\delay_section2_reg[1][6] ;
  wire [3:0]\delay_section2_reg[1][8] ;
  wire [0:0]\delay_section3[0][15]_i_23 ;
  wire [1:0]\delay_section3[0][15]_i_23_0 ;
  wire [0:0]\delay_section3[0][15]_i_27 ;
  wire [0:0]\delay_section3[0][15]_i_27_0 ;
  wire [0:0]\delay_section3[0][15]_i_38 ;
  wire [0:0]\delay_section3[0][15]_i_38_0 ;
  wire [1:0]\delay_section3[0][15]_i_42 ;
  wire [3:0]\delay_section3[0][15]_i_52 ;
  wire [0:0]\delay_section3[0][15]_i_56 ;
  wire [1:0]\delay_section3[0][15]_i_56_0 ;
  wire [3:0]\delay_section3[0][15]_i_8 ;
  wire [3:0]\delay_section3[0][15]_i_84 ;
  wire [3:0]\delay_section3[0][15]_i_8_0 ;
  wire [3:0]\delay_section3[0][3]_i_11 ;
  wire [3:0]\delay_section3[0][3]_i_11_0 ;
  wire [3:0]\delay_section3[0][3]_i_12 ;
  wire [3:0]\delay_section3[0][3]_i_12_0 ;
  wire [3:0]\delay_section3[0][3]_i_13 ;
  wire [3:0]\delay_section3[0][3]_i_13_0 ;
  wire [3:0]\delay_section3[0][3]_i_13_1 ;
  wire [1:0]\delay_section3[0][3]_i_19 ;
  wire [3:0]\delay_section3[0][3]_i_30 ;
  wire [1:0]\delay_section3[0][3]_i_50 ;
  wire [0:0]\delay_section3[0][3]_i_53 ;
  wire [3:0]\delay_section3[0][3]_i_92 ;
  wire [2:0]\delay_section3_reg[0][0] ;
  wire [3:0]\delay_section3_reg[0][0]_0 ;
  wire [3:0]\delay_section3_reg[0][10] ;
  wire [3:0]\delay_section3_reg[0][11] ;
  wire [3:0]\delay_section3_reg[0][11]_0 ;
  wire [3:0]\delay_section3_reg[0][11]_i_2 ;
  wire [3:0]\delay_section3_reg[0][11]_i_2_0 ;
  wire [3:0]\delay_section3_reg[0][13] ;
  wire [0:0]\delay_section3_reg[0][14] ;
  wire [0:0]\delay_section3_reg[0][14]_0 ;
  wire [3:0]\delay_section3_reg[0][14]_i_2 ;
  wire [3:0]\delay_section3_reg[0][14]_i_2_0 ;
  wire [3:0]\delay_section3_reg[0][15] ;
  wire [3:0]\delay_section3_reg[0][15]_0 ;
  wire \delay_section3_reg[0][15]_i_57 ;
  wire \delay_section3_reg[0][15]_i_57_0 ;
  wire [3:0]\delay_section3_reg[0][15]_i_78 ;
  wire [2:0]\delay_section3_reg[0][15]_i_78_0 ;
  wire [0:0]\delay_section3_reg[0][15]_i_80 ;
  wire [2:0]\delay_section3_reg[0][2] ;
  wire [3:0]\delay_section3_reg[0][3] ;
  wire [3:0]\delay_section3_reg[0][3]_i_2 ;
  wire [3:0]\delay_section3_reg[0][3]_i_2_0 ;
  wire [3:0]\delay_section3_reg[0][4] ;
  wire [0:0]\delay_section3_reg[0][6] ;
  wire [3:0]\delay_section3_reg[0][6]_0 ;
  wire [3:0]\delay_section3_reg[0][7]_i_2 ;
  wire [3:0]\delay_section3_reg[0][7]_i_2_0 ;
  wire [2:0]\delay_section3_reg[1][0] ;
  wire [3:0]\delay_section3_reg[1][0]_0 ;
  wire [3:0]\delay_section3_reg[1][0]_1 ;
  wire [3:0]\delay_section3_reg[1][11] ;
  wire [1:0]\delay_section3_reg[1][12] ;
  wire [2:0]\delay_section3_reg[1][13] ;
  wire [0:0]\delay_section3_reg[1][14] ;
  wire [0:0]\delay_section3_reg[1][14]_0 ;
  wire [0:0]\delay_section3_reg[1][14]_1 ;
  wire [3:0]\delay_section3_reg[1][14]_2 ;
  wire [3:0]\delay_section3_reg[1][15] ;
  wire [2:0]\delay_section3_reg[1][2] ;
  wire [3:0]\delay_section3_reg[1][3] ;
  wire [3:0]\delay_section3_reg[1][4] ;
  wire [3:0]\delay_section3_reg[1][7] ;
  wire [3:0]\delay_section3_reg[1][8] ;
  wire [15:0]filter_in;
  wire [2:0]\input_register_reg[0] ;
  wire [3:0]\input_register_reg[0]_0 ;
  wire [3:0]\input_register_reg[10] ;
  wire [3:0]\input_register_reg[12] ;
  wire [3:0]\input_register_reg[1] ;
  wire [3:0]\input_register_reg[9] ;
  wire [3:0]\output_register_reg[11] ;
  wire [0:0]\output_register_reg[14] ;
  wire [3:0]\output_register_reg[14]_0 ;
  wire [3:0]\output_register_reg[14]_1 ;
  wire [3:0]\output_register_reg[14]_2 ;
  wire [3:0]\output_register_reg[14]_3 ;
  wire [2:0]\output_register_reg[14]_4 ;
  wire [0:0]\output_register_reg[15] ;
  wire [0:0]\output_register_reg[15]_i_27 ;
  wire [1:0]\output_register_reg[3] ;
  wire [3:0]\output_register_reg[7] ;
  wire phase_1;
  wire [13:0]s_axis_tdata_ADC_Stream_in;
  wire [0:0]\sos_pipeline1_reg[10] ;
  wire [3:0]\sos_pipeline1_reg[14] ;
  wire [3:0]\sos_pipeline1_reg[14]_0 ;
  wire [2:0]\sos_pipeline1_reg[14]_1 ;
  wire [0:0]\sos_pipeline1_reg[14]_2 ;
  wire [0:0]\sos_pipeline1_reg[15] ;
  wire [2:0]\sos_pipeline1_reg[7] ;
  wire [2:0]\sos_pipeline2_reg[10] ;
  wire [3:0]\sos_pipeline2_reg[14] ;
  wire [3:0]\sos_pipeline2_reg[14]_0 ;
  wire [0:0]\sos_pipeline2_reg[15] ;
  wire [0:0]\sos_pipeline2_reg[15]_0 ;
  wire [1:0]\sos_pipeline2_reg[4] ;
  wire [1:0]\sos_pipeline2_reg[6] ;
  wire [27:0]sub_temp_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO ADC_Debug_NCO
       (.A(A),
        .ADC_Override(ADC_Override),
        .AD_CLK_in(AD_CLK_in),
        .Internal_Debug_Freq(Internal_Debug_Freq),
        .Q(Dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI4_Stream_Reader ADC_Stream_Reader
       (.AD_CLK_in(AD_CLK_in),
        .Q(Dout),
        .s_axis_tdata_ADC_Stream_in(s_axis_tdata_ADC_Stream_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PID_Controller Loop_Controller
       (.A(A),
        .AD_CLK_in(AD_CLK_in),
        .Control_Kd(Control_Kd),
        .Control_Ki(Control_Ki),
        .Control_Kp(Control_Kp),
        .D(sub_temp_1),
        .DAC_Stream_out(DAC_Stream_out[26:13]),
        .\DAC_Stream_out[29] (filter_in[15:2]),
        .D_pipeline0__0_0({Loop_Filter_n_61,Loop_Filter_n_62,Loop_Filter_n_63,Loop_Filter_n_64}),
        .D_pipeline0__0_1({Loop_Filter_n_65,Loop_Filter_n_66,Loop_Filter_n_67,Loop_Filter_n_68}),
        .D_pipeline0__0_2({Loop_Filter_n_69,Loop_Filter_n_70,Loop_Filter_n_71,Loop_Filter_n_72}),
        .D_pipeline_reg__0_0({Loop_Filter_n_73,Loop_Filter_n_74,Loop_Filter_n_75,Loop_Filter_n_76}),
        .D_pipeline_reg__0_1({Loop_Filter_n_77,Loop_Filter_n_78,Loop_Filter_n_79,Loop_Filter_n_80}),
        .D_pipeline_reg__0_2({Loop_Filter_n_81,Loop_Filter_n_82,Loop_Filter_n_83,Loop_Filter_n_84}),
        .\Data_Memory_reg[27]_0 (Data_Memory),
        .Debug_Signal_Select(Debug_Signal_Select),
        .Input5(Input5),
        .PLL_Guess_Freq(PLL_Guess_Freq),
        .\PLL_Guess_Freq[11] ({Loop_Controller_n_8,Loop_Controller_n_9,Loop_Controller_n_10,Loop_Controller_n_11}),
        .\PLL_Guess_Freq[15] ({Loop_Controller_n_12,Loop_Controller_n_13,Loop_Controller_n_14,Loop_Controller_n_15}),
        .\PLL_Guess_Freq[19] ({Loop_Controller_n_16,Loop_Controller_n_17,Loop_Controller_n_18,Loop_Controller_n_19}),
        .\PLL_Guess_Freq[23] ({Loop_Controller_n_20,Loop_Controller_n_21,Loop_Controller_n_22,Loop_Controller_n_23}),
        .\PLL_Guess_Freq[27] ({Loop_Controller_n_24,Loop_Controller_n_25,Loop_Controller_n_26,Loop_Controller_n_27}),
        .\PLL_Guess_Freq[31] ({Loop_Controller_n_28,Loop_Controller_n_29,Loop_Controller_n_30,Loop_Controller_n_31}),
        .\PLL_Guess_Freq[3] ({Loop_Controller_n_0,Loop_Controller_n_1,Loop_Controller_n_2,Loop_Controller_n_3}),
        .\PLL_Guess_Freq[7] ({Loop_Controller_n_4,Loop_Controller_n_5,Loop_Controller_n_6,Loop_Controller_n_7}),
        .Q({data0,Loop_Filter_n_47,Loop_Filter_n_48,Loop_Filter_n_49,Loop_Filter_n_50,Loop_Filter_n_51,Loop_Filter_n_52,Loop_Filter_n_53,Loop_Filter_n_54,Loop_Filter_n_55,Loop_Filter_n_56,Loop_Filter_n_57,Loop_Filter_n_58,Loop_Filter_n_59,Loop_Filter_n_60}),
        .S({Loop_Filter_n_29,Loop_Filter_n_30,Loop_Filter_n_31,Loop_Filter_n_32}),
        .phase_1(phase_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CIC_Basic_128 Loop_Filter
       (.AD_CLK_in(AD_CLK_in),
        .D(sub_temp_1),
        .D_pipeline_reg__0(Data_Memory),
        .E(phase_1),
        .Q({data0,Loop_Filter_n_47,Loop_Filter_n_48,Loop_Filter_n_49,Loop_Filter_n_50,Loop_Filter_n_51,Loop_Filter_n_52,Loop_Filter_n_53,Loop_Filter_n_54,Loop_Filter_n_55,Loop_Filter_n_56,Loop_Filter_n_57,Loop_Filter_n_58,Loop_Filter_n_59,Loop_Filter_n_60}),
        .S({Loop_Filter_n_29,Loop_Filter_n_30,Loop_Filter_n_31,Loop_Filter_n_32}),
        .\input_register_reg[15]_0 (filter_in),
        .\output_register_reg[11]_0 ({Loop_Filter_n_65,Loop_Filter_n_66,Loop_Filter_n_67,Loop_Filter_n_68}),
        .\output_register_reg[15]_0 ({Loop_Filter_n_69,Loop_Filter_n_70,Loop_Filter_n_71,Loop_Filter_n_72}),
        .\output_register_reg[19]_0 ({Loop_Filter_n_73,Loop_Filter_n_74,Loop_Filter_n_75,Loop_Filter_n_76}),
        .\output_register_reg[23]_0 ({Loop_Filter_n_77,Loop_Filter_n_78,Loop_Filter_n_79,Loop_Filter_n_80}),
        .\output_register_reg[27]_0 ({Loop_Filter_n_81,Loop_Filter_n_82,Loop_Filter_n_83,Loop_Filter_n_84}),
        .\output_register_reg[7]_0 ({Loop_Filter_n_61,Loop_Filter_n_62,Loop_Filter_n_63,Loop_Filter_n_64}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_0 PLL_NCO
       (.AD_CLK_in(AD_CLK_in),
        .D({PLL_NCO_n_1,PLL_NCO_n_2,PLL_NCO_n_3,PLL_NCO_n_4,PLL_NCO_n_5,PLL_NCO_n_6,PLL_NCO_n_7,PLL_NCO_n_8,PLL_NCO_n_9,PLL_NCO_n_10,PLL_NCO_n_11,PLL_NCO_n_12}),
        .DAC_Stream_out(DAC_Stream_out[12:0]),
        .PLL_Guess_Freq(PLL_Guess_Freq[30:0]),
        .phase0__93_carry__0_i_4_0({Loop_Controller_n_4,Loop_Controller_n_5,Loop_Controller_n_6,Loop_Controller_n_7}),
        .phase0__93_carry__1_i_4_0({Loop_Controller_n_8,Loop_Controller_n_9,Loop_Controller_n_10,Loop_Controller_n_11}),
        .phase0__93_carry__2_i_4_0({Loop_Controller_n_12,Loop_Controller_n_13,Loop_Controller_n_14,Loop_Controller_n_15}),
        .phase0__93_carry__3_i_4_0({Loop_Controller_n_16,Loop_Controller_n_17,Loop_Controller_n_18,Loop_Controller_n_19}),
        .phase0__93_carry__4_i_4_0({Loop_Controller_n_20,Loop_Controller_n_21,Loop_Controller_n_22,Loop_Controller_n_23}),
        .phase0__93_carry__5_i_4_0({Loop_Controller_n_24,Loop_Controller_n_25,Loop_Controller_n_26,Loop_Controller_n_27}),
        .phase0__93_carry__6_i_4_0({Loop_Controller_n_28,Loop_Controller_n_29,Loop_Controller_n_30,Loop_Controller_n_31}),
        .phase0__93_carry_i_4_0({Loop_Controller_n_0,Loop_Controller_n_1,Loop_Controller_n_2,Loop_Controller_n_3}),
        .\sigbuffer_reg[1]_0 (PLL_NCO_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer Phase_Mixer
       (.A(A),
        .AD_CLK_in(AD_CLK_in),
        .B({PLL_NCO_n_0,PLL_NCO_n_1,PLL_NCO_n_2,PLL_NCO_n_3,PLL_NCO_n_4,PLL_NCO_n_5,PLL_NCO_n_6,PLL_NCO_n_7,PLL_NCO_n_8,PLL_NCO_n_9,PLL_NCO_n_10,PLL_NCO_n_11,PLL_NCO_n_12}),
        .Dout_reg_0(filter_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Cheby_Lite Test_Filter
       (.AD_CLK_in(AD_CLK_in),
        .ARG(ARG),
        .CO(CO),
        .DI({\delay_section1_reg[1][13]_1 [1],\delay_section1_reg[0][15]_0 [1:0]}),
        .Input5(Input5),
        .O(O),
        .Q(Test_Mixed_Output),
        .S(S),
        .\delay_section1[0][15]_i_23 (\delay_section1[0][15]_i_23 ),
        .\delay_section1[0][15]_i_23_0 (\delay_section1[0][15]_i_23_0 ),
        .\delay_section1[0][15]_i_24 (\delay_section1[0][15]_i_24 ),
        .\delay_section1[0][15]_i_28 (\delay_section1[0][15]_i_28 ),
        .\delay_section1[0][15]_i_63 ({\delay_section1[0][15]_i_63_0 ,\delay_section1_reg[0][15]_0 [3:2]}),
        .\delay_section1[0][15]_i_63_0 (\delay_section1[0][15]_i_63 ),
        .\delay_section1[0][15]_i_8_0 (\delay_section1[0][15]_i_8 ),
        .\delay_section1[0][3]_i_11_0 (\delay_section1[0][3]_i_11 ),
        .\delay_section1[0][3]_i_12_0 (\delay_section1[0][3]_i_12 ),
        .\delay_section1[0][3]_i_12_1 (\delay_section1[0][3]_i_12_0 ),
        .\delay_section1[0][3]_i_13_0 (\delay_section1[0][3]_i_13 ),
        .\delay_section1[0][3]_i_13_1 (\delay_section1[0][3]_i_13_0 ),
        .\delay_section1[0][3]_i_13_2 (\delay_section1[0][3]_i_13_1 ),
        .\delay_section1_reg[0][0]_0 (\delay_section1_reg[0][0] ),
        .\delay_section1_reg[0][0]_1 (\delay_section1_reg[0][0]_0 ),
        .\delay_section1_reg[0][0]_2 (\delay_section1_reg[0][0]_1 ),
        .\delay_section1_reg[0][11]_0 (\delay_section1_reg[0][11] ),
        .\delay_section1_reg[0][11]_i_2_0 (\delay_section1_reg[0][11]_i_2 ),
        .\delay_section1_reg[0][11]_i_2_1 (\delay_section1_reg[0][11]_i_2_0 ),
        .\delay_section1_reg[0][12]_0 (\delay_section1_reg[0][12] ),
        .\delay_section1_reg[0][14]_0 (\delay_section1_reg[0][14] ),
        .\delay_section1_reg[0][14]_1 (\delay_section1_reg[0][14]_0 ),
        .\delay_section1_reg[0][14]_i_2_0 (\delay_section1_reg[0][14]_i_2 ),
        .\delay_section1_reg[0][14]_i_2_1 (\delay_section1_reg[0][14]_i_2_0 ),
        .\delay_section1_reg[0][15]_0 (\delay_section1_reg[0][15] ),
        .\delay_section1_reg[0][3]_i_2_0 (\delay_section1_reg[0][3]_i_2 ),
        .\delay_section1_reg[0][3]_i_2_1 (\delay_section1_reg[0][3]_i_2_0 ),
        .\delay_section1_reg[0][7]_i_2_0 (\delay_section1_reg[0][7]_i_2 ),
        .\delay_section1_reg[0][7]_i_2_1 (\delay_section1_reg[0][7]_i_2_0 ),
        .\delay_section1_reg[0][8]_0 (\delay_section1_reg[0][8] ),
        .\delay_section1_reg[1][0]_0 (\delay_section1_reg[1][0] ),
        .\delay_section1_reg[1][10]_0 (\delay_section1_reg[1][10] ),
        .\delay_section1_reg[1][13]_0 (\delay_section1_reg[1][13] ),
        .\delay_section1_reg[1][13]_1 (\delay_section1_reg[1][13]_0 ),
        .\delay_section1_reg[1][13]_2 (\delay_section1_reg[1][13]_1 [0]),
        .\delay_section1_reg[1][14]_0 (\delay_section1_reg[1][14] ),
        .\delay_section1_reg[1][4]_0 (\delay_section1_reg[1][4] ),
        .\delay_section1_reg[1][5]_0 (\delay_section1_reg[1][5] ),
        .\delay_section1_reg[1][5]_1 (\delay_section1_reg[1][5]_0 ),
        .\delay_section2[0][14]_i_15_0 (\delay_section2[0][14]_i_15 ),
        .\delay_section2[0][14]_i_8 (\delay_section2[0][14]_i_8 ),
        .\delay_section2[0][14]_i_8_0 (\delay_section2[0][14]_i_8_0 ),
        .\delay_section2[0][15]_i_22 (\delay_section2[0][15]_i_22 ),
        .\delay_section2[0][15]_i_22_0 (\delay_section2[0][15]_i_22_0 ),
        .\delay_section2[0][15]_i_24 (\delay_section2[0][15]_i_24 ),
        .\delay_section2[0][15]_i_38 (\delay_section2[0][15]_i_38 ),
        .\delay_section2[0][15]_i_4_0 (\delay_section2[0][15]_i_4 ),
        .\delay_section2[0][15]_i_4_1 (\delay_section2[0][15]_i_4_0 ),
        .\delay_section2[0][15]_i_50 (\delay_section2[0][15]_i_50 ),
        .\delay_section2[0][15]_i_51_0 (\delay_section2[0][15]_i_51 ),
        .\delay_section2[0][15]_i_51_1 (\delay_section2[0][15]_i_51_0 ),
        .\delay_section2[0][15]_i_57 (DI),
        .\delay_section2[0][15]_i_57_0 (\delay_section2[0][15]_i_57 ),
        .\delay_section2[0][15]_i_86 (\delay_section2[0][15]_i_86 ),
        .\delay_section2[0][15]_i_90 (\delay_section2[0][15]_i_90 ),
        .\delay_section2[0][15]_i_90_0 (\delay_section2[0][15]_i_90_0 ),
        .\delay_section2[0][3]_i_13 (\delay_section2[0][3]_i_13 ),
        .\delay_section2[0][3]_i_4_0 (\delay_section2[0][3]_i_4 ),
        .\delay_section2[0][3]_i_4_1 (\delay_section2[0][3]_i_4_0 ),
        .\delay_section2[0][3]_i_4_2 (\delay_section2[0][3]_i_4_1 ),
        .\delay_section2[0][3]_i_4_3 (\delay_section2[0][3]_i_4_2 ),
        .\delay_section2[0][3]_i_5_0 (\delay_section2[0][3]_i_5 ),
        .\delay_section2[0][3]_i_5_1 (\delay_section2[0][3]_i_5_0 ),
        .\delay_section2[0][3]_i_6_0 (\delay_section2[0][3]_i_6 ),
        .\delay_section2[0][3]_i_6_1 (\delay_section2[0][3]_i_6_0 ),
        .\delay_section2_reg[0][10]_0 (\delay_section2_reg[0][10] ),
        .\delay_section2_reg[0][11]_i_2_0 (\delay_section2_reg[0][11]_i_2 ),
        .\delay_section2_reg[0][11]_i_2_1 (\delay_section2_reg[0][11]_i_2_0 ),
        .\delay_section2_reg[0][14]_0 (\delay_section2_reg[0][14] ),
        .\delay_section2_reg[0][14]_1 (\delay_section2_reg[0][14]_0 ),
        .\delay_section2_reg[0][14]_2 (\delay_section2_reg[0][14]_1 ),
        .\delay_section2_reg[0][14]_i_2_0 (\delay_section2_reg[0][14]_i_2 ),
        .\delay_section2_reg[0][14]_i_2_1 (\delay_section2_reg[0][14]_i_2_0 ),
        .\delay_section2_reg[0][14]_i_9_0 (\delay_section2_reg[0][14]_i_9 ),
        .\delay_section2_reg[0][15]_0 (\delay_section2_reg[0][15] ),
        .\delay_section2_reg[0][15]_1 (\delay_section2_reg[0][15]_0 ),
        .\delay_section2_reg[0][15]_2 (\delay_section2_reg[0][15]_1 ),
        .\delay_section2_reg[0][15]_3 (\delay_section2_reg[0][15]_2 ),
        .\delay_section2_reg[0][15]_4 (\delay_section2_reg[0][15]_3 ),
        .\delay_section2_reg[0][15]_i_17 (\delay_section2_reg[0][15]_i_17 ),
        .\delay_section2_reg[0][2]_0 (\delay_section2_reg[0][2] ),
        .\delay_section2_reg[0][2]_1 (\delay_section2_reg[0][2]_0 ),
        .\delay_section2_reg[0][3]_i_2_0 (\delay_section2_reg[0][3]_i_2 ),
        .\delay_section2_reg[0][3]_i_2_1 (\delay_section2_reg[0][3]_i_2_0 ),
        .\delay_section2_reg[0][6]_0 (\delay_section2_reg[0][6] ),
        .\delay_section2_reg[0][6]_1 (\delay_section2_reg[0][6]_0 ),
        .\delay_section2_reg[0][6]_2 (\delay_section2_reg[0][6]_1 ),
        .\delay_section2_reg[0][7]_i_2_0 (\delay_section2_reg[0][7]_i_2 ),
        .\delay_section2_reg[0][7]_i_2_1 (\delay_section2_reg[0][7]_i_2_0 ),
        .\delay_section2_reg[1][0]_0 (\delay_section2_reg[1][0] ),
        .\delay_section2_reg[1][0]_1 (\delay_section2_reg[1][0]_0 ),
        .\delay_section2_reg[1][10]_0 (\delay_section2_reg[1][10] ),
        .\delay_section2_reg[1][12]_0 (\delay_section2_reg[1][12] ),
        .\delay_section2_reg[1][14]_0 (\delay_section2_reg[1][14] ),
        .\delay_section2_reg[1][14]_1 (\delay_section2_reg[1][14]_0 ),
        .\delay_section2_reg[1][14]_2 (\delay_section2_reg[1][14]_1 ),
        .\delay_section2_reg[1][14]_3 (\delay_section2_reg[1][14]_2 ),
        .\delay_section2_reg[1][1]_0 (\delay_section2_reg[1][1] ),
        .\delay_section2_reg[1][2]_0 (\delay_section2_reg[1][2] ),
        .\delay_section2_reg[1][4]_0 (\delay_section2_reg[1][4] ),
        .\delay_section2_reg[1][4]_1 (\delay_section2_reg[1][4]_0 ),
        .\delay_section2_reg[1][6]_0 (\delay_section2_reg[1][6] ),
        .\delay_section2_reg[1][8]_0 (\delay_section2_reg[1][8] ),
        .\delay_section3[0][15]_i_23 (\delay_section3[0][15]_i_23 ),
        .\delay_section3[0][15]_i_23_0 (\delay_section3[0][15]_i_23_0 ),
        .\delay_section3[0][15]_i_27 (\delay_section3[0][15]_i_27 ),
        .\delay_section3[0][15]_i_27_0 (\delay_section3[0][15]_i_27_0 ),
        .\delay_section3[0][15]_i_38 (\delay_section3[0][15]_i_38 ),
        .\delay_section3[0][15]_i_38_0 (\delay_section3[0][15]_i_38_0 ),
        .\delay_section3[0][15]_i_42 (\delay_section3[0][15]_i_42 ),
        .\delay_section3[0][15]_i_52 (\delay_section3[0][15]_i_52 ),
        .\delay_section3[0][15]_i_56 (\delay_section3[0][15]_i_56 ),
        .\delay_section3[0][15]_i_56_0 (\delay_section3[0][15]_i_56_0 ),
        .\delay_section3[0][15]_i_84 (\delay_section3[0][15]_i_84 ),
        .\delay_section3[0][15]_i_8_0 (\delay_section3[0][15]_i_8 ),
        .\delay_section3[0][15]_i_8_1 (\delay_section3[0][15]_i_8_0 ),
        .\delay_section3[0][3]_i_11_0 (\delay_section3[0][3]_i_11 ),
        .\delay_section3[0][3]_i_11_1 (\delay_section3[0][3]_i_11_0 ),
        .\delay_section3[0][3]_i_12_0 (\delay_section3[0][3]_i_12 ),
        .\delay_section3[0][3]_i_12_1 (\delay_section3[0][3]_i_12_0 ),
        .\delay_section3[0][3]_i_13_0 (\delay_section3[0][3]_i_13 ),
        .\delay_section3[0][3]_i_13_1 (\delay_section3[0][3]_i_13_0 ),
        .\delay_section3[0][3]_i_13_2 (\delay_section3[0][3]_i_13_1 ),
        .\delay_section3[0][3]_i_19 (\delay_section3[0][3]_i_19 ),
        .\delay_section3[0][3]_i_30 (\delay_section3[0][3]_i_30 ),
        .\delay_section3[0][3]_i_50 (\delay_section3[0][3]_i_50 ),
        .\delay_section3[0][3]_i_53 (\delay_section3[0][3]_i_53 ),
        .\delay_section3[0][3]_i_92 (\delay_section3[0][3]_i_92 ),
        .\delay_section3_reg[0][0]_0 (\delay_section3_reg[0][0] ),
        .\delay_section3_reg[0][0]_1 (\delay_section3_reg[0][0]_0 ),
        .\delay_section3_reg[0][10]_0 (\delay_section3_reg[0][10] ),
        .\delay_section3_reg[0][11]_0 (\delay_section3_reg[0][11] ),
        .\delay_section3_reg[0][11]_1 (\delay_section3_reg[0][11]_0 ),
        .\delay_section3_reg[0][11]_i_2_0 (\delay_section3_reg[0][11]_i_2 ),
        .\delay_section3_reg[0][11]_i_2_1 (\delay_section3_reg[0][11]_i_2_0 ),
        .\delay_section3_reg[0][13]_0 (\delay_section3_reg[0][13] ),
        .\delay_section3_reg[0][14]_0 (\delay_section3_reg[0][14] ),
        .\delay_section3_reg[0][14]_1 (\delay_section3_reg[0][14]_0 ),
        .\delay_section3_reg[0][14]_i_2_0 (\delay_section3_reg[0][14]_i_2 ),
        .\delay_section3_reg[0][14]_i_2_1 (\delay_section3_reg[0][14]_i_2_0 ),
        .\delay_section3_reg[0][15]_0 (\delay_section3_reg[0][15] ),
        .\delay_section3_reg[0][15]_1 (\delay_section3_reg[0][15]_0 ),
        .\delay_section3_reg[0][15]_i_57_0 (\delay_section3_reg[0][15]_i_57 ),
        .\delay_section3_reg[0][15]_i_57_1 (\delay_section3_reg[0][15]_i_57_0 ),
        .\delay_section3_reg[0][15]_i_78_0 (\delay_section3_reg[0][15]_i_78 ),
        .\delay_section3_reg[0][15]_i_78_1 (\delay_section3_reg[0][15]_i_78_0 ),
        .\delay_section3_reg[0][15]_i_80_0 (\delay_section3_reg[0][15]_i_80 ),
        .\delay_section3_reg[0][2]_0 (\delay_section3_reg[0][2] ),
        .\delay_section3_reg[0][3]_0 (\delay_section3_reg[0][3] ),
        .\delay_section3_reg[0][3]_i_2_0 (\delay_section3_reg[0][3]_i_2 ),
        .\delay_section3_reg[0][3]_i_2_1 (\delay_section3_reg[0][3]_i_2_0 ),
        .\delay_section3_reg[0][4]_0 (\delay_section3_reg[0][4] ),
        .\delay_section3_reg[0][6]_0 (\delay_section3_reg[0][6] ),
        .\delay_section3_reg[0][6]_1 (\delay_section3_reg[0][6]_0 ),
        .\delay_section3_reg[0][7]_i_2_0 (\delay_section3_reg[0][7]_i_2 ),
        .\delay_section3_reg[0][7]_i_2_1 (\delay_section3_reg[0][7]_i_2_0 ),
        .\delay_section3_reg[1][0]_0 (\delay_section3_reg[1][0] ),
        .\delay_section3_reg[1][0]_1 (\delay_section3_reg[1][0]_0 ),
        .\delay_section3_reg[1][0]_2 (\delay_section3_reg[1][0]_1 ),
        .\delay_section3_reg[1][11]_0 (\delay_section3_reg[1][11] ),
        .\delay_section3_reg[1][12]_0 (\delay_section3_reg[1][12] ),
        .\delay_section3_reg[1][13]_0 (\delay_section3_reg[1][13] ),
        .\delay_section3_reg[1][14]_0 (\delay_section3_reg[1][14] ),
        .\delay_section3_reg[1][14]_1 (\delay_section3_reg[1][14]_0 ),
        .\delay_section3_reg[1][14]_2 (\delay_section3_reg[1][14]_1 ),
        .\delay_section3_reg[1][14]_3 (\delay_section3_reg[1][14]_2 ),
        .\delay_section3_reg[1][15]_0 (\delay_section3_reg[1][15] ),
        .\delay_section3_reg[1][2]_0 (\delay_section3_reg[1][2] ),
        .\delay_section3_reg[1][3]_0 (\delay_section3_reg[1][3] ),
        .\delay_section3_reg[1][4]_0 (\delay_section3_reg[1][4] ),
        .\delay_section3_reg[1][7]_0 (\delay_section3_reg[1][7] ),
        .\delay_section3_reg[1][8]_0 (\delay_section3_reg[1][8] ),
        .\input_register_reg[0]_0 (\input_register_reg[0] ),
        .\input_register_reg[0]_1 (\input_register_reg[0]_0 ),
        .\input_register_reg[10]_0 (\input_register_reg[10] ),
        .\input_register_reg[12]_0 (\input_register_reg[12] ),
        .\input_register_reg[1]_0 (\input_register_reg[1] ),
        .\input_register_reg[9]_0 (\input_register_reg[9] ),
        .\output_register_reg[11]_0 (\output_register_reg[11] ),
        .\output_register_reg[14]_0 (\output_register_reg[14] ),
        .\output_register_reg[14]_1 (\output_register_reg[14]_0 ),
        .\output_register_reg[14]_2 (\output_register_reg[14]_1 ),
        .\output_register_reg[14]_3 (\output_register_reg[14]_2 ),
        .\output_register_reg[14]_4 (\output_register_reg[14]_3 ),
        .\output_register_reg[14]_5 (\output_register_reg[14]_4 ),
        .\output_register_reg[15]_0 (\output_register_reg[15] ),
        .\output_register_reg[15]_i_27 (\output_register_reg[15]_i_27 ),
        .\output_register_reg[3]_0 (\output_register_reg[3] ),
        .\output_register_reg[7]_0 (\output_register_reg[7] ),
        .\sos_pipeline1_reg[10]_0 (\sos_pipeline1_reg[10] ),
        .\sos_pipeline1_reg[14]_0 (\sos_pipeline1_reg[14] ),
        .\sos_pipeline1_reg[14]_1 (\sos_pipeline1_reg[14]_0 ),
        .\sos_pipeline1_reg[14]_2 (\sos_pipeline1_reg[14]_1 ),
        .\sos_pipeline1_reg[14]_3 (\sos_pipeline1_reg[14]_2 ),
        .\sos_pipeline1_reg[15]_0 (\sos_pipeline1_reg[15] ),
        .\sos_pipeline1_reg[7]_0 (\sos_pipeline1_reg[7] ),
        .\sos_pipeline2_reg[10]_0 (\sos_pipeline2_reg[10] ),
        .\sos_pipeline2_reg[14]_0 (\sos_pipeline2_reg[14] ),
        .\sos_pipeline2_reg[14]_1 (\sos_pipeline2_reg[14]_0 ),
        .\sos_pipeline2_reg[15]_0 (\sos_pipeline2_reg[15] ),
        .\sos_pipeline2_reg[15]_1 (\sos_pipeline2_reg[15]_0 ),
        .\sos_pipeline2_reg[4]_0 (\sos_pipeline2_reg[4] ),
        .\sos_pipeline2_reg[6]_0 (\sos_pipeline2_reg[6] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer__parameterized1 Test_Mixer
       (.AD_CLK_in(AD_CLK_in),
        .DI({Test_NCO_1_n_13,Test_NCO_1_n_14,Test_NCO_1_n_15}),
        .\Dout[10]_i_3_0 (Test_NCO_2_n_0),
        .\Dout[10]_i_3_1 (Test_NCO_1_n_0),
        .\Dout[10]_i_8_0 ({Test_NCO_1_n_21,Test_NCO_1_n_22,Test_NCO_1_n_23,Test_NCO_1_n_24}),
        .\Dout[13]_i_2 (Test_NCO_2_n_8),
        .\Dout[13]_i_2_0 (Test_NCO_1_n_8),
        .\Dout[6]_i_7_0 ({Test_NCO_1_n_25,Test_NCO_1_n_26,Test_NCO_1_n_27}),
        .\Dout[6]_i_7_1 (Test_NCO_1_n_32),
        .\Dout_reg[10]_i_12_0 (Test_NCO_1_n_28),
        .\Dout_reg[13]_0 (Test_Mixed_Output),
        .\Dout_reg[13]_1 (Test_NCO_1_n_33),
        .\Dout_reg[13]_i_7_0 (Test_NCO_1_n_29),
        .\Dout_reg[13]_i_7_1 (Test_NCO_1_n_31),
        .\Dout_reg[13]_i_7_2 (Test_NCO_1_n_30),
        .\Dout_reg[2]_0 (Test_NCO_1_n_16),
        .\Dout_reg[4]_0 (Test_Mixer_n_1),
        .\Dout_reg[6]_0 ({Test_NCO_1_n_9,Test_NCO_1_n_10,Test_NCO_1_n_11,Test_NCO_1_n_12}),
        .\Dout_reg[6]_1 ({Test_NCO_2_n_1,Test_NCO_2_n_2,Test_NCO_2_n_3,Test_NCO_2_n_4,Test_NCO_2_n_5,Test_NCO_2_n_6,Test_NCO_2_n_7}),
        .\Dout_reg[6]_i_3_0 (Test_NCO_1_n_17),
        .\Dout_reg[6]_i_3_1 (Test_NCO_1_n_19),
        .\Dout_reg[6]_i_3_2 (Test_NCO_1_n_18),
        .O(Test_Mixer_n_0),
        .Q({Test_NCO_1_n_1,Test_NCO_1_n_2,Test_NCO_1_n_3,Test_NCO_1_n_4,Test_NCO_1_n_5,Test_NCO_1_n_6,Test_NCO_1_n_7}),
        .S(Test_NCO_1_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO__parameterized2 Test_NCO_1
       (.AD_CLK_in(AD_CLK_in),
        .DI({Test_NCO_1_n_13,Test_NCO_1_n_14,Test_NCO_1_n_15}),
        .\Dout_reg[0]_0 (Test_NCO_1_n_32),
        .\Dout_reg[13] ({Test_NCO_2_n_1,Test_NCO_2_n_2,Test_NCO_2_n_3,Test_NCO_2_n_4,Test_NCO_2_n_5,Test_NCO_2_n_6,Test_NCO_2_n_7}),
        .\Dout_reg[13]_0 (Test_Mixer_n_1),
        .\Dout_reg[1]_0 (Test_NCO_1_n_16),
        .\Dout_reg[1]_1 (Test_NCO_1_n_28),
        .\Dout_reg[2]_0 ({Test_NCO_1_n_25,Test_NCO_1_n_26,Test_NCO_1_n_27}),
        .\Dout_reg[3]_0 (Test_NCO_1_n_17),
        .\Dout_reg[3]_1 (Test_NCO_1_n_29),
        .\Dout_reg[4]_0 (Test_NCO_1_n_18),
        .\Dout_reg[4]_1 (Test_NCO_1_n_30),
        .\Dout_reg[4]_2 (Test_NCO_1_n_33),
        .\Dout_reg[5]_0 (Test_NCO_1_n_0),
        .\Dout_reg[5]_1 (Test_NCO_1_n_8),
        .\Dout_reg[5]_2 (Test_NCO_1_n_19),
        .\Dout_reg[5]_3 (Test_NCO_1_n_31),
        .\Dout_reg[6]_0 ({Test_NCO_1_n_9,Test_NCO_1_n_10,Test_NCO_1_n_11,Test_NCO_1_n_12}),
        .\Dout_reg[6]_1 ({Test_NCO_1_n_21,Test_NCO_1_n_22,Test_NCO_1_n_23,Test_NCO_1_n_24}),
        .O(Test_Mixer_n_0),
        .Q({Test_NCO_1_n_1,Test_NCO_1_n_2,Test_NCO_1_n_3,Test_NCO_1_n_4,Test_NCO_1_n_5,Test_NCO_1_n_6,Test_NCO_1_n_7}),
        .S(Test_NCO_1_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO__parameterized2_1 Test_NCO_2
       (.AD_CLK_in(AD_CLK_in),
        .\Dout_reg[13]_i_8 ({Test_NCO_1_n_1,Test_NCO_1_n_2}),
        .\Dout_reg[1]_0 (Test_NCO_2_n_0),
        .\Dout_reg[4]_0 (Test_NCO_2_n_8),
        .Q({Test_NCO_2_n_1,Test_NCO_2_n_2,Test_NCO_2_n_3,Test_NCO_2_n_4,Test_NCO_2_n_5,Test_NCO_2_n_6,Test_NCO_2_n_7}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer
   (Dout_reg_0,
    AD_CLK_in,
    B,
    A);
  output [15:0]Dout_reg_0;
  input AD_CLK_in;
  input [12:0]B;
  input [13:0]A;

  wire [13:0]A;
  wire AD_CLK_in;
  wire [12:0]B;
  wire [15:0]Dout_reg_0;
  wire Dout_reg_n_100;
  wire Dout_reg_n_101;
  wire Dout_reg_n_102;
  wire Dout_reg_n_103;
  wire Dout_reg_n_104;
  wire Dout_reg_n_105;
  wire Dout_reg_n_94;
  wire Dout_reg_n_95;
  wire Dout_reg_n_96;
  wire Dout_reg_n_97;
  wire Dout_reg_n_98;
  wire Dout_reg_n_99;
  wire NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_Dout_reg_OVERFLOW_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_Dout_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_Dout_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_Dout_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_Dout_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_Dout_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_Dout_reg_P_UNCONNECTED;
  wire [47:0]NLW_Dout_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    Dout_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_Dout_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[12],B[12],B[12],B[12],B[12],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_Dout_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_Dout_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_Dout_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_Dout_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_Dout_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_Dout_reg_P_UNCONNECTED[47:28],Dout_reg_0,Dout_reg_n_94,Dout_reg_n_95,Dout_reg_n_96,Dout_reg_n_97,Dout_reg_n_98,Dout_reg_n_99,Dout_reg_n_100,Dout_reg_n_101,Dout_reg_n_102,Dout_reg_n_103,Dout_reg_n_104,Dout_reg_n_105}),
        .PATTERNBDETECT(NLW_Dout_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_Dout_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_Dout_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_Dout_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Mixer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mixer__parameterized1
   (O,
    \Dout_reg[4]_0 ,
    \Dout_reg[13]_0 ,
    DI,
    S,
    \Dout_reg[6]_0 ,
    \Dout[10]_i_3_0 ,
    \Dout[10]_i_3_1 ,
    \Dout[6]_i_7_0 ,
    \Dout[6]_i_7_1 ,
    \Dout[10]_i_8_0 ,
    \Dout[13]_i_2 ,
    \Dout[13]_i_2_0 ,
    \Dout_reg[13]_1 ,
    Q,
    \Dout_reg[6]_1 ,
    \Dout_reg[2]_0 ,
    \Dout_reg[6]_i_3_0 ,
    \Dout_reg[6]_i_3_1 ,
    \Dout_reg[6]_i_3_2 ,
    \Dout_reg[10]_i_12_0 ,
    \Dout_reg[13]_i_7_0 ,
    \Dout_reg[13]_i_7_1 ,
    \Dout_reg[13]_i_7_2 ,
    AD_CLK_in);
  output [0:0]O;
  output [0:0]\Dout_reg[4]_0 ;
  output [13:0]\Dout_reg[13]_0 ;
  input [2:0]DI;
  input [0:0]S;
  input [3:0]\Dout_reg[6]_0 ;
  input [0:0]\Dout[10]_i_3_0 ;
  input [0:0]\Dout[10]_i_3_1 ;
  input [2:0]\Dout[6]_i_7_0 ;
  input [0:0]\Dout[6]_i_7_1 ;
  input [3:0]\Dout[10]_i_8_0 ;
  input [0:0]\Dout[13]_i_2 ;
  input [0:0]\Dout[13]_i_2_0 ;
  input [0:0]\Dout_reg[13]_1 ;
  input [6:0]Q;
  input [6:0]\Dout_reg[6]_1 ;
  input \Dout_reg[2]_0 ;
  input \Dout_reg[6]_i_3_0 ;
  input \Dout_reg[6]_i_3_1 ;
  input \Dout_reg[6]_i_3_2 ;
  input \Dout_reg[10]_i_12_0 ;
  input \Dout_reg[13]_i_7_0 ;
  input \Dout_reg[13]_i_7_1 ;
  input \Dout_reg[13]_i_7_2 ;
  input AD_CLK_in;

  wire AD_CLK_in;
  wire [2:0]DI;
  wire [13:0]Dout0;
  wire \Dout[10]_i_10_n_0 ;
  wire \Dout[10]_i_11_n_0 ;
  wire \Dout[10]_i_13_n_0 ;
  wire \Dout[10]_i_14_n_0 ;
  wire \Dout[10]_i_15_n_0 ;
  wire \Dout[10]_i_19_n_0 ;
  wire \Dout[10]_i_20_n_0 ;
  wire \Dout[10]_i_21_n_0 ;
  wire \Dout[10]_i_2_n_0 ;
  wire [0:0]\Dout[10]_i_3_0 ;
  wire [0:0]\Dout[10]_i_3_1 ;
  wire \Dout[10]_i_3_n_0 ;
  wire \Dout[10]_i_4_n_0 ;
  wire \Dout[10]_i_5_n_0 ;
  wire \Dout[10]_i_6_n_0 ;
  wire \Dout[10]_i_7_n_0 ;
  wire [3:0]\Dout[10]_i_8_0 ;
  wire \Dout[10]_i_8_n_0 ;
  wire \Dout[10]_i_9_n_0 ;
  wire \Dout[13]_i_14_n_0 ;
  wire \Dout[13]_i_15_n_0 ;
  wire \Dout[13]_i_16_n_0 ;
  wire \Dout[13]_i_17_n_0 ;
  wire [0:0]\Dout[13]_i_2 ;
  wire [0:0]\Dout[13]_i_2_0 ;
  wire \Dout[13]_i_3_n_0 ;
  wire \Dout[13]_i_4_n_0 ;
  wire \Dout[13]_i_5_n_0 ;
  wire \Dout[13]_i_6_n_0 ;
  wire \Dout[2]_i_5_n_0 ;
  wire \Dout[2]_i_6_n_0 ;
  wire \Dout[2]_i_7_n_0 ;
  wire \Dout[6]_i_12_n_0 ;
  wire \Dout[6]_i_13_n_0 ;
  wire \Dout[6]_i_14_n_0 ;
  wire \Dout[6]_i_15_n_0 ;
  wire \Dout[6]_i_2_n_0 ;
  wire \Dout[6]_i_4_n_0 ;
  wire \Dout[6]_i_5_n_0 ;
  wire \Dout[6]_i_6_n_0 ;
  wire [2:0]\Dout[6]_i_7_0 ;
  wire [0:0]\Dout[6]_i_7_1 ;
  wire \Dout[6]_i_7_n_0 ;
  wire \Dout_reg[10]_i_12_0 ;
  wire \Dout_reg[10]_i_12_n_0 ;
  wire \Dout_reg[10]_i_12_n_1 ;
  wire \Dout_reg[10]_i_12_n_2 ;
  wire \Dout_reg[10]_i_12_n_3 ;
  wire \Dout_reg[10]_i_12_n_4 ;
  wire \Dout_reg[10]_i_12_n_5 ;
  wire \Dout_reg[10]_i_12_n_6 ;
  wire \Dout_reg[10]_i_12_n_7 ;
  wire \Dout_reg[10]_i_1_n_0 ;
  wire \Dout_reg[10]_i_1_n_1 ;
  wire \Dout_reg[10]_i_1_n_2 ;
  wire \Dout_reg[10]_i_1_n_3 ;
  wire [13:0]\Dout_reg[13]_0 ;
  wire [0:0]\Dout_reg[13]_1 ;
  wire \Dout_reg[13]_i_1_n_2 ;
  wire \Dout_reg[13]_i_1_n_3 ;
  wire \Dout_reg[13]_i_7_0 ;
  wire \Dout_reg[13]_i_7_1 ;
  wire \Dout_reg[13]_i_7_2 ;
  wire \Dout_reg[13]_i_7_n_0 ;
  wire \Dout_reg[13]_i_7_n_1 ;
  wire \Dout_reg[13]_i_7_n_2 ;
  wire \Dout_reg[13]_i_7_n_3 ;
  wire \Dout_reg[13]_i_7_n_5 ;
  wire \Dout_reg[13]_i_7_n_6 ;
  wire \Dout_reg[13]_i_7_n_7 ;
  wire \Dout_reg[13]_i_8_n_2 ;
  wire \Dout_reg[13]_i_9_n_2 ;
  wire \Dout_reg[13]_i_9_n_7 ;
  wire \Dout_reg[2]_0 ;
  wire \Dout_reg[2]_i_1_n_0 ;
  wire \Dout_reg[2]_i_1_n_1 ;
  wire \Dout_reg[2]_i_1_n_2 ;
  wire \Dout_reg[2]_i_1_n_3 ;
  wire \Dout_reg[2]_i_1_n_4 ;
  wire [0:0]\Dout_reg[4]_0 ;
  wire [3:0]\Dout_reg[6]_0 ;
  wire [6:0]\Dout_reg[6]_1 ;
  wire \Dout_reg[6]_i_1_n_0 ;
  wire \Dout_reg[6]_i_1_n_1 ;
  wire \Dout_reg[6]_i_1_n_2 ;
  wire \Dout_reg[6]_i_1_n_3 ;
  wire \Dout_reg[6]_i_3_0 ;
  wire \Dout_reg[6]_i_3_1 ;
  wire \Dout_reg[6]_i_3_2 ;
  wire \Dout_reg[6]_i_3_n_0 ;
  wire \Dout_reg[6]_i_3_n_1 ;
  wire \Dout_reg[6]_i_3_n_2 ;
  wire \Dout_reg[6]_i_3_n_3 ;
  wire \Dout_reg[6]_i_3_n_4 ;
  wire \Dout_reg[6]_i_3_n_5 ;
  wire \Dout_reg[6]_i_3_n_6 ;
  wire \Dout_reg[6]_i_3_n_7 ;
  wire [0:0]O;
  wire [6:0]Q;
  wire [0:0]S;
  wire [3:2]\NLW_Dout_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Dout_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_Dout_reg[13]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_Dout_reg[13]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_Dout_reg[13]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_Dout_reg[13]_i_9_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \Dout[10]_i_10 
       (.I0(\Dout_reg[13]_i_9_n_2 ),
        .I1(\Dout_reg[13]_i_7_n_5 ),
        .O(\Dout[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[10]_i_11 
       (.I0(\Dout_reg[10]_i_12_n_4 ),
        .I1(\Dout_reg[6]_i_3_n_5 ),
        .O(\Dout[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Dout[10]_i_13 
       (.I0(\Dout_reg[13]_i_9_n_7 ),
        .I1(\Dout_reg[13]_i_7_n_6 ),
        .O(\Dout[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3CF0B478B478C30F)) 
    \Dout[10]_i_14 
       (.I0(Q[3]),
        .I1(\Dout_reg[6]_1 [6]),
        .I2(O),
        .I3(Q[4]),
        .I4(\Dout_reg[13]_i_7_n_5 ),
        .I5(\Dout_reg[13]_i_9_n_2 ),
        .O(\Dout[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h874B4B7887878778)) 
    \Dout[10]_i_15 
       (.I0(Q[3]),
        .I1(\Dout_reg[6]_1 [6]),
        .I2(\Dout[10]_i_10_n_0 ),
        .I3(\Dout_reg[13]_i_7_n_6 ),
        .I4(\Dout_reg[13]_i_9_n_7 ),
        .I5(Q[2]),
        .O(\Dout[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h7878788788778877)) 
    \Dout[10]_i_19 
       (.I0(\Dout_reg[6]_1 [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\Dout_reg[10]_i_12_0 ),
        .I4(Q[0]),
        .I5(\Dout_reg[6]_1 [4]),
        .O(\Dout[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h66AA06AA06AA0000)) 
    \Dout[10]_i_2 
       (.I0(\Dout[10]_i_10_n_0 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\Dout_reg[6]_1 [6]),
        .I4(\Dout_reg[13]_i_9_n_7 ),
        .I5(\Dout_reg[13]_i_7_n_6 ),
        .O(\Dout[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \Dout[10]_i_20 
       (.I0(Q[0]),
        .I1(\Dout_reg[6]_1 [5]),
        .I2(Q[1]),
        .I3(\Dout_reg[6]_1 [4]),
        .I4(\Dout_reg[6]_1 [3]),
        .I5(Q[2]),
        .O(\Dout[10]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Dout[10]_i_21 
       (.I0(\Dout_reg[6]_1 [3]),
        .I1(Q[1]),
        .I2(\Dout_reg[6]_1 [4]),
        .I3(Q[0]),
        .O(\Dout[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h010202010F00000F)) 
    \Dout[10]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\Dout[10]_i_11_n_0 ),
        .I3(\Dout_reg[13]_i_7_n_6 ),
        .I4(\Dout_reg[13]_i_9_n_7 ),
        .I5(\Dout_reg[6]_1 [6]),
        .O(\Dout[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0877F777F7880888)) 
    \Dout[10]_i_4 
       (.I0(\Dout_reg[10]_i_12_n_4 ),
        .I1(\Dout_reg[6]_i_3_n_5 ),
        .I2(Q[1]),
        .I3(\Dout_reg[6]_1 [6]),
        .I4(Q[2]),
        .I5(\Dout[10]_i_13_n_0 ),
        .O(\Dout[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Dout[10]_i_5 
       (.I0(\Dout_reg[6]_i_3_n_4 ),
        .I1(\Dout_reg[13]_i_7_n_7 ),
        .O(\Dout[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[10]_i_6 
       (.I0(\Dout[10]_i_2_n_0 ),
        .I1(\Dout[10]_i_14_n_0 ),
        .O(\Dout[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFBF9FBF30406040C)) 
    \Dout[10]_i_7 
       (.I0(\Dout_reg[6]_1 [6]),
        .I1(\Dout[10]_i_13_n_0 ),
        .I2(\Dout[10]_i_11_n_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\Dout[10]_i_15_n_0 ),
        .O(\Dout[10]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h56)) 
    \Dout[10]_i_8 
       (.I0(\Dout[10]_i_4_n_0 ),
        .I1(\Dout_reg[13]_i_7_n_7 ),
        .I2(\Dout_reg[6]_i_3_n_4 ),
        .O(\Dout[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6999966696669666)) 
    \Dout[10]_i_9 
       (.I0(\Dout_reg[13]_i_7_n_7 ),
        .I1(\Dout_reg[6]_i_3_n_4 ),
        .I2(\Dout_reg[10]_i_12_n_4 ),
        .I3(\Dout_reg[6]_i_3_n_5 ),
        .I4(Q[1]),
        .I5(\Dout_reg[6]_1 [6]),
        .O(\Dout[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h43F02FAF205FDF5F)) 
    \Dout[13]_i_14 
       (.I0(Q[4]),
        .I1(\Dout_reg[6]_1 [3]),
        .I2(\Dout_reg[6]_1 [5]),
        .I3(Q[6]),
        .I4(\Dout_reg[6]_1 [4]),
        .I5(Q[5]),
        .O(\Dout[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    \Dout[13]_i_15 
       (.I0(\Dout[10]_i_8_0 [2]),
        .I1(\Dout_reg[13]_i_7_2 ),
        .I2(\Dout_reg[6]_1 [4]),
        .I3(Q[6]),
        .I4(\Dout_reg[6]_1 [3]),
        .I5(Q[5]),
        .O(\Dout[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    \Dout[13]_i_16 
       (.I0(\Dout[10]_i_8_0 [1]),
        .I1(\Dout_reg[13]_i_7_1 ),
        .I2(\Dout_reg[6]_1 [5]),
        .I3(Q[4]),
        .I4(\Dout_reg[6]_1 [4]),
        .I5(Q[3]),
        .O(\Dout[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \Dout[13]_i_17 
       (.I0(\Dout[10]_i_8_0 [0]),
        .I1(\Dout_reg[13]_i_7_0 ),
        .I2(\Dout_reg[6]_1 [3]),
        .I3(Q[4]),
        .I4(\Dout_reg[6]_1 [5]),
        .I5(Q[2]),
        .O(\Dout[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA22055500000F770)) 
    \Dout[13]_i_3 
       (.I0(\Dout_reg[6]_1 [6]),
        .I1(Q[3]),
        .I2(\Dout_reg[13]_i_7_n_5 ),
        .I3(\Dout_reg[13]_i_9_n_2 ),
        .I4(O),
        .I5(Q[4]),
        .O(\Dout[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h51D577FF)) 
    \Dout[13]_i_4 
       (.I0(\Dout_reg[13]_i_8_n_2 ),
        .I1(\Dout_reg[6]_1 [6]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\Dout_reg[4]_0 ),
        .O(\Dout[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9699699996669666)) 
    \Dout[13]_i_5 
       (.I0(\Dout_reg[13]_1 ),
        .I1(\Dout_reg[13]_i_8_n_2 ),
        .I2(Q[6]),
        .I3(\Dout_reg[6]_1 [6]),
        .I4(Q[5]),
        .I5(\Dout_reg[4]_0 ),
        .O(\Dout[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h695A965A69A569A5)) 
    \Dout[13]_i_6 
       (.I0(\Dout[13]_i_3_n_0 ),
        .I1(Q[5]),
        .I2(\Dout_reg[4]_0 ),
        .I3(\Dout_reg[6]_1 [6]),
        .I4(Q[4]),
        .I5(O),
        .O(\Dout[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7878788788778877)) 
    \Dout[2]_i_5 
       (.I0(\Dout_reg[6]_1 [0]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\Dout_reg[2]_0 ),
        .I4(Q[0]),
        .I5(\Dout_reg[6]_1 [1]),
        .O(\Dout[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \Dout[2]_i_6 
       (.I0(Q[0]),
        .I1(\Dout_reg[6]_1 [2]),
        .I2(Q[1]),
        .I3(\Dout_reg[6]_1 [1]),
        .I4(\Dout_reg[6]_1 [0]),
        .I5(Q[2]),
        .O(\Dout[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \Dout[2]_i_7 
       (.I0(\Dout_reg[6]_1 [0]),
        .I1(Q[1]),
        .I2(\Dout_reg[6]_1 [1]),
        .I3(Q[0]),
        .O(\Dout[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h43F02FAF205FDF5F)) 
    \Dout[6]_i_12 
       (.I0(Q[4]),
        .I1(\Dout_reg[6]_1 [0]),
        .I2(\Dout_reg[6]_1 [2]),
        .I3(Q[6]),
        .I4(\Dout_reg[6]_1 [1]),
        .I5(Q[5]),
        .O(\Dout[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    \Dout[6]_i_13 
       (.I0(\Dout_reg[6]_0 [2]),
        .I1(\Dout_reg[6]_i_3_2 ),
        .I2(\Dout_reg[6]_1 [1]),
        .I3(Q[6]),
        .I4(\Dout_reg[6]_1 [0]),
        .I5(Q[5]),
        .O(\Dout[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    \Dout[6]_i_14 
       (.I0(\Dout_reg[6]_0 [1]),
        .I1(\Dout_reg[6]_i_3_1 ),
        .I2(\Dout_reg[6]_1 [2]),
        .I3(Q[4]),
        .I4(\Dout_reg[6]_1 [1]),
        .I5(Q[3]),
        .O(\Dout[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    \Dout[6]_i_15 
       (.I0(\Dout_reg[6]_0 [0]),
        .I1(\Dout_reg[6]_i_3_0 ),
        .I2(\Dout_reg[6]_1 [0]),
        .I3(Q[4]),
        .I4(\Dout_reg[6]_1 [2]),
        .I5(Q[2]),
        .O(\Dout[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[6]_i_2 
       (.I0(\Dout_reg[6]_i_3_n_5 ),
        .I1(\Dout_reg[10]_i_12_n_4 ),
        .O(\Dout[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \Dout[6]_i_4 
       (.I0(\Dout_reg[10]_i_12_n_4 ),
        .I1(\Dout_reg[6]_i_3_n_5 ),
        .I2(\Dout_reg[6]_1 [6]),
        .I3(Q[0]),
        .O(\Dout[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[6]_i_5 
       (.I0(\Dout_reg[6]_i_3_n_6 ),
        .I1(\Dout_reg[10]_i_12_n_5 ),
        .O(\Dout[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[6]_i_6 
       (.I0(\Dout_reg[6]_i_3_n_7 ),
        .I1(\Dout_reg[10]_i_12_n_6 ),
        .O(\Dout[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Dout[6]_i_7 
       (.I0(\Dout_reg[2]_i_1_n_4 ),
        .I1(\Dout_reg[10]_i_12_n_7 ),
        .O(\Dout[6]_i_7_n_0 ));
  FDRE \Dout_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[0]),
        .Q(\Dout_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \Dout_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[10]),
        .Q(\Dout_reg[13]_0 [10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[10]_i_1 
       (.CI(\Dout_reg[6]_i_1_n_0 ),
        .CO({\Dout_reg[10]_i_1_n_0 ,\Dout_reg[10]_i_1_n_1 ,\Dout_reg[10]_i_1_n_2 ,\Dout_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Dout[10]_i_2_n_0 ,\Dout[10]_i_3_n_0 ,\Dout[10]_i_4_n_0 ,\Dout[10]_i_5_n_0 }),
        .O(Dout0[10:7]),
        .S({\Dout[10]_i_6_n_0 ,\Dout[10]_i_7_n_0 ,\Dout[10]_i_8_n_0 ,\Dout[10]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[10]_i_12 
       (.CI(1'b0),
        .CO({\Dout_reg[10]_i_12_n_0 ,\Dout_reg[10]_i_12_n_1 ,\Dout_reg[10]_i_12_n_2 ,\Dout_reg[10]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\Dout[6]_i_7_0 ,1'b0}),
        .O({\Dout_reg[10]_i_12_n_4 ,\Dout_reg[10]_i_12_n_5 ,\Dout_reg[10]_i_12_n_6 ,\Dout_reg[10]_i_12_n_7 }),
        .S({\Dout[10]_i_19_n_0 ,\Dout[10]_i_20_n_0 ,\Dout[10]_i_21_n_0 ,\Dout[6]_i_7_1 }));
  FDRE \Dout_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[11]),
        .Q(\Dout_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \Dout_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[12]),
        .Q(\Dout_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \Dout_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[13]),
        .Q(\Dout_reg[13]_0 [13]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[13]_i_1 
       (.CI(\Dout_reg[10]_i_1_n_0 ),
        .CO({\NLW_Dout_reg[13]_i_1_CO_UNCONNECTED [3:2],\Dout_reg[13]_i_1_n_2 ,\Dout_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Dout_reg[13]_1 ,\Dout[13]_i_3_n_0 }),
        .O({\NLW_Dout_reg[13]_i_1_O_UNCONNECTED [3],Dout0[13:11]}),
        .S({1'b0,\Dout[13]_i_4_n_0 ,\Dout[13]_i_5_n_0 ,\Dout[13]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[13]_i_7 
       (.CI(\Dout_reg[10]_i_12_n_0 ),
        .CO({\Dout_reg[13]_i_7_n_0 ,\Dout_reg[13]_i_7_n_1 ,\Dout_reg[13]_i_7_n_2 ,\Dout_reg[13]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI(\Dout[10]_i_8_0 ),
        .O({O,\Dout_reg[13]_i_7_n_5 ,\Dout_reg[13]_i_7_n_6 ,\Dout_reg[13]_i_7_n_7 }),
        .S({\Dout[13]_i_14_n_0 ,\Dout[13]_i_15_n_0 ,\Dout[13]_i_16_n_0 ,\Dout[13]_i_17_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[13]_i_8 
       (.CI(\Dout_reg[13]_i_7_n_0 ),
        .CO({\NLW_Dout_reg[13]_i_8_CO_UNCONNECTED [3:2],\Dout_reg[13]_i_8_n_2 ,\NLW_Dout_reg[13]_i_8_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Dout[13]_i_2 }),
        .O({\NLW_Dout_reg[13]_i_8_O_UNCONNECTED [3:1],\Dout_reg[4]_0 }),
        .S({1'b0,1'b0,1'b1,\Dout[13]_i_2_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[13]_i_9 
       (.CI(\Dout_reg[6]_i_3_n_0 ),
        .CO({\NLW_Dout_reg[13]_i_9_CO_UNCONNECTED [3:2],\Dout_reg[13]_i_9_n_2 ,\NLW_Dout_reg[13]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\Dout[10]_i_3_0 }),
        .O({\NLW_Dout_reg[13]_i_9_O_UNCONNECTED [3:1],\Dout_reg[13]_i_9_n_7 }),
        .S({1'b0,1'b0,1'b1,\Dout[10]_i_3_1 }));
  FDRE \Dout_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[1]),
        .Q(\Dout_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \Dout_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[2]),
        .Q(\Dout_reg[13]_0 [2]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\Dout_reg[2]_i_1_n_0 ,\Dout_reg[2]_i_1_n_1 ,\Dout_reg[2]_i_1_n_2 ,\Dout_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O({\Dout_reg[2]_i_1_n_4 ,Dout0[2:0]}),
        .S({\Dout[2]_i_5_n_0 ,\Dout[2]_i_6_n_0 ,\Dout[2]_i_7_n_0 ,S}));
  FDRE \Dout_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[3]),
        .Q(\Dout_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \Dout_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[4]),
        .Q(\Dout_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \Dout_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[5]),
        .Q(\Dout_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \Dout_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[6]),
        .Q(\Dout_reg[13]_0 [6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\Dout_reg[6]_i_1_n_0 ,\Dout_reg[6]_i_1_n_1 ,\Dout_reg[6]_i_1_n_2 ,\Dout_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\Dout[6]_i_2_n_0 ,\Dout_reg[6]_i_3_n_6 ,\Dout_reg[6]_i_3_n_7 ,\Dout_reg[2]_i_1_n_4 }),
        .O(Dout0[6:3]),
        .S({\Dout[6]_i_4_n_0 ,\Dout[6]_i_5_n_0 ,\Dout[6]_i_6_n_0 ,\Dout[6]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 7x7}}" *) 
  CARRY4 \Dout_reg[6]_i_3 
       (.CI(\Dout_reg[2]_i_1_n_0 ),
        .CO({\Dout_reg[6]_i_3_n_0 ,\Dout_reg[6]_i_3_n_1 ,\Dout_reg[6]_i_3_n_2 ,\Dout_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(\Dout_reg[6]_0 ),
        .O({\Dout_reg[6]_i_3_n_4 ,\Dout_reg[6]_i_3_n_5 ,\Dout_reg[6]_i_3_n_6 ,\Dout_reg[6]_i_3_n_7 }),
        .S({\Dout[6]_i_12_n_0 ,\Dout[6]_i_13_n_0 ,\Dout[6]_i_14_n_0 ,\Dout[6]_i_15_n_0 }));
  FDRE \Dout_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[7]),
        .Q(\Dout_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \Dout_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[8]),
        .Q(\Dout_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \Dout_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Dout0[9]),
        .Q(\Dout_reg[13]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO
   (A,
    AD_CLK_in,
    Internal_Debug_Freq,
    ADC_Override,
    Q);
  output [13:0]A;
  input AD_CLK_in;
  input [31:0]Internal_Debug_Freq;
  input ADC_Override;
  input [13:0]Q;

  wire [13:0]A;
  wire ADC_Override;
  wire AD_CLK_in;
  wire \Dout_reg_n_0_[0] ;
  wire \Dout_reg_n_0_[10] ;
  wire \Dout_reg_n_0_[11] ;
  wire \Dout_reg_n_0_[12] ;
  wire \Dout_reg_n_0_[1] ;
  wire \Dout_reg_n_0_[2] ;
  wire \Dout_reg_n_0_[3] ;
  wire \Dout_reg_n_0_[4] ;
  wire \Dout_reg_n_0_[5] ;
  wire \Dout_reg_n_0_[6] ;
  wire \Dout_reg_n_0_[7] ;
  wire \Dout_reg_n_0_[8] ;
  wire \Dout_reg_n_0_[9] ;
  wire [31:0]Internal_Debug_Freq;
  wire \OffsetPhase_reg_n_0_[22] ;
  wire \OffsetPhase_reg_n_0_[23] ;
  wire \OffsetPhase_reg_n_0_[24] ;
  wire \OffsetPhase_reg_n_0_[25] ;
  wire \OffsetPhase_reg_n_0_[26] ;
  wire \OffsetPhase_reg_n_0_[27] ;
  wire \OffsetPhase_reg_n_0_[28] ;
  wire \OffsetPhase_reg_n_0_[29] ;
  wire [13:0]Q;
  wire [7:0]dataAddr;
  wire [12:0]databuffer;
  wire \databuffer[0]_i_1_n_0 ;
  wire \databuffer[0]_i_3_n_0 ;
  wire \databuffer[0]_i_4_n_0 ;
  wire \databuffer[0]_i_5_n_0 ;
  wire \databuffer[0]_i_6_n_0 ;
  wire \databuffer[10]_i_1_n_0 ;
  wire \databuffer[10]_i_2_n_0 ;
  wire \databuffer[10]_i_3_n_0 ;
  wire \databuffer[11]_i_1_n_0 ;
  wire \databuffer[11]_i_2_n_0 ;
  wire \databuffer[1]_i_1_n_0 ;
  wire \databuffer[1]_i_3_n_0 ;
  wire \databuffer[1]_i_4_n_0 ;
  wire \databuffer[1]_i_5_n_0 ;
  wire \databuffer[1]_i_6_n_0 ;
  wire \databuffer[2]_i_1_n_0 ;
  wire \databuffer[2]_i_3_n_0 ;
  wire \databuffer[2]_i_4_n_0 ;
  wire \databuffer[2]_i_5_n_0 ;
  wire \databuffer[2]_i_6_n_0 ;
  wire \databuffer[3]_i_1_n_0 ;
  wire \databuffer[3]_i_3_n_0 ;
  wire \databuffer[3]_i_4_n_0 ;
  wire \databuffer[3]_i_5_n_0 ;
  wire \databuffer[3]_i_6_n_0 ;
  wire \databuffer[4]_i_1_n_0 ;
  wire \databuffer[4]_i_3_n_0 ;
  wire \databuffer[4]_i_4_n_0 ;
  wire \databuffer[4]_i_5_n_0 ;
  wire \databuffer[4]_i_6_n_0 ;
  wire \databuffer[5]_i_1_n_0 ;
  wire \databuffer[5]_i_3_n_0 ;
  wire \databuffer[5]_i_4_n_0 ;
  wire \databuffer[5]_i_5_n_0 ;
  wire \databuffer[5]_i_6_n_0 ;
  wire \databuffer[6]_i_1_n_0 ;
  wire \databuffer[6]_i_3_n_0 ;
  wire \databuffer[6]_i_4_n_0 ;
  wire \databuffer[6]_i_5_n_0 ;
  wire \databuffer[6]_i_6_n_0 ;
  wire \databuffer[7]_i_1_n_0 ;
  wire \databuffer[7]_i_3_n_0 ;
  wire \databuffer[7]_i_4_n_0 ;
  wire \databuffer[7]_i_5_n_0 ;
  wire \databuffer[7]_i_6_n_0 ;
  wire \databuffer[8]_i_1_n_0 ;
  wire \databuffer[8]_i_3_n_0 ;
  wire \databuffer[8]_i_4_n_0 ;
  wire \databuffer[8]_i_5_n_0 ;
  wire \databuffer[8]_i_6_n_0 ;
  wire \databuffer[9]_i_1_n_0 ;
  wire \databuffer[9]_i_2_n_0 ;
  wire \databuffer[9]_i_3_n_0 ;
  wire \databuffer[9]_i_4_n_0 ;
  wire \databuffer[9]_i_5_n_0 ;
  wire \databuffer[9]_i_6_n_0 ;
  wire \databuffer_reg[0]_i_2_n_0 ;
  wire \databuffer_reg[1]_i_2_n_0 ;
  wire \databuffer_reg[2]_i_2_n_0 ;
  wire \databuffer_reg[3]_i_2_n_0 ;
  wire \databuffer_reg[4]_i_2_n_0 ;
  wire \databuffer_reg[5]_i_2_n_0 ;
  wire \databuffer_reg[6]_i_2_n_0 ;
  wire \databuffer_reg[7]_i_2_n_0 ;
  wire \databuffer_reg[8]_i_2_n_0 ;
  wire [1:0]p_0_in1_in;
  wire [7:0]p_1_in;
  wire \phase[0]_i_2_n_0 ;
  wire \phase[0]_i_3_n_0 ;
  wire \phase[0]_i_4_n_0 ;
  wire \phase[0]_i_5_n_0 ;
  wire \phase[12]_i_2_n_0 ;
  wire \phase[12]_i_3_n_0 ;
  wire \phase[12]_i_4_n_0 ;
  wire \phase[12]_i_5_n_0 ;
  wire \phase[16]_i_2_n_0 ;
  wire \phase[16]_i_3_n_0 ;
  wire \phase[16]_i_4_n_0 ;
  wire \phase[16]_i_5_n_0 ;
  wire \phase[20]_i_2_n_0 ;
  wire \phase[20]_i_3_n_0 ;
  wire \phase[20]_i_4_n_0 ;
  wire \phase[20]_i_5_n_0 ;
  wire \phase[24]_i_2_n_0 ;
  wire \phase[24]_i_3_n_0 ;
  wire \phase[24]_i_4_n_0 ;
  wire \phase[24]_i_5_n_0 ;
  wire \phase[28]_i_2_n_0 ;
  wire \phase[28]_i_3_n_0 ;
  wire \phase[28]_i_4_n_0 ;
  wire \phase[28]_i_5_n_0 ;
  wire \phase[4]_i_2_n_0 ;
  wire \phase[4]_i_3_n_0 ;
  wire \phase[4]_i_4_n_0 ;
  wire \phase[4]_i_5_n_0 ;
  wire \phase[8]_i_2_n_0 ;
  wire \phase[8]_i_3_n_0 ;
  wire \phase[8]_i_4_n_0 ;
  wire \phase[8]_i_5_n_0 ;
  wire [31:22]phase_reg;
  wire \phase_reg[0]_i_1_n_0 ;
  wire \phase_reg[0]_i_1_n_1 ;
  wire \phase_reg[0]_i_1_n_2 ;
  wire \phase_reg[0]_i_1_n_3 ;
  wire \phase_reg[0]_i_1_n_4 ;
  wire \phase_reg[0]_i_1_n_5 ;
  wire \phase_reg[0]_i_1_n_6 ;
  wire \phase_reg[0]_i_1_n_7 ;
  wire \phase_reg[12]_i_1_n_0 ;
  wire \phase_reg[12]_i_1_n_1 ;
  wire \phase_reg[12]_i_1_n_2 ;
  wire \phase_reg[12]_i_1_n_3 ;
  wire \phase_reg[12]_i_1_n_4 ;
  wire \phase_reg[12]_i_1_n_5 ;
  wire \phase_reg[12]_i_1_n_6 ;
  wire \phase_reg[12]_i_1_n_7 ;
  wire \phase_reg[16]_i_1_n_0 ;
  wire \phase_reg[16]_i_1_n_1 ;
  wire \phase_reg[16]_i_1_n_2 ;
  wire \phase_reg[16]_i_1_n_3 ;
  wire \phase_reg[16]_i_1_n_4 ;
  wire \phase_reg[16]_i_1_n_5 ;
  wire \phase_reg[16]_i_1_n_6 ;
  wire \phase_reg[16]_i_1_n_7 ;
  wire \phase_reg[20]_i_1_n_0 ;
  wire \phase_reg[20]_i_1_n_1 ;
  wire \phase_reg[20]_i_1_n_2 ;
  wire \phase_reg[20]_i_1_n_3 ;
  wire \phase_reg[20]_i_1_n_4 ;
  wire \phase_reg[20]_i_1_n_5 ;
  wire \phase_reg[20]_i_1_n_6 ;
  wire \phase_reg[20]_i_1_n_7 ;
  wire \phase_reg[24]_i_1_n_0 ;
  wire \phase_reg[24]_i_1_n_1 ;
  wire \phase_reg[24]_i_1_n_2 ;
  wire \phase_reg[24]_i_1_n_3 ;
  wire \phase_reg[24]_i_1_n_4 ;
  wire \phase_reg[24]_i_1_n_5 ;
  wire \phase_reg[24]_i_1_n_6 ;
  wire \phase_reg[24]_i_1_n_7 ;
  wire \phase_reg[28]_i_1_n_1 ;
  wire \phase_reg[28]_i_1_n_2 ;
  wire \phase_reg[28]_i_1_n_3 ;
  wire \phase_reg[28]_i_1_n_4 ;
  wire \phase_reg[28]_i_1_n_5 ;
  wire \phase_reg[28]_i_1_n_6 ;
  wire \phase_reg[28]_i_1_n_7 ;
  wire \phase_reg[4]_i_1_n_0 ;
  wire \phase_reg[4]_i_1_n_1 ;
  wire \phase_reg[4]_i_1_n_2 ;
  wire \phase_reg[4]_i_1_n_3 ;
  wire \phase_reg[4]_i_1_n_4 ;
  wire \phase_reg[4]_i_1_n_5 ;
  wire \phase_reg[4]_i_1_n_6 ;
  wire \phase_reg[4]_i_1_n_7 ;
  wire \phase_reg[8]_i_1_n_0 ;
  wire \phase_reg[8]_i_1_n_1 ;
  wire \phase_reg[8]_i_1_n_2 ;
  wire \phase_reg[8]_i_1_n_3 ;
  wire \phase_reg[8]_i_1_n_4 ;
  wire \phase_reg[8]_i_1_n_5 ;
  wire \phase_reg[8]_i_1_n_6 ;
  wire \phase_reg[8]_i_1_n_7 ;
  wire \phase_reg_n_0_[0] ;
  wire \phase_reg_n_0_[10] ;
  wire \phase_reg_n_0_[11] ;
  wire \phase_reg_n_0_[12] ;
  wire \phase_reg_n_0_[13] ;
  wire \phase_reg_n_0_[14] ;
  wire \phase_reg_n_0_[15] ;
  wire \phase_reg_n_0_[16] ;
  wire \phase_reg_n_0_[17] ;
  wire \phase_reg_n_0_[18] ;
  wire \phase_reg_n_0_[19] ;
  wire \phase_reg_n_0_[1] ;
  wire \phase_reg_n_0_[20] ;
  wire \phase_reg_n_0_[21] ;
  wire \phase_reg_n_0_[2] ;
  wire \phase_reg_n_0_[3] ;
  wire \phase_reg_n_0_[4] ;
  wire \phase_reg_n_0_[5] ;
  wire \phase_reg_n_0_[6] ;
  wire \phase_reg_n_0_[7] ;
  wire \phase_reg_n_0_[8] ;
  wire \phase_reg_n_0_[9] ;
  wire \sigbuffer_reg_n_0_[1] ;
  wire [3:3]\NLW_phase_reg[28]_i_1_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[0]),
        .Q(\Dout_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[10]),
        .Q(\Dout_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[11]),
        .Q(\Dout_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[12]),
        .Q(\Dout_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[1]),
        .Q(\Dout_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[2]),
        .Q(\Dout_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[3]),
        .Q(\Dout_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[4]),
        .Q(\Dout_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[5]),
        .Q(\Dout_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[6]),
        .Q(\Dout_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[7]),
        .Q(\Dout_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[8]),
        .Q(\Dout_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(databuffer[9]),
        .Q(\Dout_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_13
       (.I0(\Dout_reg_n_0_[12] ),
        .I1(ADC_Override),
        .I2(Q[13]),
        .O(A[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_14
       (.I0(\Dout_reg_n_0_[12] ),
        .I1(ADC_Override),
        .I2(Q[12]),
        .O(A[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_15
       (.I0(\Dout_reg_n_0_[11] ),
        .I1(ADC_Override),
        .I2(Q[11]),
        .O(A[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_16
       (.I0(\Dout_reg_n_0_[10] ),
        .I1(ADC_Override),
        .I2(Q[10]),
        .O(A[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_17
       (.I0(\Dout_reg_n_0_[9] ),
        .I1(ADC_Override),
        .I2(Q[9]),
        .O(A[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_18
       (.I0(\Dout_reg_n_0_[8] ),
        .I1(ADC_Override),
        .I2(Q[8]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_19
       (.I0(\Dout_reg_n_0_[7] ),
        .I1(ADC_Override),
        .I2(Q[7]),
        .O(A[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_20
       (.I0(\Dout_reg_n_0_[6] ),
        .I1(ADC_Override),
        .I2(Q[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_21
       (.I0(\Dout_reg_n_0_[5] ),
        .I1(ADC_Override),
        .I2(Q[5]),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_22
       (.I0(\Dout_reg_n_0_[4] ),
        .I1(ADC_Override),
        .I2(Q[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_23
       (.I0(\Dout_reg_n_0_[3] ),
        .I1(ADC_Override),
        .I2(Q[3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_24
       (.I0(\Dout_reg_n_0_[2] ),
        .I1(ADC_Override),
        .I2(Q[2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_25
       (.I0(\Dout_reg_n_0_[1] ),
        .I1(ADC_Override),
        .I2(Q[1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    Dout_reg_i_26
       (.I0(\Dout_reg_n_0_[0] ),
        .I1(ADC_Override),
        .I2(Q[0]),
        .O(A[0]));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[22]),
        .Q(\OffsetPhase_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[23]),
        .Q(\OffsetPhase_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[24]),
        .Q(\OffsetPhase_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[25]),
        .Q(\OffsetPhase_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[26]),
        .Q(\OffsetPhase_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[27]),
        .Q(\OffsetPhase_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[28]),
        .Q(\OffsetPhase_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[29]),
        .Q(\OffsetPhase_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[30]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[31]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[0]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[22] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[1]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[23] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[2]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[24] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[3]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[25] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[4]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[26] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[5]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[27] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[6]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[28] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[7]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[29] ),
        .I1(p_0_in1_in[0]),
        .O(p_1_in[7]));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[0]),
        .Q(dataAddr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[1]),
        .Q(dataAddr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[2]),
        .Q(dataAddr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[3]),
        .Q(dataAddr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[4]),
        .Q(dataAddr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[5]),
        .Q(dataAddr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[6]),
        .Q(dataAddr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_1_in[7]),
        .Q(dataAddr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[0]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[0]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[0]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[0]_i_4_n_0 ),
        .O(\databuffer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF591349A44146D7E)) 
    \databuffer[0]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA831F4D2FA72057D)) 
    \databuffer[0]_i_4 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h09654B8F079E0616)) 
    \databuffer[0]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[2]),
        .I4(dataAddr[1]),
        .I5(dataAddr[3]),
        .O(\databuffer[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1762BA0D8CD376C7)) 
    \databuffer[0]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h565656A6)) 
    \databuffer[10]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer[10]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(dataAddr[5]),
        .I4(\databuffer[10]_i_3_n_0 ),
        .O(\databuffer[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h11111555AAA88888)) 
    \databuffer[10]_i_2 
       (.I0(dataAddr[5]),
        .I1(dataAddr[4]),
        .I2(dataAddr[2]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[6]),
        .O(\databuffer[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    \databuffer[10]_i_3 
       (.I0(dataAddr[4]),
        .I1(dataAddr[1]),
        .I2(dataAddr[0]),
        .I3(dataAddr[3]),
        .I4(dataAddr[2]),
        .I5(dataAddr[6]),
        .O(\databuffer[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5556565666666666)) 
    \databuffer[11]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(dataAddr[7]),
        .I2(dataAddr[5]),
        .I3(dataAddr[4]),
        .I4(\databuffer[11]_i_2_n_0 ),
        .I5(dataAddr[6]),
        .O(\databuffer[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \databuffer[11]_i_2 
       (.I0(dataAddr[2]),
        .I1(dataAddr[1]),
        .I2(dataAddr[3]),
        .O(\databuffer[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[1]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[1]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[1]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[1]_i_4_n_0 ),
        .O(\databuffer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE8408491E639238A)) 
    \databuffer[1]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCAF97BA617AEF6DC)) 
    \databuffer[1]_i_4 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCE0175DD1F7682AA)) 
    \databuffer[1]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[2]),
        .I3(dataAddr[3]),
        .I4(dataAddr[0]),
        .I5(dataAddr[1]),
        .O(\databuffer[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA2B3A6BA4C005B0B)) 
    \databuffer[1]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[3]),
        .I4(dataAddr[1]),
        .I5(dataAddr[2]),
        .O(\databuffer[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[2]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[2]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[2]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[2]_i_4_n_0 ),
        .O(\databuffer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h79A21D77D5DC08CE)) 
    \databuffer[2]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[3]),
        .I4(dataAddr[1]),
        .I5(dataAddr[2]),
        .O(\databuffer[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCFF898342970E9E1)) 
    \databuffer[2]_i_4 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[2]),
        .I4(dataAddr[1]),
        .I5(dataAddr[3]),
        .O(\databuffer[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE8D57DD51EA2AA22)) 
    \databuffer[2]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[3]),
        .I3(dataAddr[1]),
        .I4(dataAddr[0]),
        .I5(dataAddr[2]),
        .O(\databuffer[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9B13B12E46C64E4D)) 
    \databuffer[2]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[3]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[3]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[3]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[3]_i_4_n_0 ),
        .O(\databuffer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC50D2DDDF7727270)) 
    \databuffer[3]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[0]),
        .I2(dataAddr[4]),
        .I3(dataAddr[2]),
        .I4(dataAddr[1]),
        .I5(dataAddr[3]),
        .O(\databuffer[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE8C9F304BE89639D)) 
    \databuffer[3]_i_4 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9A2AF5DD0DD5A22A)) 
    \databuffer[3]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[2]),
        .I3(dataAddr[1]),
        .I4(dataAddr[0]),
        .I5(dataAddr[3]),
        .O(\databuffer[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hDF57D75FA808A0A1)) 
    \databuffer[3]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[1]),
        .I3(dataAddr[2]),
        .I4(dataAddr[3]),
        .I5(dataAddr[0]),
        .O(\databuffer[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[4]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[4]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[4]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[4]_i_4_n_0 ),
        .O(\databuffer[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4A8222227DDD7D7D)) 
    \databuffer[4]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[1]),
        .I2(dataAddr[3]),
        .I3(dataAddr[2]),
        .I4(dataAddr[4]),
        .I5(dataAddr[0]),
        .O(\databuffer[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDC9889D8FBAFFE36)) 
    \databuffer[4]_i_4 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3B14B11944B36E66)) 
    \databuffer[4]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[2]),
        .I3(dataAddr[3]),
        .I4(dataAddr[0]),
        .I5(dataAddr[1]),
        .O(\databuffer[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA72F8705D25AF8F1)) 
    \databuffer[4]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[3]),
        .I4(dataAddr[2]),
        .I5(dataAddr[1]),
        .O(\databuffer[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[5]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[5]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[5]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[5]_i_4_n_0 ),
        .O(\databuffer[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCA22DD7DDDDD0888)) 
    \databuffer[5]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[2]),
        .I2(dataAddr[3]),
        .I3(dataAddr[4]),
        .I4(dataAddr[0]),
        .I5(dataAddr[1]),
        .O(\databuffer[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEE88FF8DDCFF88EA)) 
    \databuffer[5]_i_4 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[2]),
        .I4(dataAddr[1]),
        .I5(dataAddr[3]),
        .O(\databuffer[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h39C6897FC2997E80)) 
    \databuffer[5]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[3]),
        .I3(dataAddr[0]),
        .I4(dataAddr[1]),
        .I5(dataAddr[2]),
        .O(\databuffer[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8F20A50ADA5DF0FE)) 
    \databuffer[5]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[6]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[6]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[6]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[6]_i_4_n_0 ),
        .O(\databuffer[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3D222A2222777777)) 
    \databuffer[6]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[3]),
        .I2(dataAddr[4]),
        .I3(dataAddr[1]),
        .I4(dataAddr[0]),
        .I5(dataAddr[2]),
        .O(\databuffer[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAABBBBBEEEEE9999)) 
    \databuffer[6]_i_4 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB77089F7609FF600)) 
    \databuffer[6]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h07C877B374BB4844)) 
    \databuffer[6]_i_6 
       (.I0(dataAddr[4]),
        .I1(dataAddr[6]),
        .I2(dataAddr[0]),
        .I3(dataAddr[2]),
        .I4(dataAddr[1]),
        .I5(dataAddr[3]),
        .O(\databuffer[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[7]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[7]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[7]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[7]_i_4_n_0 ),
        .O(\databuffer[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88888BBB37777444)) 
    \databuffer[7]_i_3 
       (.I0(dataAddr[4]),
        .I1(dataAddr[6]),
        .I2(dataAddr[1]),
        .I3(dataAddr[0]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC6EC86E)) 
    \databuffer[7]_i_4 
       (.I0(dataAddr[2]),
        .I1(dataAddr[3]),
        .I2(dataAddr[1]),
        .I3(dataAddr[4]),
        .I4(dataAddr[0]),
        .I5(dataAddr[6]),
        .O(\databuffer[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8CCC33AC4533CCCC)) 
    \databuffer[7]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1666EEBB99914466)) 
    \databuffer[7]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[0]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[8]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[8]_i_2_n_0 ),
        .I2(dataAddr[7]),
        .I3(\databuffer[8]_i_3_n_0 ),
        .I4(dataAddr[5]),
        .I5(\databuffer[8]_i_4_n_0 ),
        .O(\databuffer[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEBBBB9999999)) 
    \databuffer[8]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[1]),
        .I3(dataAddr[0]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFFF1555)) 
    \databuffer[8]_i_4 
       (.I0(dataAddr[4]),
        .I1(dataAddr[3]),
        .I2(dataAddr[2]),
        .I3(dataAddr[1]),
        .I4(dataAddr[6]),
        .O(\databuffer[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7333080C3020CCCC)) 
    \databuffer[8]_i_5 
       (.I0(dataAddr[6]),
        .I1(dataAddr[4]),
        .I2(dataAddr[1]),
        .I3(dataAddr[0]),
        .I4(dataAddr[3]),
        .I5(dataAddr[2]),
        .O(\databuffer[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB2FA5A5F5F5F0F05)) 
    \databuffer[8]_i_6 
       (.I0(dataAddr[6]),
        .I1(dataAddr[0]),
        .I2(dataAddr[4]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \databuffer[9]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer[9]_i_2_n_0 ),
        .I2(dataAddr[5]),
        .I3(\databuffer[9]_i_3_n_0 ),
        .I4(dataAddr[7]),
        .I5(\databuffer[9]_i_4_n_0 ),
        .O(\databuffer[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h57665666AAAAAAAA)) 
    \databuffer[9]_i_2 
       (.I0(dataAddr[6]),
        .I1(dataAddr[3]),
        .I2(dataAddr[1]),
        .I3(dataAddr[2]),
        .I4(dataAddr[0]),
        .I5(dataAddr[4]),
        .O(\databuffer[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE8A0A0A5A5A5A5A5)) 
    \databuffer[9]_i_3 
       (.I0(dataAddr[6]),
        .I1(dataAddr[0]),
        .I2(dataAddr[4]),
        .I3(dataAddr[1]),
        .I4(dataAddr[2]),
        .I5(dataAddr[3]),
        .O(\databuffer[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF08FF080)) 
    \databuffer[9]_i_4 
       (.I0(\databuffer[9]_i_5_n_0 ),
        .I1(dataAddr[1]),
        .I2(dataAddr[5]),
        .I3(dataAddr[4]),
        .I4(\databuffer[9]_i_6_n_0 ),
        .I5(dataAddr[6]),
        .O(\databuffer[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \databuffer[9]_i_5 
       (.I0(dataAddr[3]),
        .I1(dataAddr[2]),
        .O(\databuffer[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    \databuffer[9]_i_6 
       (.I0(dataAddr[1]),
        .I1(dataAddr[0]),
        .I2(dataAddr[2]),
        .I3(dataAddr[3]),
        .O(\databuffer[9]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[0]_i_1_n_0 ),
        .Q(databuffer[0]),
        .R(1'b0));
  MUXF7 \databuffer_reg[0]_i_2 
       (.I0(\databuffer[0]_i_5_n_0 ),
        .I1(\databuffer[0]_i_6_n_0 ),
        .O(\databuffer_reg[0]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[10]_i_1_n_0 ),
        .Q(databuffer[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[11]_i_1_n_0 ),
        .Q(databuffer[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sigbuffer_reg_n_0_[1] ),
        .Q(databuffer[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[1]_i_1_n_0 ),
        .Q(databuffer[1]),
        .R(1'b0));
  MUXF7 \databuffer_reg[1]_i_2 
       (.I0(\databuffer[1]_i_5_n_0 ),
        .I1(\databuffer[1]_i_6_n_0 ),
        .O(\databuffer_reg[1]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[2]_i_1_n_0 ),
        .Q(databuffer[2]),
        .R(1'b0));
  MUXF7 \databuffer_reg[2]_i_2 
       (.I0(\databuffer[2]_i_5_n_0 ),
        .I1(\databuffer[2]_i_6_n_0 ),
        .O(\databuffer_reg[2]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[3]_i_1_n_0 ),
        .Q(databuffer[3]),
        .R(1'b0));
  MUXF7 \databuffer_reg[3]_i_2 
       (.I0(\databuffer[3]_i_5_n_0 ),
        .I1(\databuffer[3]_i_6_n_0 ),
        .O(\databuffer_reg[3]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[4]_i_1_n_0 ),
        .Q(databuffer[4]),
        .R(1'b0));
  MUXF7 \databuffer_reg[4]_i_2 
       (.I0(\databuffer[4]_i_5_n_0 ),
        .I1(\databuffer[4]_i_6_n_0 ),
        .O(\databuffer_reg[4]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[5]_i_1_n_0 ),
        .Q(databuffer[5]),
        .R(1'b0));
  MUXF7 \databuffer_reg[5]_i_2 
       (.I0(\databuffer[5]_i_5_n_0 ),
        .I1(\databuffer[5]_i_6_n_0 ),
        .O(\databuffer_reg[5]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[6]_i_1_n_0 ),
        .Q(databuffer[6]),
        .R(1'b0));
  MUXF7 \databuffer_reg[6]_i_2 
       (.I0(\databuffer[6]_i_5_n_0 ),
        .I1(\databuffer[6]_i_6_n_0 ),
        .O(\databuffer_reg[6]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[7]_i_1_n_0 ),
        .Q(databuffer[7]),
        .R(1'b0));
  MUXF7 \databuffer_reg[7]_i_2 
       (.I0(\databuffer[7]_i_5_n_0 ),
        .I1(\databuffer[7]_i_6_n_0 ),
        .O(\databuffer_reg[7]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[8]_i_1_n_0 ),
        .Q(databuffer[8]),
        .R(1'b0));
  MUXF7 \databuffer_reg[8]_i_2 
       (.I0(\databuffer[8]_i_5_n_0 ),
        .I1(\databuffer[8]_i_6_n_0 ),
        .O(\databuffer_reg[8]_i_2_n_0 ),
        .S(dataAddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[9]_i_1_n_0 ),
        .Q(databuffer[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_2 
       (.I0(Internal_Debug_Freq[3]),
        .I1(\phase_reg_n_0_[3] ),
        .O(\phase[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_3 
       (.I0(Internal_Debug_Freq[2]),
        .I1(\phase_reg_n_0_[2] ),
        .O(\phase[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_4 
       (.I0(Internal_Debug_Freq[1]),
        .I1(\phase_reg_n_0_[1] ),
        .O(\phase[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[0]_i_5 
       (.I0(Internal_Debug_Freq[0]),
        .I1(\phase_reg_n_0_[0] ),
        .O(\phase[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_2 
       (.I0(Internal_Debug_Freq[15]),
        .I1(\phase_reg_n_0_[15] ),
        .O(\phase[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_3 
       (.I0(Internal_Debug_Freq[14]),
        .I1(\phase_reg_n_0_[14] ),
        .O(\phase[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_4 
       (.I0(Internal_Debug_Freq[13]),
        .I1(\phase_reg_n_0_[13] ),
        .O(\phase[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[12]_i_5 
       (.I0(Internal_Debug_Freq[12]),
        .I1(\phase_reg_n_0_[12] ),
        .O(\phase[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_2 
       (.I0(Internal_Debug_Freq[19]),
        .I1(\phase_reg_n_0_[19] ),
        .O(\phase[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_3 
       (.I0(Internal_Debug_Freq[18]),
        .I1(\phase_reg_n_0_[18] ),
        .O(\phase[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_4 
       (.I0(Internal_Debug_Freq[17]),
        .I1(\phase_reg_n_0_[17] ),
        .O(\phase[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[16]_i_5 
       (.I0(Internal_Debug_Freq[16]),
        .I1(\phase_reg_n_0_[16] ),
        .O(\phase[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_2 
       (.I0(Internal_Debug_Freq[23]),
        .I1(phase_reg[23]),
        .O(\phase[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_3 
       (.I0(Internal_Debug_Freq[22]),
        .I1(phase_reg[22]),
        .O(\phase[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_4 
       (.I0(Internal_Debug_Freq[21]),
        .I1(\phase_reg_n_0_[21] ),
        .O(\phase[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[20]_i_5 
       (.I0(Internal_Debug_Freq[20]),
        .I1(\phase_reg_n_0_[20] ),
        .O(\phase[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_2 
       (.I0(Internal_Debug_Freq[27]),
        .I1(phase_reg[27]),
        .O(\phase[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_3 
       (.I0(Internal_Debug_Freq[26]),
        .I1(phase_reg[26]),
        .O(\phase[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_4 
       (.I0(Internal_Debug_Freq[25]),
        .I1(phase_reg[25]),
        .O(\phase[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[24]_i_5 
       (.I0(Internal_Debug_Freq[24]),
        .I1(phase_reg[24]),
        .O(\phase[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_2 
       (.I0(Internal_Debug_Freq[31]),
        .I1(phase_reg[31]),
        .O(\phase[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_3 
       (.I0(Internal_Debug_Freq[30]),
        .I1(phase_reg[30]),
        .O(\phase[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_4 
       (.I0(Internal_Debug_Freq[29]),
        .I1(phase_reg[29]),
        .O(\phase[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[28]_i_5 
       (.I0(Internal_Debug_Freq[28]),
        .I1(phase_reg[28]),
        .O(\phase[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_2 
       (.I0(Internal_Debug_Freq[7]),
        .I1(\phase_reg_n_0_[7] ),
        .O(\phase[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_3 
       (.I0(Internal_Debug_Freq[6]),
        .I1(\phase_reg_n_0_[6] ),
        .O(\phase[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_4 
       (.I0(Internal_Debug_Freq[5]),
        .I1(\phase_reg_n_0_[5] ),
        .O(\phase[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[4]_i_5 
       (.I0(Internal_Debug_Freq[4]),
        .I1(\phase_reg_n_0_[4] ),
        .O(\phase[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_2 
       (.I0(Internal_Debug_Freq[11]),
        .I1(\phase_reg_n_0_[11] ),
        .O(\phase[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_3 
       (.I0(Internal_Debug_Freq[10]),
        .I1(\phase_reg_n_0_[10] ),
        .O(\phase[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_4 
       (.I0(Internal_Debug_Freq[9]),
        .I1(\phase_reg_n_0_[9] ),
        .O(\phase[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phase[8]_i_5 
       (.I0(Internal_Debug_Freq[8]),
        .I1(\phase_reg_n_0_[8] ),
        .O(\phase[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\phase_reg[0]_i_1_n_0 ,\phase_reg[0]_i_1_n_1 ,\phase_reg[0]_i_1_n_2 ,\phase_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Internal_Debug_Freq[3:0]),
        .O({\phase_reg[0]_i_1_n_4 ,\phase_reg[0]_i_1_n_5 ,\phase_reg[0]_i_1_n_6 ,\phase_reg[0]_i_1_n_7 }),
        .S({\phase[0]_i_2_n_0 ,\phase[0]_i_3_n_0 ,\phase[0]_i_4_n_0 ,\phase[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[12]_i_1 
       (.CI(\phase_reg[8]_i_1_n_0 ),
        .CO({\phase_reg[12]_i_1_n_0 ,\phase_reg[12]_i_1_n_1 ,\phase_reg[12]_i_1_n_2 ,\phase_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Internal_Debug_Freq[15:12]),
        .O({\phase_reg[12]_i_1_n_4 ,\phase_reg[12]_i_1_n_5 ,\phase_reg[12]_i_1_n_6 ,\phase_reg[12]_i_1_n_7 }),
        .S({\phase[12]_i_2_n_0 ,\phase[12]_i_3_n_0 ,\phase[12]_i_4_n_0 ,\phase[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[16]_i_1 
       (.CI(\phase_reg[12]_i_1_n_0 ),
        .CO({\phase_reg[16]_i_1_n_0 ,\phase_reg[16]_i_1_n_1 ,\phase_reg[16]_i_1_n_2 ,\phase_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Internal_Debug_Freq[19:16]),
        .O({\phase_reg[16]_i_1_n_4 ,\phase_reg[16]_i_1_n_5 ,\phase_reg[16]_i_1_n_6 ,\phase_reg[16]_i_1_n_7 }),
        .S({\phase[16]_i_2_n_0 ,\phase[16]_i_3_n_0 ,\phase[16]_i_4_n_0 ,\phase[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[20]_i_1 
       (.CI(\phase_reg[16]_i_1_n_0 ),
        .CO({\phase_reg[20]_i_1_n_0 ,\phase_reg[20]_i_1_n_1 ,\phase_reg[20]_i_1_n_2 ,\phase_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Internal_Debug_Freq[23:20]),
        .O({\phase_reg[20]_i_1_n_4 ,\phase_reg[20]_i_1_n_5 ,\phase_reg[20]_i_1_n_6 ,\phase_reg[20]_i_1_n_7 }),
        .S({\phase[20]_i_2_n_0 ,\phase[20]_i_3_n_0 ,\phase[20]_i_4_n_0 ,\phase[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_5 ),
        .Q(phase_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1_n_4 ),
        .Q(phase_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_7 ),
        .Q(phase_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[24]_i_1 
       (.CI(\phase_reg[20]_i_1_n_0 ),
        .CO({\phase_reg[24]_i_1_n_0 ,\phase_reg[24]_i_1_n_1 ,\phase_reg[24]_i_1_n_2 ,\phase_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Internal_Debug_Freq[27:24]),
        .O({\phase_reg[24]_i_1_n_4 ,\phase_reg[24]_i_1_n_5 ,\phase_reg[24]_i_1_n_6 ,\phase_reg[24]_i_1_n_7 }),
        .S({\phase[24]_i_2_n_0 ,\phase[24]_i_3_n_0 ,\phase[24]_i_4_n_0 ,\phase[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_6 ),
        .Q(phase_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_5 ),
        .Q(phase_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1_n_4 ),
        .Q(phase_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_7 ),
        .Q(phase_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[28]_i_1 
       (.CI(\phase_reg[24]_i_1_n_0 ),
        .CO({\NLW_phase_reg[28]_i_1_CO_UNCONNECTED [3],\phase_reg[28]_i_1_n_1 ,\phase_reg[28]_i_1_n_2 ,\phase_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Internal_Debug_Freq[30:28]}),
        .O({\phase_reg[28]_i_1_n_4 ,\phase_reg[28]_i_1_n_5 ,\phase_reg[28]_i_1_n_6 ,\phase_reg[28]_i_1_n_7 }),
        .S({\phase[28]_i_2_n_0 ,\phase[28]_i_3_n_0 ,\phase[28]_i_4_n_0 ,\phase[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_6 ),
        .Q(phase_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_5 ),
        .Q(phase_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1_n_4 ),
        .Q(phase_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[4]_i_1 
       (.CI(\phase_reg[0]_i_1_n_0 ),
        .CO({\phase_reg[4]_i_1_n_0 ,\phase_reg[4]_i_1_n_1 ,\phase_reg[4]_i_1_n_2 ,\phase_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Internal_Debug_Freq[7:4]),
        .O({\phase_reg[4]_i_1_n_4 ,\phase_reg[4]_i_1_n_5 ,\phase_reg[4]_i_1_n_6 ,\phase_reg[4]_i_1_n_7 }),
        .S({\phase[4]_i_2_n_0 ,\phase[4]_i_3_n_0 ,\phase[4]_i_4_n_0 ,\phase[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[8]_i_1 
       (.CI(\phase_reg[4]_i_1_n_0 ),
        .CO({\phase_reg[8]_i_1_n_0 ,\phase_reg[8]_i_1_n_1 ,\phase_reg[8]_i_1_n_2 ,\phase_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Internal_Debug_Freq[11:8]),
        .O({\phase_reg[8]_i_1_n_4 ,\phase_reg[8]_i_1_n_5 ,\phase_reg[8]_i_1_n_6 ,\phase_reg[8]_i_1_n_7 }),
        .S({\phase[8]_i_2_n_0 ,\phase[8]_i_3_n_0 ,\phase[8]_i_4_n_0 ,\phase[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sigbuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in1_in[1]),
        .Q(\sigbuffer_reg_n_0_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "NCO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO_0
   (\sigbuffer_reg[1]_0 ,
    D,
    DAC_Stream_out,
    AD_CLK_in,
    PLL_Guess_Freq,
    phase0__93_carry_i_4_0,
    phase0__93_carry__0_i_4_0,
    phase0__93_carry__1_i_4_0,
    phase0__93_carry__2_i_4_0,
    phase0__93_carry__3_i_4_0,
    phase0__93_carry__4_i_4_0,
    phase0__93_carry__5_i_4_0,
    phase0__93_carry__6_i_4_0);
  output \sigbuffer_reg[1]_0 ;
  output [11:0]D;
  output [12:0]DAC_Stream_out;
  input AD_CLK_in;
  input [30:0]PLL_Guess_Freq;
  input [3:0]phase0__93_carry_i_4_0;
  input [3:0]phase0__93_carry__0_i_4_0;
  input [3:0]phase0__93_carry__1_i_4_0;
  input [3:0]phase0__93_carry__2_i_4_0;
  input [3:0]phase0__93_carry__3_i_4_0;
  input [3:0]phase0__93_carry__4_i_4_0;
  input [3:0]phase0__93_carry__5_i_4_0;
  input [3:0]phase0__93_carry__6_i_4_0;

  wire AD_CLK_in;
  wire [11:0]D;
  wire [12:0]DAC_Stream_out;
  wire Dout_reg_i_27_n_0;
  wire Dout_reg_i_28_n_0;
  wire Dout_reg_i_29_n_0;
  wire Dout_reg_i_30_n_0;
  wire Dout_reg_i_31_n_0;
  wire Dout_reg_i_32_n_0;
  wire Dout_reg_i_33_n_0;
  wire Dout_reg_i_34_n_0;
  wire Dout_reg_i_35_n_0;
  wire Dout_reg_i_36_n_0;
  wire Dout_reg_i_37_n_0;
  wire Dout_reg_i_38_n_0;
  wire Dout_reg_i_39_n_0;
  wire Dout_reg_i_40_n_0;
  wire Dout_reg_i_41_n_0;
  wire Dout_reg_i_42_n_0;
  wire Dout_reg_i_43_n_0;
  wire Dout_reg_i_44_n_0;
  wire Dout_reg_i_45_n_0;
  wire Dout_reg_i_46_n_0;
  wire Dout_reg_i_47_n_0;
  wire Dout_reg_i_48_n_0;
  wire Dout_reg_i_49_n_0;
  wire Dout_reg_i_50_n_0;
  wire Dout_reg_i_51_n_0;
  wire Dout_reg_i_52_n_0;
  wire Dout_reg_i_53_n_0;
  wire Dout_reg_i_54_n_0;
  wire Dout_reg_i_55_n_0;
  wire Dout_reg_i_56_n_0;
  wire Dout_reg_i_57_n_0;
  wire Dout_reg_i_58_n_0;
  wire Dout_reg_i_59_n_0;
  wire Dout_reg_i_60_n_0;
  wire Dout_reg_i_61_n_0;
  wire Dout_reg_i_62_n_0;
  wire Dout_reg_i_63_n_0;
  wire Dout_reg_i_64_n_0;
  wire Dout_reg_i_65_n_0;
  wire Dout_reg_i_66_n_0;
  wire Dout_reg_i_67_n_0;
  wire Dout_reg_i_68_n_0;
  wire Dout_reg_i_69_n_0;
  wire Dout_reg_i_70_n_0;
  wire Dout_reg_i_71_n_0;
  wire Dout_reg_i_72_n_0;
  wire Dout_reg_i_73_n_0;
  wire Dout_reg_i_74_n_0;
  wire Dout_reg_i_75_n_0;
  wire Dout_reg_i_76_n_0;
  wire Dout_reg_i_77_n_0;
  wire Dout_reg_i_78_n_0;
  wire Dout_reg_i_79_n_0;
  wire \OffsetPhase_reg_n_0_[22] ;
  wire \OffsetPhase_reg_n_0_[23] ;
  wire \OffsetPhase_reg_n_0_[24] ;
  wire \OffsetPhase_reg_n_0_[25] ;
  wire \OffsetPhase_reg_n_0_[26] ;
  wire \OffsetPhase_reg_n_0_[27] ;
  wire \OffsetPhase_reg_n_0_[28] ;
  wire \OffsetPhase_reg_n_0_[29] ;
  wire \OffsetPhase_reg_n_0_[30] ;
  wire \OffsetPhase_reg_n_0_[31] ;
  wire [30:0]PLL_Guess_Freq;
  wire \dataAddr[0]_i_1_n_0 ;
  wire \dataAddr[1]_i_1_n_0 ;
  wire \dataAddr[2]_i_1_n_0 ;
  wire \dataAddr[3]_i_1_n_0 ;
  wire \dataAddr[4]_i_1_n_0 ;
  wire \dataAddr[5]_i_1_n_0 ;
  wire \dataAddr[6]_i_1_n_0 ;
  wire \dataAddr[7]_i_1_n_0 ;
  wire \dataAddr_reg_n_0_[0] ;
  wire \dataAddr_reg_n_0_[1] ;
  wire \dataAddr_reg_n_0_[2] ;
  wire \dataAddr_reg_n_0_[3] ;
  wire \dataAddr_reg_n_0_[4] ;
  wire \dataAddr_reg_n_0_[5] ;
  wire \dataAddr_reg_n_0_[6] ;
  wire \dataAddr_reg_n_0_[7] ;
  wire \databuffer_reg_n_0_[0] ;
  wire \databuffer_reg_n_0_[10] ;
  wire \databuffer_reg_n_0_[11] ;
  wire \databuffer_reg_n_0_[12] ;
  wire \databuffer_reg_n_0_[1] ;
  wire \databuffer_reg_n_0_[2] ;
  wire \databuffer_reg_n_0_[3] ;
  wire \databuffer_reg_n_0_[4] ;
  wire \databuffer_reg_n_0_[5] ;
  wire \databuffer_reg_n_0_[6] ;
  wire \databuffer_reg_n_0_[7] ;
  wire \databuffer_reg_n_0_[8] ;
  wire \databuffer_reg_n_0_[9] ;
  wire [31:0]in__0;
  wire [31:0]phase;
  wire [31:0]phase0;
  wire phase0__93_carry__0_i_1_n_0;
  wire phase0__93_carry__0_i_2_n_0;
  wire phase0__93_carry__0_i_3_n_0;
  wire [3:0]phase0__93_carry__0_i_4_0;
  wire phase0__93_carry__0_i_4_n_0;
  wire phase0__93_carry__0_n_0;
  wire phase0__93_carry__0_n_1;
  wire phase0__93_carry__0_n_2;
  wire phase0__93_carry__0_n_3;
  wire phase0__93_carry__1_i_1_n_0;
  wire phase0__93_carry__1_i_2_n_0;
  wire phase0__93_carry__1_i_3_n_0;
  wire [3:0]phase0__93_carry__1_i_4_0;
  wire phase0__93_carry__1_i_4_n_0;
  wire phase0__93_carry__1_n_0;
  wire phase0__93_carry__1_n_1;
  wire phase0__93_carry__1_n_2;
  wire phase0__93_carry__1_n_3;
  wire phase0__93_carry__2_i_1_n_0;
  wire phase0__93_carry__2_i_2_n_0;
  wire phase0__93_carry__2_i_3_n_0;
  wire [3:0]phase0__93_carry__2_i_4_0;
  wire phase0__93_carry__2_i_4_n_0;
  wire phase0__93_carry__2_n_0;
  wire phase0__93_carry__2_n_1;
  wire phase0__93_carry__2_n_2;
  wire phase0__93_carry__2_n_3;
  wire phase0__93_carry__3_i_1_n_0;
  wire phase0__93_carry__3_i_2_n_0;
  wire phase0__93_carry__3_i_3_n_0;
  wire [3:0]phase0__93_carry__3_i_4_0;
  wire phase0__93_carry__3_i_4_n_0;
  wire phase0__93_carry__3_n_0;
  wire phase0__93_carry__3_n_1;
  wire phase0__93_carry__3_n_2;
  wire phase0__93_carry__3_n_3;
  wire phase0__93_carry__4_i_1_n_0;
  wire phase0__93_carry__4_i_2_n_0;
  wire phase0__93_carry__4_i_3_n_0;
  wire [3:0]phase0__93_carry__4_i_4_0;
  wire phase0__93_carry__4_i_4_n_0;
  wire phase0__93_carry__4_n_0;
  wire phase0__93_carry__4_n_1;
  wire phase0__93_carry__4_n_2;
  wire phase0__93_carry__4_n_3;
  wire phase0__93_carry__5_i_1_n_0;
  wire phase0__93_carry__5_i_2_n_0;
  wire phase0__93_carry__5_i_3_n_0;
  wire [3:0]phase0__93_carry__5_i_4_0;
  wire phase0__93_carry__5_i_4_n_0;
  wire phase0__93_carry__5_n_0;
  wire phase0__93_carry__5_n_1;
  wire phase0__93_carry__5_n_2;
  wire phase0__93_carry__5_n_3;
  wire phase0__93_carry__6_i_1_n_0;
  wire phase0__93_carry__6_i_2_n_0;
  wire phase0__93_carry__6_i_3_n_0;
  wire [3:0]phase0__93_carry__6_i_4_0;
  wire phase0__93_carry__6_i_4_n_0;
  wire phase0__93_carry__6_n_1;
  wire phase0__93_carry__6_n_2;
  wire phase0__93_carry__6_n_3;
  wire phase0__93_carry_i_1_n_0;
  wire phase0__93_carry_i_2_n_0;
  wire phase0__93_carry_i_3_n_0;
  wire [3:0]phase0__93_carry_i_4_0;
  wire phase0__93_carry_i_4_n_0;
  wire phase0__93_carry_n_0;
  wire phase0__93_carry_n_1;
  wire phase0__93_carry_n_2;
  wire phase0__93_carry_n_3;
  wire phase0_carry__0_n_0;
  wire phase0_carry__0_n_1;
  wire phase0_carry__0_n_2;
  wire phase0_carry__0_n_3;
  wire phase0_carry__1_n_0;
  wire phase0_carry__1_n_1;
  wire phase0_carry__1_n_2;
  wire phase0_carry__1_n_3;
  wire phase0_carry__2_n_0;
  wire phase0_carry__2_n_1;
  wire phase0_carry__2_n_2;
  wire phase0_carry__2_n_3;
  wire phase0_carry__3_n_0;
  wire phase0_carry__3_n_1;
  wire phase0_carry__3_n_2;
  wire phase0_carry__3_n_3;
  wire phase0_carry__4_n_0;
  wire phase0_carry__4_n_1;
  wire phase0_carry__4_n_2;
  wire phase0_carry__4_n_3;
  wire phase0_carry__5_n_0;
  wire phase0_carry__5_n_1;
  wire phase0_carry__5_n_2;
  wire phase0_carry__5_n_3;
  wire phase0_carry__6_n_1;
  wire phase0_carry__6_n_2;
  wire phase0_carry__6_n_3;
  wire phase0_carry_n_0;
  wire phase0_carry_n_1;
  wire phase0_carry_n_2;
  wire phase0_carry_n_3;
  wire \sigbuffer_reg[1]_0 ;
  wire [3:3]NLW_phase0__93_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_phase0_carry__6_CO_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[0] ),
        .Q(DAC_Stream_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[10] ),
        .Q(DAC_Stream_out[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[11] ),
        .Q(DAC_Stream_out[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[12] ),
        .Q(DAC_Stream_out[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[1] ),
        .Q(DAC_Stream_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[2] ),
        .Q(DAC_Stream_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[3] ),
        .Q(DAC_Stream_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[4] ),
        .Q(DAC_Stream_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[5] ),
        .Q(DAC_Stream_out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[6] ),
        .Q(DAC_Stream_out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[7] ),
        .Q(DAC_Stream_out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[8] ),
        .Q(DAC_Stream_out[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[9] ),
        .Q(DAC_Stream_out[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5556565666666666)) 
    Dout_reg_i_1
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(\dataAddr_reg_n_0_[7] ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(Dout_reg_i_27_n_0),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_10
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_51_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_52_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_53_n_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_11
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_54_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_55_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_56_n_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_12
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_57_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_58_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_59_n_0),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h565656A6)) 
    Dout_reg_i_2
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_28_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(\dataAddr_reg_n_0_[5] ),
        .I4(Dout_reg_i_29_n_0),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    Dout_reg_i_27
       (.I0(\dataAddr_reg_n_0_[2] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_27_n_0));
  LUT6 #(
    .INIT(64'h11111555AAA88888)) 
    Dout_reg_i_28
       (.I0(\dataAddr_reg_n_0_[5] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(Dout_reg_i_28_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    Dout_reg_i_29
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(Dout_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    Dout_reg_i_3
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_30_n_0),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(Dout_reg_i_31_n_0),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(Dout_reg_i_32_n_0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h57665666AAAAAAAA)) 
    Dout_reg_i_30
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[3] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[4] ),
        .O(Dout_reg_i_30_n_0));
  LUT6 #(
    .INIT(64'hE8A0A0A5A5A5A5A5)) 
    Dout_reg_i_31
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_31_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFF08FF080)) 
    Dout_reg_i_32
       (.I0(Dout_reg_i_60_n_0),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(Dout_reg_i_61_n_0),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(Dout_reg_i_32_n_0));
  MUXF7 Dout_reg_i_33
       (.I0(Dout_reg_i_62_n_0),
        .I1(Dout_reg_i_63_n_0),
        .O(Dout_reg_i_33_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hEEEEEBBBB9999999)) 
    Dout_reg_i_34
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[0] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFF1555)) 
    Dout_reg_i_35
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[3] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[6] ),
        .O(Dout_reg_i_35_n_0));
  MUXF7 Dout_reg_i_36
       (.I0(Dout_reg_i_64_n_0),
        .I1(Dout_reg_i_65_n_0),
        .O(Dout_reg_i_36_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h88888BBB37777444)) 
    Dout_reg_i_37
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[6] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[0] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCC6EC86E)) 
    Dout_reg_i_38
       (.I0(\dataAddr_reg_n_0_[2] ),
        .I1(\dataAddr_reg_n_0_[3] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(Dout_reg_i_38_n_0));
  MUXF7 Dout_reg_i_39
       (.I0(Dout_reg_i_66_n_0),
        .I1(Dout_reg_i_67_n_0),
        .O(Dout_reg_i_39_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_4
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_33_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_34_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_35_n_0),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h3D222A2222777777)) 
    Dout_reg_i_40
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[3] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_40_n_0));
  LUT6 #(
    .INIT(64'hAABBBBBEEEEE9999)) 
    Dout_reg_i_41
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_41_n_0));
  MUXF7 Dout_reg_i_42
       (.I0(Dout_reg_i_68_n_0),
        .I1(Dout_reg_i_69_n_0),
        .O(Dout_reg_i_42_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hCA22DD7DDDDD0888)) 
    Dout_reg_i_43
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[2] ),
        .I2(\dataAddr_reg_n_0_[3] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[1] ),
        .O(Dout_reg_i_43_n_0));
  LUT6 #(
    .INIT(64'hEE88FF8DDCFF88EA)) 
    Dout_reg_i_44
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_44_n_0));
  MUXF7 Dout_reg_i_45
       (.I0(Dout_reg_i_70_n_0),
        .I1(Dout_reg_i_71_n_0),
        .O(Dout_reg_i_45_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h4A8222227DDD7D7D)) 
    Dout_reg_i_46
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[3] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[4] ),
        .I5(\dataAddr_reg_n_0_[0] ),
        .O(Dout_reg_i_46_n_0));
  LUT6 #(
    .INIT(64'hDC9889D8FBAFFE36)) 
    Dout_reg_i_47
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_47_n_0));
  MUXF7 Dout_reg_i_48
       (.I0(Dout_reg_i_72_n_0),
        .I1(Dout_reg_i_73_n_0),
        .O(Dout_reg_i_48_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hC50D2DDDF7727270)) 
    Dout_reg_i_49
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_49_n_0));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_5
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_36_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_37_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_38_n_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hE8C9F304BE89639D)) 
    Dout_reg_i_50
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_50_n_0));
  MUXF7 Dout_reg_i_51
       (.I0(Dout_reg_i_74_n_0),
        .I1(Dout_reg_i_75_n_0),
        .O(Dout_reg_i_51_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'h79A21D77D5DC08CE)) 
    Dout_reg_i_52
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_52_n_0));
  LUT6 #(
    .INIT(64'hCFF898342970E9E1)) 
    Dout_reg_i_53
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_53_n_0));
  MUXF7 Dout_reg_i_54
       (.I0(Dout_reg_i_76_n_0),
        .I1(Dout_reg_i_77_n_0),
        .O(Dout_reg_i_54_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hE8408491E639238A)) 
    Dout_reg_i_55
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_55_n_0));
  LUT6 #(
    .INIT(64'hCAF97BA617AEF6DC)) 
    Dout_reg_i_56
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_56_n_0));
  MUXF7 Dout_reg_i_57
       (.I0(Dout_reg_i_78_n_0),
        .I1(Dout_reg_i_79_n_0),
        .O(Dout_reg_i_57_n_0),
        .S(\dataAddr_reg_n_0_[5] ));
  LUT6 #(
    .INIT(64'hF591349A44146D7E)) 
    Dout_reg_i_58
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_58_n_0));
  LUT6 #(
    .INIT(64'hA831F4D2FA72057D)) 
    Dout_reg_i_59
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_59_n_0));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_6
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_39_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_40_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_41_n_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Dout_reg_i_60
       (.I0(\dataAddr_reg_n_0_[3] ),
        .I1(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    Dout_reg_i_61
       (.I0(\dataAddr_reg_n_0_[1] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'h7333080C3020CCCC)) 
    Dout_reg_i_62
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[0] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_62_n_0));
  LUT6 #(
    .INIT(64'hB2FA5A5F5F5F0F05)) 
    Dout_reg_i_63
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_63_n_0));
  LUT6 #(
    .INIT(64'h8CCC33AC4533CCCC)) 
    Dout_reg_i_64
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_64_n_0));
  LUT6 #(
    .INIT(64'h1666EEBB99914466)) 
    Dout_reg_i_65
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'hB77089F7609FF600)) 
    Dout_reg_i_66
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'h07C877B374BB4844)) 
    Dout_reg_i_67
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[6] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_67_n_0));
  LUT6 #(
    .INIT(64'h39C6897FC2997E80)) 
    Dout_reg_i_68
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[3] ),
        .I3(\dataAddr_reg_n_0_[0] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_68_n_0));
  LUT6 #(
    .INIT(64'h8F20A50ADA5DF0FE)) 
    Dout_reg_i_69
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_69_n_0));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_7
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_42_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_43_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_44_n_0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h3B14B11944B36E66)) 
    Dout_reg_i_70
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[1] ),
        .O(Dout_reg_i_70_n_0));
  LUT6 #(
    .INIT(64'hA72F8705D25AF8F1)) 
    Dout_reg_i_71
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[1] ),
        .O(Dout_reg_i_71_n_0));
  LUT6 #(
    .INIT(64'h9A2AF5DD0DD5A22A)) 
    Dout_reg_i_72
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_72_n_0));
  LUT6 #(
    .INIT(64'hDF57D75FA808A0A1)) 
    Dout_reg_i_73
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[0] ),
        .O(Dout_reg_i_73_n_0));
  LUT6 #(
    .INIT(64'hE8D57DD51EA2AA22)) 
    Dout_reg_i_74
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[3] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_74_n_0));
  LUT6 #(
    .INIT(64'h9B13B12E46C64E4D)) 
    Dout_reg_i_75
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_75_n_0));
  LUT6 #(
    .INIT(64'hCE0175DD1F7682AA)) 
    Dout_reg_i_76
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[1] ),
        .O(Dout_reg_i_76_n_0));
  LUT6 #(
    .INIT(64'hA2B3A6BA4C005B0B)) 
    Dout_reg_i_77
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_77_n_0));
  LUT6 #(
    .INIT(64'h09654B8F079E0616)) 
    Dout_reg_i_78
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(Dout_reg_i_78_n_0));
  LUT6 #(
    .INIT(64'h1762BA0D8CD376C7)) 
    Dout_reg_i_79
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[0] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(Dout_reg_i_79_n_0));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_8
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_45_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_46_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_47_n_0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    Dout_reg_i_9
       (.I0(\sigbuffer_reg[1]_0 ),
        .I1(Dout_reg_i_48_n_0),
        .I2(\dataAddr_reg_n_0_[7] ),
        .I3(Dout_reg_i_49_n_0),
        .I4(\dataAddr_reg_n_0_[5] ),
        .I5(Dout_reg_i_50_n_0),
        .O(D[3]));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[22]),
        .Q(\OffsetPhase_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[23]),
        .Q(\OffsetPhase_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[24]),
        .Q(\OffsetPhase_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[25]),
        .Q(\OffsetPhase_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[26]),
        .Q(\OffsetPhase_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[27]),
        .Q(\OffsetPhase_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[28]),
        .Q(\OffsetPhase_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[29]),
        .Q(\OffsetPhase_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[30]),
        .Q(\OffsetPhase_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase[31]),
        .Q(\OffsetPhase_reg_n_0_[31] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[0]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[22] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[1]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[23] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[2]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[24] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[3]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[25] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[4]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[26] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[5]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[27] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[6]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[28] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[7]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[29] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[0]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[1]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[2]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[3]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[4]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[5]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[6]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[7]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[0]),
        .Q(\databuffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[10]),
        .Q(\databuffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[11]),
        .Q(\databuffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sigbuffer_reg[1]_0 ),
        .Q(\databuffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[1]),
        .Q(\databuffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[2]),
        .Q(\databuffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[3]),
        .Q(\databuffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[4]),
        .Q(\databuffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[5]),
        .Q(\databuffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[6]),
        .Q(\databuffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[7]),
        .Q(\databuffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[8]),
        .Q(\databuffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D[9]),
        .Q(\databuffer_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry
       (.CI(1'b0),
        .CO({phase0__93_carry_n_0,phase0__93_carry_n_1,phase0__93_carry_n_2,phase0__93_carry_n_3}),
        .CYINIT(1'b0),
        .DI(phase[3:0]),
        .O(phase0[3:0]),
        .S({phase0__93_carry_i_1_n_0,phase0__93_carry_i_2_n_0,phase0__93_carry_i_3_n_0,phase0__93_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry__0
       (.CI(phase0__93_carry_n_0),
        .CO({phase0__93_carry__0_n_0,phase0__93_carry__0_n_1,phase0__93_carry__0_n_2,phase0__93_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(phase[7:4]),
        .O(phase0[7:4]),
        .S({phase0__93_carry__0_i_1_n_0,phase0__93_carry__0_i_2_n_0,phase0__93_carry__0_i_3_n_0,phase0__93_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__0_i_1
       (.I0(phase[7]),
        .I1(in__0[7]),
        .O(phase0__93_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__0_i_2
       (.I0(phase[6]),
        .I1(in__0[6]),
        .O(phase0__93_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__0_i_3
       (.I0(phase[5]),
        .I1(in__0[5]),
        .O(phase0__93_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__0_i_4
       (.I0(phase[4]),
        .I1(in__0[4]),
        .O(phase0__93_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry__1
       (.CI(phase0__93_carry__0_n_0),
        .CO({phase0__93_carry__1_n_0,phase0__93_carry__1_n_1,phase0__93_carry__1_n_2,phase0__93_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(phase[11:8]),
        .O(phase0[11:8]),
        .S({phase0__93_carry__1_i_1_n_0,phase0__93_carry__1_i_2_n_0,phase0__93_carry__1_i_3_n_0,phase0__93_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__1_i_1
       (.I0(phase[11]),
        .I1(in__0[11]),
        .O(phase0__93_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__1_i_2
       (.I0(phase[10]),
        .I1(in__0[10]),
        .O(phase0__93_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__1_i_3
       (.I0(phase[9]),
        .I1(in__0[9]),
        .O(phase0__93_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__1_i_4
       (.I0(phase[8]),
        .I1(in__0[8]),
        .O(phase0__93_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry__2
       (.CI(phase0__93_carry__1_n_0),
        .CO({phase0__93_carry__2_n_0,phase0__93_carry__2_n_1,phase0__93_carry__2_n_2,phase0__93_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(phase[15:12]),
        .O(phase0[15:12]),
        .S({phase0__93_carry__2_i_1_n_0,phase0__93_carry__2_i_2_n_0,phase0__93_carry__2_i_3_n_0,phase0__93_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__2_i_1
       (.I0(phase[15]),
        .I1(in__0[15]),
        .O(phase0__93_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__2_i_2
       (.I0(phase[14]),
        .I1(in__0[14]),
        .O(phase0__93_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__2_i_3
       (.I0(phase[13]),
        .I1(in__0[13]),
        .O(phase0__93_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__2_i_4
       (.I0(phase[12]),
        .I1(in__0[12]),
        .O(phase0__93_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry__3
       (.CI(phase0__93_carry__2_n_0),
        .CO({phase0__93_carry__3_n_0,phase0__93_carry__3_n_1,phase0__93_carry__3_n_2,phase0__93_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(phase[19:16]),
        .O(phase0[19:16]),
        .S({phase0__93_carry__3_i_1_n_0,phase0__93_carry__3_i_2_n_0,phase0__93_carry__3_i_3_n_0,phase0__93_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__3_i_1
       (.I0(phase[19]),
        .I1(in__0[19]),
        .O(phase0__93_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__3_i_2
       (.I0(phase[18]),
        .I1(in__0[18]),
        .O(phase0__93_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__3_i_3
       (.I0(phase[17]),
        .I1(in__0[17]),
        .O(phase0__93_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__3_i_4
       (.I0(phase[16]),
        .I1(in__0[16]),
        .O(phase0__93_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry__4
       (.CI(phase0__93_carry__3_n_0),
        .CO({phase0__93_carry__4_n_0,phase0__93_carry__4_n_1,phase0__93_carry__4_n_2,phase0__93_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(phase[23:20]),
        .O(phase0[23:20]),
        .S({phase0__93_carry__4_i_1_n_0,phase0__93_carry__4_i_2_n_0,phase0__93_carry__4_i_3_n_0,phase0__93_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__4_i_1
       (.I0(phase[23]),
        .I1(in__0[23]),
        .O(phase0__93_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__4_i_2
       (.I0(phase[22]),
        .I1(in__0[22]),
        .O(phase0__93_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__4_i_3
       (.I0(phase[21]),
        .I1(in__0[21]),
        .O(phase0__93_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__4_i_4
       (.I0(phase[20]),
        .I1(in__0[20]),
        .O(phase0__93_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry__5
       (.CI(phase0__93_carry__4_n_0),
        .CO({phase0__93_carry__5_n_0,phase0__93_carry__5_n_1,phase0__93_carry__5_n_2,phase0__93_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(phase[27:24]),
        .O(phase0[27:24]),
        .S({phase0__93_carry__5_i_1_n_0,phase0__93_carry__5_i_2_n_0,phase0__93_carry__5_i_3_n_0,phase0__93_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__5_i_1
       (.I0(phase[27]),
        .I1(in__0[27]),
        .O(phase0__93_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__5_i_2
       (.I0(phase[26]),
        .I1(in__0[26]),
        .O(phase0__93_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__5_i_3
       (.I0(phase[25]),
        .I1(in__0[25]),
        .O(phase0__93_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__5_i_4
       (.I0(phase[24]),
        .I1(in__0[24]),
        .O(phase0__93_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0__93_carry__6
       (.CI(phase0__93_carry__5_n_0),
        .CO({NLW_phase0__93_carry__6_CO_UNCONNECTED[3],phase0__93_carry__6_n_1,phase0__93_carry__6_n_2,phase0__93_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,phase[30:28]}),
        .O(phase0[31:28]),
        .S({phase0__93_carry__6_i_1_n_0,phase0__93_carry__6_i_2_n_0,phase0__93_carry__6_i_3_n_0,phase0__93_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__6_i_1
       (.I0(phase[31]),
        .I1(in__0[31]),
        .O(phase0__93_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__6_i_2
       (.I0(phase[30]),
        .I1(in__0[30]),
        .O(phase0__93_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__6_i_3
       (.I0(phase[29]),
        .I1(in__0[29]),
        .O(phase0__93_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry__6_i_4
       (.I0(phase[28]),
        .I1(in__0[28]),
        .O(phase0__93_carry__6_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry_i_1
       (.I0(phase[3]),
        .I1(in__0[3]),
        .O(phase0__93_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry_i_2
       (.I0(phase[2]),
        .I1(in__0[2]),
        .O(phase0__93_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry_i_3
       (.I0(phase[1]),
        .I1(in__0[1]),
        .O(phase0__93_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    phase0__93_carry_i_4
       (.I0(phase[0]),
        .I1(in__0[0]),
        .O(phase0__93_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry
       (.CI(1'b0),
        .CO({phase0_carry_n_0,phase0_carry_n_1,phase0_carry_n_2,phase0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(PLL_Guess_Freq[3:0]),
        .O(in__0[3:0]),
        .S(phase0__93_carry_i_4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry__0
       (.CI(phase0_carry_n_0),
        .CO({phase0_carry__0_n_0,phase0_carry__0_n_1,phase0_carry__0_n_2,phase0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[7:4]),
        .O(in__0[7:4]),
        .S(phase0__93_carry__0_i_4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry__1
       (.CI(phase0_carry__0_n_0),
        .CO({phase0_carry__1_n_0,phase0_carry__1_n_1,phase0_carry__1_n_2,phase0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[11:8]),
        .O(in__0[11:8]),
        .S(phase0__93_carry__1_i_4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry__2
       (.CI(phase0_carry__1_n_0),
        .CO({phase0_carry__2_n_0,phase0_carry__2_n_1,phase0_carry__2_n_2,phase0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[15:12]),
        .O(in__0[15:12]),
        .S(phase0__93_carry__2_i_4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry__3
       (.CI(phase0_carry__2_n_0),
        .CO({phase0_carry__3_n_0,phase0_carry__3_n_1,phase0_carry__3_n_2,phase0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[19:16]),
        .O(in__0[19:16]),
        .S(phase0__93_carry__3_i_4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry__4
       (.CI(phase0_carry__3_n_0),
        .CO({phase0_carry__4_n_0,phase0_carry__4_n_1,phase0_carry__4_n_2,phase0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[23:20]),
        .O(in__0[23:20]),
        .S(phase0__93_carry__4_i_4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry__5
       (.CI(phase0_carry__4_n_0),
        .CO({phase0_carry__5_n_0,phase0_carry__5_n_1,phase0_carry__5_n_2,phase0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(PLL_Guess_Freq[27:24]),
        .O(in__0[27:24]),
        .S(phase0__93_carry__5_i_4_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 phase0_carry__6
       (.CI(phase0_carry__5_n_0),
        .CO({NLW_phase0_carry__6_CO_UNCONNECTED[3],phase0_carry__6_n_1,phase0_carry__6_n_2,phase0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,PLL_Guess_Freq[30:28]}),
        .O(in__0[31:28]),
        .S(phase0__93_carry__6_i_4_0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[0]),
        .Q(phase[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[10]),
        .Q(phase[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[11]),
        .Q(phase[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[12]),
        .Q(phase[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[13]),
        .Q(phase[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[14]),
        .Q(phase[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[15]),
        .Q(phase[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[16]),
        .Q(phase[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[17]),
        .Q(phase[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[18]),
        .Q(phase[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[19]),
        .Q(phase[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[1]),
        .Q(phase[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[20]),
        .Q(phase[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[21]),
        .Q(phase[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[22]),
        .Q(phase[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[23]),
        .Q(phase[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[24]),
        .Q(phase[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[25]),
        .Q(phase[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[26]),
        .Q(phase[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[27]),
        .Q(phase[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[28]),
        .Q(phase[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[29]),
        .Q(phase[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[2]),
        .Q(phase[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[30]),
        .Q(phase[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[31]),
        .Q(phase[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[3]),
        .Q(phase[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[4]),
        .Q(phase[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[5]),
        .Q(phase[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[6]),
        .Q(phase[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[7]),
        .Q(phase[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[8]),
        .Q(phase[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase0[9]),
        .Q(phase[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sigbuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\OffsetPhase_reg_n_0_[31] ),
        .Q(\sigbuffer_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "NCO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO__parameterized2
   (\Dout_reg[5]_0 ,
    Q,
    \Dout_reg[5]_1 ,
    \Dout_reg[6]_0 ,
    DI,
    \Dout_reg[1]_0 ,
    \Dout_reg[3]_0 ,
    \Dout_reg[4]_0 ,
    \Dout_reg[5]_2 ,
    S,
    \Dout_reg[6]_1 ,
    \Dout_reg[2]_0 ,
    \Dout_reg[1]_1 ,
    \Dout_reg[3]_1 ,
    \Dout_reg[4]_1 ,
    \Dout_reg[5]_3 ,
    \Dout_reg[0]_0 ,
    \Dout_reg[4]_2 ,
    AD_CLK_in,
    \Dout_reg[13] ,
    O,
    \Dout_reg[13]_0 );
  output [0:0]\Dout_reg[5]_0 ;
  output [6:0]Q;
  output [0:0]\Dout_reg[5]_1 ;
  output [3:0]\Dout_reg[6]_0 ;
  output [2:0]DI;
  output \Dout_reg[1]_0 ;
  output \Dout_reg[3]_0 ;
  output \Dout_reg[4]_0 ;
  output \Dout_reg[5]_2 ;
  output [0:0]S;
  output [3:0]\Dout_reg[6]_1 ;
  output [2:0]\Dout_reg[2]_0 ;
  output \Dout_reg[1]_1 ;
  output \Dout_reg[3]_1 ;
  output \Dout_reg[4]_1 ;
  output \Dout_reg[5]_3 ;
  output [0:0]\Dout_reg[0]_0 ;
  output [0:0]\Dout_reg[4]_2 ;
  input AD_CLK_in;
  input [6:0]\Dout_reg[13] ;
  input [0:0]O;
  input [0:0]\Dout_reg[13]_0 ;

  wire AD_CLK_in;
  wire [2:0]DI;
  wire [0:0]\Dout_reg[0]_0 ;
  wire [6:0]\Dout_reg[13] ;
  wire [0:0]\Dout_reg[13]_0 ;
  wire \Dout_reg[1]_0 ;
  wire \Dout_reg[1]_1 ;
  wire [2:0]\Dout_reg[2]_0 ;
  wire \Dout_reg[3]_0 ;
  wire \Dout_reg[3]_1 ;
  wire \Dout_reg[4]_0 ;
  wire \Dout_reg[4]_1 ;
  wire [0:0]\Dout_reg[4]_2 ;
  wire [0:0]\Dout_reg[5]_0 ;
  wire [0:0]\Dout_reg[5]_1 ;
  wire \Dout_reg[5]_2 ;
  wire \Dout_reg[5]_3 ;
  wire [3:0]\Dout_reg[6]_0 ;
  wire [3:0]\Dout_reg[6]_1 ;
  wire [0:0]O;
  wire \OffsetPhase_reg_n_0_[22] ;
  wire \OffsetPhase_reg_n_0_[23] ;
  wire \OffsetPhase_reg_n_0_[24] ;
  wire \OffsetPhase_reg_n_0_[25] ;
  wire \OffsetPhase_reg_n_0_[26] ;
  wire \OffsetPhase_reg_n_0_[27] ;
  wire \OffsetPhase_reg_n_0_[28] ;
  wire \OffsetPhase_reg_n_0_[29] ;
  wire \OffsetPhase_reg_n_0_[30] ;
  wire \OffsetPhase_reg_n_0_[31] ;
  wire [6:0]Q;
  wire [0:0]S;
  wire \dataAddr[0]_i_1_n_0 ;
  wire \dataAddr[1]_i_1_n_0 ;
  wire \dataAddr[2]_i_1_n_0 ;
  wire \dataAddr[3]_i_1_n_0 ;
  wire \dataAddr[4]_i_1_n_0 ;
  wire \dataAddr[5]_i_1_n_0 ;
  wire \dataAddr[6]_i_1_n_0 ;
  wire \dataAddr[7]_i_1_n_0 ;
  wire \dataAddr_reg_n_0_[0] ;
  wire \dataAddr_reg_n_0_[1] ;
  wire \dataAddr_reg_n_0_[2] ;
  wire \dataAddr_reg_n_0_[3] ;
  wire \dataAddr_reg_n_0_[4] ;
  wire \dataAddr_reg_n_0_[5] ;
  wire \dataAddr_reg_n_0_[6] ;
  wire \dataAddr_reg_n_0_[7] ;
  wire \databuffer[0]_i_1_n_0 ;
  wire \databuffer[0]_i_3_n_0 ;
  wire \databuffer[0]_i_4_n_0 ;
  wire \databuffer[0]_i_5_n_0 ;
  wire \databuffer[0]_i_6_n_0 ;
  wire \databuffer[1]_i_1_n_0 ;
  wire \databuffer[1]_i_3_n_0 ;
  wire \databuffer[1]_i_4_n_0 ;
  wire \databuffer[1]_i_5_n_0 ;
  wire \databuffer[1]_i_6_n_0 ;
  wire \databuffer[2]_i_1_n_0 ;
  wire \databuffer[2]_i_2_n_0 ;
  wire \databuffer[2]_i_3_n_0 ;
  wire \databuffer[2]_i_4_n_0 ;
  wire \databuffer[3]_i_1_n_0 ;
  wire \databuffer[3]_i_2_n_0 ;
  wire \databuffer[3]_i_3_n_0 ;
  wire \databuffer[3]_i_4_n_0 ;
  wire \databuffer[4]_i_1_n_0 ;
  wire \databuffer[4]_i_2_n_0 ;
  wire \databuffer[4]_i_3_n_0 ;
  wire \databuffer[5]_i_1_n_0 ;
  wire \databuffer[5]_i_2_n_0 ;
  wire \databuffer_reg[0]_i_2_n_0 ;
  wire \databuffer_reg[1]_i_2_n_0 ;
  wire \databuffer_reg_n_0_[0] ;
  wire \databuffer_reg_n_0_[1] ;
  wire \databuffer_reg_n_0_[2] ;
  wire \databuffer_reg_n_0_[3] ;
  wire \databuffer_reg_n_0_[4] ;
  wire \databuffer_reg_n_0_[5] ;
  wire \databuffer_reg_n_0_[6] ;
  wire \phase[11]_i_2_n_0 ;
  wire \phase[11]_i_3_n_0 ;
  wire \phase[15]_i_2_n_0 ;
  wire \phase[15]_i_3_n_0 ;
  wire \phase[19]_i_2_n_0 ;
  wire \phase[19]_i_3_n_0 ;
  wire \phase[19]_i_4_n_0 ;
  wire \phase[19]_i_5_n_0 ;
  wire \phase[23]_i_2_n_0 ;
  wire \phase[27]_i_2_n_0 ;
  wire \phase[3]_i_2_n_0 ;
  wire \phase[3]_i_3_n_0 ;
  wire \phase[7]_i_2_n_0 ;
  wire [31:22]phase_reg;
  wire \phase_reg[11]_i_1_n_0 ;
  wire \phase_reg[11]_i_1_n_1 ;
  wire \phase_reg[11]_i_1_n_2 ;
  wire \phase_reg[11]_i_1_n_3 ;
  wire \phase_reg[11]_i_1_n_4 ;
  wire \phase_reg[11]_i_1_n_5 ;
  wire \phase_reg[11]_i_1_n_6 ;
  wire \phase_reg[11]_i_1_n_7 ;
  wire \phase_reg[15]_i_1_n_0 ;
  wire \phase_reg[15]_i_1_n_1 ;
  wire \phase_reg[15]_i_1_n_2 ;
  wire \phase_reg[15]_i_1_n_3 ;
  wire \phase_reg[15]_i_1_n_4 ;
  wire \phase_reg[15]_i_1_n_5 ;
  wire \phase_reg[15]_i_1_n_6 ;
  wire \phase_reg[15]_i_1_n_7 ;
  wire \phase_reg[19]_i_1_n_0 ;
  wire \phase_reg[19]_i_1_n_1 ;
  wire \phase_reg[19]_i_1_n_2 ;
  wire \phase_reg[19]_i_1_n_3 ;
  wire \phase_reg[19]_i_1_n_4 ;
  wire \phase_reg[19]_i_1_n_5 ;
  wire \phase_reg[19]_i_1_n_6 ;
  wire \phase_reg[19]_i_1_n_7 ;
  wire \phase_reg[23]_i_1_n_0 ;
  wire \phase_reg[23]_i_1_n_1 ;
  wire \phase_reg[23]_i_1_n_2 ;
  wire \phase_reg[23]_i_1_n_3 ;
  wire \phase_reg[23]_i_1_n_4 ;
  wire \phase_reg[23]_i_1_n_5 ;
  wire \phase_reg[23]_i_1_n_6 ;
  wire \phase_reg[23]_i_1_n_7 ;
  wire \phase_reg[27]_i_1_n_0 ;
  wire \phase_reg[27]_i_1_n_1 ;
  wire \phase_reg[27]_i_1_n_2 ;
  wire \phase_reg[27]_i_1_n_3 ;
  wire \phase_reg[27]_i_1_n_4 ;
  wire \phase_reg[27]_i_1_n_5 ;
  wire \phase_reg[27]_i_1_n_6 ;
  wire \phase_reg[27]_i_1_n_7 ;
  wire \phase_reg[31]_i_1_n_7 ;
  wire \phase_reg[3]_i_1_n_0 ;
  wire \phase_reg[3]_i_1_n_1 ;
  wire \phase_reg[3]_i_1_n_2 ;
  wire \phase_reg[3]_i_1_n_3 ;
  wire \phase_reg[3]_i_1_n_4 ;
  wire \phase_reg[3]_i_1_n_5 ;
  wire \phase_reg[3]_i_1_n_6 ;
  wire \phase_reg[3]_i_1_n_7 ;
  wire \phase_reg[7]_i_1_n_0 ;
  wire \phase_reg[7]_i_1_n_1 ;
  wire \phase_reg[7]_i_1_n_2 ;
  wire \phase_reg[7]_i_1_n_3 ;
  wire \phase_reg[7]_i_1_n_4 ;
  wire \phase_reg[7]_i_1_n_5 ;
  wire \phase_reg[7]_i_1_n_6 ;
  wire \phase_reg[7]_i_1_n_7 ;
  wire \phase_reg_n_0_[10] ;
  wire \phase_reg_n_0_[11] ;
  wire \phase_reg_n_0_[12] ;
  wire \phase_reg_n_0_[13] ;
  wire \phase_reg_n_0_[14] ;
  wire \phase_reg_n_0_[15] ;
  wire \phase_reg_n_0_[16] ;
  wire \phase_reg_n_0_[17] ;
  wire \phase_reg_n_0_[18] ;
  wire \phase_reg_n_0_[19] ;
  wire \phase_reg_n_0_[20] ;
  wire \phase_reg_n_0_[21] ;
  wire \phase_reg_n_0_[3] ;
  wire \phase_reg_n_0_[4] ;
  wire \phase_reg_n_0_[5] ;
  wire \phase_reg_n_0_[6] ;
  wire \phase_reg_n_0_[7] ;
  wire \phase_reg_n_0_[8] ;
  wire \phase_reg_n_0_[9] ;
  wire [1:1]sigbuffer;
  wire [3:0]\NLW_phase_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_phase_reg[31]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \Dout[10]_i_16 
       (.I0(Q[2]),
        .I1(\Dout_reg[13] [4]),
        .I2(Q[3]),
        .I3(\Dout_reg[13] [3]),
        .I4(\Dout_reg[13] [5]),
        .I5(Q[1]),
        .O(\Dout_reg[2]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \Dout[10]_i_17 
       (.I0(Q[2]),
        .I1(\Dout_reg[13] [3]),
        .O(\Dout_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \Dout[10]_i_18 
       (.I0(Q[1]),
        .I1(\Dout_reg[13] [3]),
        .O(\Dout_reg[2]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \Dout[10]_i_22 
       (.I0(Q[0]),
        .I1(\Dout_reg[13] [3]),
        .O(\Dout_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[10]_i_23 
       (.I0(Q[1]),
        .I1(\Dout_reg[13] [5]),
        .O(\Dout_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \Dout[13]_i_10 
       (.I0(Q[6]),
        .I1(\Dout_reg[13] [3]),
        .I2(Q[4]),
        .I3(\Dout_reg[13] [5]),
        .I4(Q[5]),
        .I5(\Dout_reg[13] [4]),
        .O(\Dout_reg[6]_1 [3]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \Dout[13]_i_11 
       (.I0(Q[5]),
        .I1(\Dout_reg[13] [3]),
        .I2(Q[4]),
        .I3(\Dout_reg[13] [5]),
        .I4(Q[3]),
        .I5(\Dout_reg[13] [4]),
        .O(\Dout_reg[6]_1 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Dout[13]_i_12 
       (.I0(Q[3]),
        .I1(\Dout_reg[13] [4]),
        .I2(\Dout_reg[13] [3]),
        .I3(Q[4]),
        .I4(\Dout_reg[13] [5]),
        .I5(Q[2]),
        .O(\Dout_reg[6]_1 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Dout[13]_i_13 
       (.I0(Q[1]),
        .I1(\Dout_reg[13] [5]),
        .I2(\Dout_reg[13] [3]),
        .I3(Q[3]),
        .I4(\Dout_reg[13] [4]),
        .I5(Q[2]),
        .O(\Dout_reg[6]_1 [0]));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \Dout[13]_i_19 
       (.I0(Q[5]),
        .I1(\Dout_reg[13] [4]),
        .I2(\Dout_reg[13] [5]),
        .I3(Q[6]),
        .O(\Dout_reg[5]_1 ));
  LUT5 #(
    .INIT(32'h400C040C)) 
    \Dout[13]_i_2 
       (.I0(Q[4]),
        .I1(O),
        .I2(\Dout_reg[13]_0 ),
        .I3(\Dout_reg[13] [6]),
        .I4(Q[5]),
        .O(\Dout_reg[4]_2 ));
  LUT4 #(
    .INIT(16'h2F5F)) 
    \Dout[13]_i_21 
       (.I0(Q[5]),
        .I1(\Dout_reg[13] [1]),
        .I2(\Dout_reg[13] [2]),
        .I3(Q[6]),
        .O(\Dout_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[13]_i_22 
       (.I0(Q[4]),
        .I1(\Dout_reg[13] [5]),
        .O(\Dout_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[13]_i_23 
       (.I0(Q[5]),
        .I1(\Dout_reg[13] [3]),
        .O(\Dout_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[13]_i_24 
       (.I0(Q[3]),
        .I1(\Dout_reg[13] [4]),
        .O(\Dout_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \Dout[2]_i_2 
       (.I0(Q[2]),
        .I1(\Dout_reg[13] [1]),
        .I2(Q[3]),
        .I3(\Dout_reg[13] [0]),
        .I4(\Dout_reg[13] [2]),
        .I5(Q[1]),
        .O(DI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \Dout[2]_i_3 
       (.I0(Q[2]),
        .I1(\Dout_reg[13] [0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \Dout[2]_i_4 
       (.I0(Q[1]),
        .I1(\Dout_reg[13] [0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \Dout[2]_i_8 
       (.I0(Q[0]),
        .I1(\Dout_reg[13] [0]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[2]_i_9 
       (.I0(Q[1]),
        .I1(\Dout_reg[13] [2]),
        .O(\Dout_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Dout[6]_i_10 
       (.I0(Q[3]),
        .I1(\Dout_reg[13] [1]),
        .I2(\Dout_reg[13] [0]),
        .I3(Q[4]),
        .I4(\Dout_reg[13] [2]),
        .I5(Q[2]),
        .O(\Dout_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \Dout[6]_i_11 
       (.I0(Q[1]),
        .I1(\Dout_reg[13] [2]),
        .I2(\Dout_reg[13] [0]),
        .I3(Q[3]),
        .I4(\Dout_reg[13] [1]),
        .I5(Q[2]),
        .O(\Dout_reg[6]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[6]_i_16 
       (.I0(Q[4]),
        .I1(\Dout_reg[13] [2]),
        .O(\Dout_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[6]_i_17 
       (.I0(Q[5]),
        .I1(\Dout_reg[13] [0]),
        .O(\Dout_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \Dout[6]_i_18 
       (.I0(Q[3]),
        .I1(\Dout_reg[13] [1]),
        .O(\Dout_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    \Dout[6]_i_8 
       (.I0(Q[6]),
        .I1(\Dout_reg[13] [0]),
        .I2(Q[4]),
        .I3(\Dout_reg[13] [2]),
        .I4(Q[5]),
        .I5(\Dout_reg[13] [1]),
        .O(\Dout_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    \Dout[6]_i_9 
       (.I0(Q[5]),
        .I1(\Dout_reg[13] [0]),
        .I2(Q[4]),
        .I3(\Dout_reg[13] [2]),
        .I4(Q[3]),
        .I5(\Dout_reg[13] [1]),
        .O(\Dout_reg[6]_0 [2]));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[22]),
        .Q(\OffsetPhase_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[23]),
        .Q(\OffsetPhase_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[24]),
        .Q(\OffsetPhase_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[25]),
        .Q(\OffsetPhase_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[26]),
        .Q(\OffsetPhase_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[27]),
        .Q(\OffsetPhase_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[28]),
        .Q(\OffsetPhase_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[29]),
        .Q(\OffsetPhase_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[30]),
        .Q(\OffsetPhase_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[31]),
        .Q(\OffsetPhase_reg_n_0_[31] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[0]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[22] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[1]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[23] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[2]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[24] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[3]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[25] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[4]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[26] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[5]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[27] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[6]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[28] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[7]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[29] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[0]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[1]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[2]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[3]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[4]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[5]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[6]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[7]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[0]_i_1 
       (.I0(sigbuffer),
        .I1(\databuffer_reg[0]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[0]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[0]_i_4_n_0 ),
        .O(\databuffer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1A2079F14FF5A48E)) 
    \databuffer[0]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAFF05FFAA4054)) 
    \databuffer[0]_i_4 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[4] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(\databuffer[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8BA05D9F4CDFA040)) 
    \databuffer[0]_i_5 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h10FF0000F3C8FFFF)) 
    \databuffer[0]_i_6 
       (.I0(\dataAddr_reg_n_0_[0] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[6] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(\databuffer[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[1]_i_1 
       (.I0(sigbuffer),
        .I1(\databuffer_reg[1]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[1]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[1]_i_4_n_0 ),
        .O(\databuffer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h177AFEABA055550A)) 
    \databuffer[1]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFFFB2A2)) 
    \databuffer[1]_i_4 
       (.I0(\dataAddr_reg_n_0_[3] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAF40540F0AFFFF00)) 
    \databuffer[1]_i_5 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE00003FF0FFF0F00)) 
    \databuffer[1]_i_6 
       (.I0(\dataAddr_reg_n_0_[0] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[6] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[2]_i_1 
       (.I0(sigbuffer),
        .I1(\databuffer[2]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[2]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[2]_i_4_n_0 ),
        .O(\databuffer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADD8C2288F2DD22)) 
    \databuffer[2]_i_2 
       (.I0(\dataAddr_reg_n_0_[7] ),
        .I1(\dataAddr_reg_n_0_[6] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(\databuffer[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBD2A55AB55FF00F5)) 
    \databuffer[2]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \databuffer[2]_i_4 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .O(\databuffer[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[3]_i_1 
       (.I0(sigbuffer),
        .I1(\databuffer[3]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[3]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[3]_i_4_n_0 ),
        .O(\databuffer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5B5A5F0F0FAFAFA)) 
    \databuffer[3]_i_2 
       (.I0(\dataAddr_reg_n_0_[7] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[6] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[4] ),
        .O(\databuffer[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA80550155)) 
    \databuffer[3]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[4] ),
        .O(\databuffer[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \databuffer[3]_i_4 
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h565656A6)) 
    \databuffer[4]_i_1 
       (.I0(sigbuffer),
        .I1(\databuffer[4]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\dataAddr_reg_n_0_[7] ),
        .I4(\databuffer[4]_i_3_n_0 ),
        .O(\databuffer[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBFBFBFA8A88888)) 
    \databuffer[4]_i_2 
       (.I0(\dataAddr_reg_n_0_[7] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[3] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEEA)) 
    \databuffer[4]_i_3 
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[3] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h565656A6)) 
    \databuffer[5]_i_1 
       (.I0(sigbuffer),
        .I1(\databuffer[5]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\dataAddr_reg_n_0_[7] ),
        .I4(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA008000)) 
    \databuffer[5]_i_2 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[2] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[7] ),
        .O(\databuffer[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[0]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[0] ),
        .R(1'b0));
  MUXF7 \databuffer_reg[0]_i_2 
       (.I0(\databuffer[0]_i_5_n_0 ),
        .I1(\databuffer[0]_i_6_n_0 ),
        .O(\databuffer_reg[0]_i_2_n_0 ),
        .S(\dataAddr_reg_n_0_[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[1]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[1] ),
        .R(1'b0));
  MUXF7 \databuffer_reg[1]_i_2 
       (.I0(\databuffer[1]_i_5_n_0 ),
        .I1(\databuffer[1]_i_6_n_0 ),
        .O(\databuffer_reg[1]_i_2_n_0 ),
        .S(\dataAddr_reg_n_0_[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[2]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[3]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[4]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[5]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(sigbuffer),
        .Q(\databuffer_reg_n_0_[6] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[11]_i_2 
       (.I0(\phase_reg_n_0_[14] ),
        .O(\phase[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[11]_i_3 
       (.I0(\phase_reg_n_0_[13] ),
        .O(\phase[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[15]_i_2 
       (.I0(\phase_reg_n_0_[17] ),
        .O(\phase[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[15]_i_3 
       (.I0(\phase_reg_n_0_[15] ),
        .O(\phase[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[19]_i_2 
       (.I0(phase_reg[22]),
        .O(\phase[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[19]_i_3 
       (.I0(\phase_reg_n_0_[21] ),
        .O(\phase[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[19]_i_4 
       (.I0(\phase_reg_n_0_[20] ),
        .O(\phase[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[19]_i_5 
       (.I0(\phase_reg_n_0_[19] ),
        .O(\phase[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[23]_i_2 
       (.I0(phase_reg[26]),
        .O(\phase[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[27]_i_2 
       (.I0(phase_reg[28]),
        .O(\phase[27]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[3]_i_2 
       (.I0(\phase_reg_n_0_[6] ),
        .O(\phase[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[3]_i_3 
       (.I0(\phase_reg_n_0_[3] ),
        .O(\phase[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[7]_i_2 
       (.I0(\phase_reg_n_0_[8] ),
        .O(\phase[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[11] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[11]_i_1 
       (.CI(\phase_reg[7]_i_1_n_0 ),
        .CO({\phase_reg[11]_i_1_n_0 ,\phase_reg[11]_i_1_n_1 ,\phase_reg[11]_i_1_n_2 ,\phase_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b0,1'b0}),
        .O({\phase_reg[11]_i_1_n_4 ,\phase_reg[11]_i_1_n_5 ,\phase_reg[11]_i_1_n_6 ,\phase_reg[11]_i_1_n_7 }),
        .S({\phase[11]_i_2_n_0 ,\phase[11]_i_3_n_0 ,\phase_reg_n_0_[12] ,\phase_reg_n_0_[11] }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[11]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[15] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[15]_i_1 
       (.CI(\phase_reg[11]_i_1_n_0 ),
        .CO({\phase_reg[15]_i_1_n_0 ,\phase_reg[15]_i_1_n_1 ,\phase_reg[15]_i_1_n_2 ,\phase_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b1}),
        .O({\phase_reg[15]_i_1_n_4 ,\phase_reg[15]_i_1_n_5 ,\phase_reg[15]_i_1_n_6 ,\phase_reg[15]_i_1_n_7 }),
        .S({\phase_reg_n_0_[18] ,\phase[15]_i_2_n_0 ,\phase_reg_n_0_[16] ,\phase[15]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[15]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[19] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[19]_i_1 
       (.CI(\phase_reg[15]_i_1_n_0 ),
        .CO({\phase_reg[19]_i_1_n_0 ,\phase_reg[19]_i_1_n_1 ,\phase_reg[19]_i_1_n_2 ,\phase_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\phase_reg[19]_i_1_n_4 ,\phase_reg[19]_i_1_n_5 ,\phase_reg[19]_i_1_n_6 ,\phase_reg[19]_i_1_n_7 }),
        .S({\phase[19]_i_2_n_0 ,\phase[19]_i_3_n_0 ,\phase[19]_i_4_n_0 ,\phase[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[19]_i_1_n_4 ),
        .Q(phase_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_7 ),
        .Q(phase_reg[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[23]_i_1 
       (.CI(\phase_reg[19]_i_1_n_0 ),
        .CO({\phase_reg[23]_i_1_n_0 ,\phase_reg[23]_i_1_n_1 ,\phase_reg[23]_i_1_n_2 ,\phase_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\phase_reg[23]_i_1_n_4 ,\phase_reg[23]_i_1_n_5 ,\phase_reg[23]_i_1_n_6 ,\phase_reg[23]_i_1_n_7 }),
        .S({\phase[23]_i_2_n_0 ,phase_reg[25:23]}));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_6 ),
        .Q(phase_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_5 ),
        .Q(phase_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[23]_i_1_n_4 ),
        .Q(phase_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_7 ),
        .Q(phase_reg[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[27]_i_1 
       (.CI(\phase_reg[23]_i_1_n_0 ),
        .CO({\phase_reg[27]_i_1_n_0 ,\phase_reg[27]_i_1_n_1 ,\phase_reg[27]_i_1_n_2 ,\phase_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\phase_reg[27]_i_1_n_4 ,\phase_reg[27]_i_1_n_5 ,\phase_reg[27]_i_1_n_6 ,\phase_reg[27]_i_1_n_7 }),
        .S({phase_reg[30:29],\phase[27]_i_2_n_0 ,phase_reg[27]}));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_6 ),
        .Q(phase_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_5 ),
        .Q(phase_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[27]_i_1_n_4 ),
        .Q(phase_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[31]_i_1_n_7 ),
        .Q(phase_reg[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[31]_i_1 
       (.CI(\phase_reg[27]_i_1_n_0 ),
        .CO(\NLW_phase_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phase_reg[31]_i_1_O_UNCONNECTED [3:1],\phase_reg[31]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,phase_reg[31]}));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[3] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\phase_reg[3]_i_1_n_0 ,\phase_reg[3]_i_1_n_1 ,\phase_reg[3]_i_1_n_2 ,\phase_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b1}),
        .O({\phase_reg[3]_i_1_n_4 ,\phase_reg[3]_i_1_n_5 ,\phase_reg[3]_i_1_n_6 ,\phase_reg[3]_i_1_n_7 }),
        .S({\phase[3]_i_2_n_0 ,\phase_reg_n_0_[5] ,\phase_reg_n_0_[4] ,\phase[3]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[3]_i_1_n_4 ),
        .Q(\phase_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_7 ),
        .Q(\phase_reg_n_0_[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[7]_i_1 
       (.CI(\phase_reg[3]_i_1_n_0 ),
        .CO({\phase_reg[7]_i_1_n_0 ,\phase_reg[7]_i_1_n_1 ,\phase_reg[7]_i_1_n_2 ,\phase_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\phase_reg[7]_i_1_n_4 ,\phase_reg[7]_i_1_n_5 ,\phase_reg[7]_i_1_n_6 ,\phase_reg[7]_i_1_n_7 }),
        .S({\phase_reg_n_0_[10] ,\phase_reg_n_0_[9] ,\phase[7]_i_2_n_0 ,\phase_reg_n_0_[7] }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_6 ),
        .Q(\phase_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[7]_i_1_n_5 ),
        .Q(\phase_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sigbuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\OffsetPhase_reg_n_0_[31] ),
        .Q(sigbuffer),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "NCO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_NCO__parameterized2_1
   (\Dout_reg[1]_0 ,
    Q,
    \Dout_reg[4]_0 ,
    AD_CLK_in,
    \Dout_reg[13]_i_8 );
  output [0:0]\Dout_reg[1]_0 ;
  output [6:0]Q;
  output [0:0]\Dout_reg[4]_0 ;
  input AD_CLK_in;
  input [1:0]\Dout_reg[13]_i_8 ;

  wire AD_CLK_in;
  wire [1:0]\Dout_reg[13]_i_8 ;
  wire [0:0]\Dout_reg[1]_0 ;
  wire [0:0]\Dout_reg[4]_0 ;
  wire \OffsetPhase_reg_n_0_[22] ;
  wire \OffsetPhase_reg_n_0_[23] ;
  wire \OffsetPhase_reg_n_0_[24] ;
  wire \OffsetPhase_reg_n_0_[25] ;
  wire \OffsetPhase_reg_n_0_[26] ;
  wire \OffsetPhase_reg_n_0_[27] ;
  wire \OffsetPhase_reg_n_0_[28] ;
  wire \OffsetPhase_reg_n_0_[29] ;
  wire \OffsetPhase_reg_n_0_[30] ;
  wire \OffsetPhase_reg_n_0_[31] ;
  wire [6:0]Q;
  wire \dataAddr[0]_i_1_n_0 ;
  wire \dataAddr[1]_i_1_n_0 ;
  wire \dataAddr[2]_i_1_n_0 ;
  wire \dataAddr[3]_i_1_n_0 ;
  wire \dataAddr[4]_i_1_n_0 ;
  wire \dataAddr[5]_i_1_n_0 ;
  wire \dataAddr[6]_i_1_n_0 ;
  wire \dataAddr[7]_i_1_n_0 ;
  wire \dataAddr_reg_n_0_[0] ;
  wire \dataAddr_reg_n_0_[1] ;
  wire \dataAddr_reg_n_0_[2] ;
  wire \dataAddr_reg_n_0_[3] ;
  wire \dataAddr_reg_n_0_[4] ;
  wire \dataAddr_reg_n_0_[5] ;
  wire \dataAddr_reg_n_0_[6] ;
  wire \dataAddr_reg_n_0_[7] ;
  wire \databuffer[0]_i_1_n_0 ;
  wire \databuffer[0]_i_3_n_0 ;
  wire \databuffer[0]_i_4_n_0 ;
  wire \databuffer[0]_i_5_n_0 ;
  wire \databuffer[0]_i_6_n_0 ;
  wire \databuffer[1]_i_1_n_0 ;
  wire \databuffer[1]_i_3_n_0 ;
  wire \databuffer[1]_i_4_n_0 ;
  wire \databuffer[1]_i_5_n_0 ;
  wire \databuffer[1]_i_6_n_0 ;
  wire \databuffer[2]_i_1_n_0 ;
  wire \databuffer[2]_i_2_n_0 ;
  wire \databuffer[2]_i_3_n_0 ;
  wire \databuffer[2]_i_4__0_n_0 ;
  wire \databuffer[3]_i_1_n_0 ;
  wire \databuffer[3]_i_2_n_0 ;
  wire \databuffer[3]_i_3_n_0 ;
  wire \databuffer[3]_i_4_n_0 ;
  wire \databuffer[4]_i_1_n_0 ;
  wire \databuffer[4]_i_2_n_0 ;
  wire \databuffer[4]_i_3_n_0 ;
  wire \databuffer[5]_i_1_n_0 ;
  wire \databuffer[5]_i_2_n_0 ;
  wire \databuffer_reg[0]_i_2_n_0 ;
  wire \databuffer_reg[1]_i_2_n_0 ;
  wire \databuffer_reg_n_0_[0] ;
  wire \databuffer_reg_n_0_[1] ;
  wire \databuffer_reg_n_0_[2] ;
  wire \databuffer_reg_n_0_[3] ;
  wire \databuffer_reg_n_0_[4] ;
  wire \databuffer_reg_n_0_[5] ;
  wire \databuffer_reg_n_0_[6] ;
  wire \phase[0]_i_2__0_n_0 ;
  wire \phase[0]_i_3__0_n_0 ;
  wire \phase[0]_i_4__0_n_0 ;
  wire \phase[12]_i_2__0_n_0 ;
  wire \phase[16]_i_2__0_n_0 ;
  wire \phase[16]_i_3__0_n_0 ;
  wire \phase[16]_i_4__0_n_0 ;
  wire \phase[16]_i_5__0_n_0 ;
  wire \phase[20]_i_2__0_n_0 ;
  wire \phase[20]_i_3__0_n_0 ;
  wire \phase[24]_i_2__0_n_0 ;
  wire \phase[28]_i_2__0_n_0 ;
  wire \phase[8]_i_2__0_n_0 ;
  wire \phase[8]_i_3__0_n_0 ;
  wire \phase[8]_i_4__0_n_0 ;
  wire \phase[8]_i_5__0_n_0 ;
  wire [31:22]phase_reg;
  wire \phase_reg[0]_i_1__0_n_0 ;
  wire \phase_reg[0]_i_1__0_n_1 ;
  wire \phase_reg[0]_i_1__0_n_2 ;
  wire \phase_reg[0]_i_1__0_n_3 ;
  wire \phase_reg[0]_i_1__0_n_4 ;
  wire \phase_reg[0]_i_1__0_n_5 ;
  wire \phase_reg[0]_i_1__0_n_6 ;
  wire \phase_reg[0]_i_1__0_n_7 ;
  wire \phase_reg[12]_i_1__0_n_0 ;
  wire \phase_reg[12]_i_1__0_n_1 ;
  wire \phase_reg[12]_i_1__0_n_2 ;
  wire \phase_reg[12]_i_1__0_n_3 ;
  wire \phase_reg[12]_i_1__0_n_4 ;
  wire \phase_reg[12]_i_1__0_n_5 ;
  wire \phase_reg[12]_i_1__0_n_6 ;
  wire \phase_reg[12]_i_1__0_n_7 ;
  wire \phase_reg[16]_i_1__0_n_0 ;
  wire \phase_reg[16]_i_1__0_n_1 ;
  wire \phase_reg[16]_i_1__0_n_2 ;
  wire \phase_reg[16]_i_1__0_n_3 ;
  wire \phase_reg[16]_i_1__0_n_4 ;
  wire \phase_reg[16]_i_1__0_n_5 ;
  wire \phase_reg[16]_i_1__0_n_6 ;
  wire \phase_reg[16]_i_1__0_n_7 ;
  wire \phase_reg[20]_i_1__0_n_0 ;
  wire \phase_reg[20]_i_1__0_n_1 ;
  wire \phase_reg[20]_i_1__0_n_2 ;
  wire \phase_reg[20]_i_1__0_n_3 ;
  wire \phase_reg[20]_i_1__0_n_4 ;
  wire \phase_reg[20]_i_1__0_n_5 ;
  wire \phase_reg[20]_i_1__0_n_6 ;
  wire \phase_reg[20]_i_1__0_n_7 ;
  wire \phase_reg[24]_i_1__0_n_0 ;
  wire \phase_reg[24]_i_1__0_n_1 ;
  wire \phase_reg[24]_i_1__0_n_2 ;
  wire \phase_reg[24]_i_1__0_n_3 ;
  wire \phase_reg[24]_i_1__0_n_4 ;
  wire \phase_reg[24]_i_1__0_n_5 ;
  wire \phase_reg[24]_i_1__0_n_6 ;
  wire \phase_reg[24]_i_1__0_n_7 ;
  wire \phase_reg[28]_i_1__0_n_1 ;
  wire \phase_reg[28]_i_1__0_n_2 ;
  wire \phase_reg[28]_i_1__0_n_3 ;
  wire \phase_reg[28]_i_1__0_n_4 ;
  wire \phase_reg[28]_i_1__0_n_5 ;
  wire \phase_reg[28]_i_1__0_n_6 ;
  wire \phase_reg[28]_i_1__0_n_7 ;
  wire \phase_reg[4]_i_1__0_n_0 ;
  wire \phase_reg[4]_i_1__0_n_1 ;
  wire \phase_reg[4]_i_1__0_n_2 ;
  wire \phase_reg[4]_i_1__0_n_3 ;
  wire \phase_reg[4]_i_1__0_n_4 ;
  wire \phase_reg[4]_i_1__0_n_5 ;
  wire \phase_reg[4]_i_1__0_n_6 ;
  wire \phase_reg[4]_i_1__0_n_7 ;
  wire \phase_reg[8]_i_1__0_n_0 ;
  wire \phase_reg[8]_i_1__0_n_1 ;
  wire \phase_reg[8]_i_1__0_n_2 ;
  wire \phase_reg[8]_i_1__0_n_3 ;
  wire \phase_reg[8]_i_1__0_n_4 ;
  wire \phase_reg[8]_i_1__0_n_5 ;
  wire \phase_reg[8]_i_1__0_n_6 ;
  wire \phase_reg[8]_i_1__0_n_7 ;
  wire \phase_reg_n_0_[0] ;
  wire \phase_reg_n_0_[10] ;
  wire \phase_reg_n_0_[11] ;
  wire \phase_reg_n_0_[12] ;
  wire \phase_reg_n_0_[13] ;
  wire \phase_reg_n_0_[14] ;
  wire \phase_reg_n_0_[15] ;
  wire \phase_reg_n_0_[16] ;
  wire \phase_reg_n_0_[17] ;
  wire \phase_reg_n_0_[18] ;
  wire \phase_reg_n_0_[19] ;
  wire \phase_reg_n_0_[1] ;
  wire \phase_reg_n_0_[20] ;
  wire \phase_reg_n_0_[21] ;
  wire \phase_reg_n_0_[2] ;
  wire \phase_reg_n_0_[3] ;
  wire \phase_reg_n_0_[4] ;
  wire \phase_reg_n_0_[5] ;
  wire \phase_reg_n_0_[6] ;
  wire \phase_reg_n_0_[7] ;
  wire \phase_reg_n_0_[8] ;
  wire \phase_reg_n_0_[9] ;
  wire \sigbuffer_reg_n_0_[1] ;
  wire [3:3]\NLW_phase_reg[28]_i_1__0_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7000)) 
    \Dout[13]_i_18 
       (.I0(Q[4]),
        .I1(\Dout_reg[13]_i_8 [1]),
        .I2(Q[5]),
        .I3(\Dout_reg[13]_i_8 [0]),
        .O(\Dout_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \Dout[13]_i_20 
       (.I0(Q[1]),
        .I1(\Dout_reg[13]_i_8 [1]),
        .I2(Q[2]),
        .I3(\Dout_reg[13]_i_8 [0]),
        .O(\Dout_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Dout_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[22]),
        .Q(\OffsetPhase_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[23]),
        .Q(\OffsetPhase_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[24]),
        .Q(\OffsetPhase_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[25]),
        .Q(\OffsetPhase_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[26]),
        .Q(\OffsetPhase_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[27]),
        .Q(\OffsetPhase_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[28]),
        .Q(\OffsetPhase_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[29]),
        .Q(\OffsetPhase_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[30]),
        .Q(\OffsetPhase_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \OffsetPhase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(phase_reg[31]),
        .Q(\OffsetPhase_reg_n_0_[31] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[0]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[22] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[1]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[23] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[2]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[24] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[3]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[25] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[4]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[26] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[5]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[27] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[6]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[28] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \dataAddr[7]_i_1 
       (.I0(\OffsetPhase_reg_n_0_[29] ),
        .I1(\OffsetPhase_reg_n_0_[30] ),
        .O(\dataAddr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[0]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[1]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[2]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[3]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[4]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[5]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[6]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dataAddr_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\dataAddr[7]_i_1_n_0 ),
        .Q(\dataAddr_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[0]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[0]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[0]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[0]_i_4_n_0 ),
        .O(\databuffer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1A2079F14FF5A48E)) 
    \databuffer[0]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAFF05FFAA4054)) 
    \databuffer[0]_i_4 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[4] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(\databuffer[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8BA05D9F4CDFA040)) 
    \databuffer[0]_i_5 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[2] ),
        .I4(\dataAddr_reg_n_0_[1] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h10FF0000F3C8FFFF)) 
    \databuffer[0]_i_6 
       (.I0(\dataAddr_reg_n_0_[0] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[6] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(\databuffer[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[1]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer_reg[1]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[1]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[1]_i_4_n_0 ),
        .O(\databuffer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h177AFEABA055550A)) 
    \databuffer[1]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFFFFB2A2)) 
    \databuffer[1]_i_4 
       (.I0(\dataAddr_reg_n_0_[3] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAF40540F0AFFFF00)) 
    \databuffer[1]_i_5 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE00003FF0FFF0F00)) 
    \databuffer[1]_i_6 
       (.I0(\dataAddr_reg_n_0_[0] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[6] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[2]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer[2]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[2]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[2]_i_4__0_n_0 ),
        .O(\databuffer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADD8C2288F2DD22)) 
    \databuffer[2]_i_2 
       (.I0(\dataAddr_reg_n_0_[7] ),
        .I1(\dataAddr_reg_n_0_[6] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[3] ),
        .I5(\dataAddr_reg_n_0_[2] ),
        .O(\databuffer[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBD2A55AB55FF00F5)) 
    \databuffer[2]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[4] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[3] ),
        .O(\databuffer[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \databuffer[2]_i_4__0 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[4] ),
        .O(\databuffer[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \databuffer[3]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer[3]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\databuffer[3]_i_3_n_0 ),
        .I4(\dataAddr_reg_n_0_[7] ),
        .I5(\databuffer[3]_i_4_n_0 ),
        .O(\databuffer[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA5B5A5F0F0FAFAFA)) 
    \databuffer[3]_i_2 
       (.I0(\dataAddr_reg_n_0_[7] ),
        .I1(\dataAddr_reg_n_0_[1] ),
        .I2(\dataAddr_reg_n_0_[6] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[4] ),
        .O(\databuffer[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA80550155)) 
    \databuffer[3]_i_3 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[0] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[4] ),
        .O(\databuffer[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \databuffer[3]_i_4 
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h565656A6)) 
    \databuffer[4]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer[4]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\dataAddr_reg_n_0_[7] ),
        .I4(\databuffer[4]_i_3_n_0 ),
        .O(\databuffer[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFBFBFBFA8A8A0A0)) 
    \databuffer[4]_i_2 
       (.I0(\dataAddr_reg_n_0_[7] ),
        .I1(\dataAddr_reg_n_0_[3] ),
        .I2(\dataAddr_reg_n_0_[4] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[2] ),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEEA)) 
    \databuffer[4]_i_3 
       (.I0(\dataAddr_reg_n_0_[4] ),
        .I1(\dataAddr_reg_n_0_[3] ),
        .I2(\dataAddr_reg_n_0_[2] ),
        .I3(\dataAddr_reg_n_0_[1] ),
        .I4(\dataAddr_reg_n_0_[0] ),
        .I5(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h565656A6)) 
    \databuffer[5]_i_1 
       (.I0(\sigbuffer_reg_n_0_[1] ),
        .I1(\databuffer[5]_i_2_n_0 ),
        .I2(\dataAddr_reg_n_0_[5] ),
        .I3(\dataAddr_reg_n_0_[7] ),
        .I4(\dataAddr_reg_n_0_[6] ),
        .O(\databuffer[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA800000)) 
    \databuffer[5]_i_2 
       (.I0(\dataAddr_reg_n_0_[6] ),
        .I1(\dataAddr_reg_n_0_[2] ),
        .I2(\dataAddr_reg_n_0_[1] ),
        .I3(\dataAddr_reg_n_0_[3] ),
        .I4(\dataAddr_reg_n_0_[4] ),
        .I5(\dataAddr_reg_n_0_[7] ),
        .O(\databuffer[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[0]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[0] ),
        .R(1'b0));
  MUXF7 \databuffer_reg[0]_i_2 
       (.I0(\databuffer[0]_i_5_n_0 ),
        .I1(\databuffer[0]_i_6_n_0 ),
        .O(\databuffer_reg[0]_i_2_n_0 ),
        .S(\dataAddr_reg_n_0_[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[1]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[1] ),
        .R(1'b0));
  MUXF7 \databuffer_reg[1]_i_2 
       (.I0(\databuffer[1]_i_5_n_0 ),
        .I1(\databuffer[1]_i_6_n_0 ),
        .O(\databuffer_reg[1]_i_2_n_0 ),
        .S(\dataAddr_reg_n_0_[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[2]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[3]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[4]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\databuffer[5]_i_1_n_0 ),
        .Q(\databuffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \databuffer_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\sigbuffer_reg_n_0_[1] ),
        .Q(\databuffer_reg_n_0_[6] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[0]_i_2__0 
       (.I0(\phase_reg_n_0_[3] ),
        .O(\phase[0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[0]_i_3__0 
       (.I0(\phase_reg_n_0_[2] ),
        .O(\phase[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[0]_i_4__0 
       (.I0(\phase_reg_n_0_[0] ),
        .O(\phase[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[12]_i_2__0 
       (.I0(\phase_reg_n_0_[14] ),
        .O(\phase[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[16]_i_2__0 
       (.I0(\phase_reg_n_0_[19] ),
        .O(\phase[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[16]_i_3__0 
       (.I0(\phase_reg_n_0_[18] ),
        .O(\phase[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[16]_i_4__0 
       (.I0(\phase_reg_n_0_[17] ),
        .O(\phase[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[16]_i_5__0 
       (.I0(\phase_reg_n_0_[16] ),
        .O(\phase[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[20]_i_2__0 
       (.I0(phase_reg[23]),
        .O(\phase[20]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[20]_i_3__0 
       (.I0(\phase_reg_n_0_[21] ),
        .O(\phase[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[24]_i_2__0 
       (.I0(phase_reg[26]),
        .O(\phase[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[28]_i_2__0 
       (.I0(phase_reg[28]),
        .O(\phase[28]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[8]_i_2__0 
       (.I0(\phase_reg_n_0_[11] ),
        .O(\phase[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[8]_i_3__0 
       (.I0(\phase_reg_n_0_[10] ),
        .O(\phase[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[8]_i_4__0 
       (.I0(\phase_reg_n_0_[9] ),
        .O(\phase[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \phase[8]_i_5__0 
       (.I0(\phase_reg_n_0_[8] ),
        .O(\phase[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1__0_n_7 ),
        .Q(\phase_reg_n_0_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\phase_reg[0]_i_1__0_n_0 ,\phase_reg[0]_i_1__0_n_1 ,\phase_reg[0]_i_1__0_n_2 ,\phase_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b0,1'b1}),
        .O({\phase_reg[0]_i_1__0_n_4 ,\phase_reg[0]_i_1__0_n_5 ,\phase_reg[0]_i_1__0_n_6 ,\phase_reg[0]_i_1__0_n_7 }),
        .S({\phase[0]_i_2__0_n_0 ,\phase[0]_i_3__0_n_0 ,\phase_reg_n_0_[1] ,\phase[0]_i_4__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1__0_n_5 ),
        .Q(\phase_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1__0_n_4 ),
        .Q(\phase_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1__0_n_7 ),
        .Q(\phase_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[12]_i_1__0 
       (.CI(\phase_reg[8]_i_1__0_n_0 ),
        .CO({\phase_reg[12]_i_1__0_n_0 ,\phase_reg[12]_i_1__0_n_1 ,\phase_reg[12]_i_1__0_n_2 ,\phase_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\phase_reg[12]_i_1__0_n_4 ,\phase_reg[12]_i_1__0_n_5 ,\phase_reg[12]_i_1__0_n_6 ,\phase_reg[12]_i_1__0_n_7 }),
        .S({\phase_reg_n_0_[15] ,\phase[12]_i_2__0_n_0 ,\phase_reg_n_0_[13] ,\phase_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1__0_n_6 ),
        .Q(\phase_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1__0_n_5 ),
        .Q(\phase_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[12]_i_1__0_n_4 ),
        .Q(\phase_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1__0_n_7 ),
        .Q(\phase_reg_n_0_[16] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[16]_i_1__0 
       (.CI(\phase_reg[12]_i_1__0_n_0 ),
        .CO({\phase_reg[16]_i_1__0_n_0 ,\phase_reg[16]_i_1__0_n_1 ,\phase_reg[16]_i_1__0_n_2 ,\phase_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\phase_reg[16]_i_1__0_n_4 ,\phase_reg[16]_i_1__0_n_5 ,\phase_reg[16]_i_1__0_n_6 ,\phase_reg[16]_i_1__0_n_7 }),
        .S({\phase[16]_i_2__0_n_0 ,\phase[16]_i_3__0_n_0 ,\phase[16]_i_4__0_n_0 ,\phase[16]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1__0_n_6 ),
        .Q(\phase_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1__0_n_5 ),
        .Q(\phase_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[16]_i_1__0_n_4 ),
        .Q(\phase_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1__0_n_6 ),
        .Q(\phase_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1__0_n_7 ),
        .Q(\phase_reg_n_0_[20] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[20]_i_1__0 
       (.CI(\phase_reg[16]_i_1__0_n_0 ),
        .CO({\phase_reg[20]_i_1__0_n_0 ,\phase_reg[20]_i_1__0_n_1 ,\phase_reg[20]_i_1__0_n_2 ,\phase_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b1,1'b0}),
        .O({\phase_reg[20]_i_1__0_n_4 ,\phase_reg[20]_i_1__0_n_5 ,\phase_reg[20]_i_1__0_n_6 ,\phase_reg[20]_i_1__0_n_7 }),
        .S({\phase[20]_i_2__0_n_0 ,phase_reg[22],\phase[20]_i_3__0_n_0 ,\phase_reg_n_0_[20] }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1__0_n_6 ),
        .Q(\phase_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1__0_n_5 ),
        .Q(phase_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[20]_i_1__0_n_4 ),
        .Q(phase_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1__0_n_7 ),
        .Q(phase_reg[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[24]_i_1__0 
       (.CI(\phase_reg[20]_i_1__0_n_0 ),
        .CO({\phase_reg[24]_i_1__0_n_0 ,\phase_reg[24]_i_1__0_n_1 ,\phase_reg[24]_i_1__0_n_2 ,\phase_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\phase_reg[24]_i_1__0_n_4 ,\phase_reg[24]_i_1__0_n_5 ,\phase_reg[24]_i_1__0_n_6 ,\phase_reg[24]_i_1__0_n_7 }),
        .S({phase_reg[27],\phase[24]_i_2__0_n_0 ,phase_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1__0_n_6 ),
        .Q(phase_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1__0_n_5 ),
        .Q(phase_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[24]_i_1__0_n_4 ),
        .Q(phase_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1__0_n_7 ),
        .Q(phase_reg[28]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[28]_i_1__0 
       (.CI(\phase_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_phase_reg[28]_i_1__0_CO_UNCONNECTED [3],\phase_reg[28]_i_1__0_n_1 ,\phase_reg[28]_i_1__0_n_2 ,\phase_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\phase_reg[28]_i_1__0_n_4 ,\phase_reg[28]_i_1__0_n_5 ,\phase_reg[28]_i_1__0_n_6 ,\phase_reg[28]_i_1__0_n_7 }),
        .S({phase_reg[31:29],\phase[28]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1__0_n_6 ),
        .Q(phase_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1__0_n_5 ),
        .Q(\phase_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1__0_n_5 ),
        .Q(phase_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[28]_i_1__0_n_4 ),
        .Q(phase_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[0]_i_1__0_n_4 ),
        .Q(\phase_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1__0_n_7 ),
        .Q(\phase_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[4]_i_1__0 
       (.CI(\phase_reg[0]_i_1__0_n_0 ),
        .CO({\phase_reg[4]_i_1__0_n_0 ,\phase_reg[4]_i_1__0_n_1 ,\phase_reg[4]_i_1__0_n_2 ,\phase_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phase_reg[4]_i_1__0_n_4 ,\phase_reg[4]_i_1__0_n_5 ,\phase_reg[4]_i_1__0_n_6 ,\phase_reg[4]_i_1__0_n_7 }),
        .S({\phase_reg_n_0_[7] ,\phase_reg_n_0_[6] ,\phase_reg_n_0_[5] ,\phase_reg_n_0_[4] }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1__0_n_6 ),
        .Q(\phase_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1__0_n_5 ),
        .Q(\phase_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[4]_i_1__0_n_4 ),
        .Q(\phase_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1__0_n_7 ),
        .Q(\phase_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \phase_reg[8]_i_1__0 
       (.CI(\phase_reg[4]_i_1__0_n_0 ),
        .CO({\phase_reg[8]_i_1__0_n_0 ,\phase_reg[8]_i_1__0_n_1 ,\phase_reg[8]_i_1__0_n_2 ,\phase_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\phase_reg[8]_i_1__0_n_4 ,\phase_reg[8]_i_1__0_n_5 ,\phase_reg[8]_i_1__0_n_6 ,\phase_reg[8]_i_1__0_n_7 }),
        .S({\phase[8]_i_2__0_n_0 ,\phase[8]_i_3__0_n_0 ,\phase[8]_i_4__0_n_0 ,\phase[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \phase_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\phase_reg[8]_i_1__0_n_6 ),
        .Q(\phase_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sigbuffer_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\OffsetPhase_reg_n_0_[31] ),
        .Q(\sigbuffer_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_PID_Controller
   (\PLL_Guess_Freq[3] ,
    \PLL_Guess_Freq[7] ,
    \PLL_Guess_Freq[11] ,
    \PLL_Guess_Freq[15] ,
    \PLL_Guess_Freq[19] ,
    \PLL_Guess_Freq[23] ,
    \PLL_Guess_Freq[27] ,
    \PLL_Guess_Freq[31] ,
    DAC_Stream_out,
    \Data_Memory_reg[27]_0 ,
    AD_CLK_in,
    Control_Ki,
    Control_Kd,
    phase_1,
    Control_Kp,
    D,
    Q,
    S,
    D_pipeline0__0_0,
    D_pipeline0__0_1,
    D_pipeline0__0_2,
    D_pipeline_reg__0_0,
    D_pipeline_reg__0_1,
    D_pipeline_reg__0_2,
    PLL_Guess_Freq,
    Debug_Signal_Select,
    Input5,
    \DAC_Stream_out[29] ,
    A);
  output [3:0]\PLL_Guess_Freq[3] ;
  output [3:0]\PLL_Guess_Freq[7] ;
  output [3:0]\PLL_Guess_Freq[11] ;
  output [3:0]\PLL_Guess_Freq[15] ;
  output [3:0]\PLL_Guess_Freq[19] ;
  output [3:0]\PLL_Guess_Freq[23] ;
  output [3:0]\PLL_Guess_Freq[27] ;
  output [3:0]\PLL_Guess_Freq[31] ;
  output [13:0]DAC_Stream_out;
  output [27:0]\Data_Memory_reg[27]_0 ;
  input AD_CLK_in;
  input [31:0]Control_Ki;
  input [31:0]Control_Kd;
  input phase_1;
  input [31:0]Control_Kp;
  input [27:0]D;
  input [27:0]Q;
  input [3:0]S;
  input [3:0]D_pipeline0__0_0;
  input [3:0]D_pipeline0__0_1;
  input [3:0]D_pipeline0__0_2;
  input [3:0]D_pipeline_reg__0_0;
  input [3:0]D_pipeline_reg__0_1;
  input [3:0]D_pipeline_reg__0_2;
  input [31:0]PLL_Guess_Freq;
  input [2:0]Debug_Signal_Select;
  input [13:0]Input5;
  input [13:0]\DAC_Stream_out[29] ;
  input [13:0]A;

  wire [13:0]A;
  wire AD_CLK_in;
  wire [31:0]Accumulated_Output;
  wire [31:0]Control_Kd;
  wire [31:0]Control_Ki;
  wire [31:0]Control_Kp;
  wire [27:0]D;
  wire [13:0]DAC_Stream_out;
  wire \DAC_Stream_out[16]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[17]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[18]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[19]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[20]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[21]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[22]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[23]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[24]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[25]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[26]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[27]_INST_0_i_1_n_0 ;
  wire \DAC_Stream_out[28]_INST_0_i_1_n_0 ;
  wire [13:0]\DAC_Stream_out[29] ;
  wire \DAC_Stream_out[29]_INST_0_i_1_n_0 ;
  wire [3:0]D_pipeline0__0_0;
  wire [3:0]D_pipeline0__0_1;
  wire [3:0]D_pipeline0__0_2;
  wire D_pipeline0__0_n_100;
  wire D_pipeline0__0_n_101;
  wire D_pipeline0__0_n_102;
  wire D_pipeline0__0_n_103;
  wire D_pipeline0__0_n_104;
  wire D_pipeline0__0_n_105;
  wire D_pipeline0__0_n_106;
  wire D_pipeline0__0_n_107;
  wire D_pipeline0__0_n_108;
  wire D_pipeline0__0_n_109;
  wire D_pipeline0__0_n_110;
  wire D_pipeline0__0_n_111;
  wire D_pipeline0__0_n_112;
  wire D_pipeline0__0_n_113;
  wire D_pipeline0__0_n_114;
  wire D_pipeline0__0_n_115;
  wire D_pipeline0__0_n_116;
  wire D_pipeline0__0_n_117;
  wire D_pipeline0__0_n_118;
  wire D_pipeline0__0_n_119;
  wire D_pipeline0__0_n_120;
  wire D_pipeline0__0_n_121;
  wire D_pipeline0__0_n_122;
  wire D_pipeline0__0_n_123;
  wire D_pipeline0__0_n_124;
  wire D_pipeline0__0_n_125;
  wire D_pipeline0__0_n_126;
  wire D_pipeline0__0_n_127;
  wire D_pipeline0__0_n_128;
  wire D_pipeline0__0_n_129;
  wire D_pipeline0__0_n_130;
  wire D_pipeline0__0_n_131;
  wire D_pipeline0__0_n_132;
  wire D_pipeline0__0_n_133;
  wire D_pipeline0__0_n_134;
  wire D_pipeline0__0_n_135;
  wire D_pipeline0__0_n_136;
  wire D_pipeline0__0_n_137;
  wire D_pipeline0__0_n_138;
  wire D_pipeline0__0_n_139;
  wire D_pipeline0__0_n_140;
  wire D_pipeline0__0_n_141;
  wire D_pipeline0__0_n_142;
  wire D_pipeline0__0_n_143;
  wire D_pipeline0__0_n_144;
  wire D_pipeline0__0_n_145;
  wire D_pipeline0__0_n_146;
  wire D_pipeline0__0_n_147;
  wire D_pipeline0__0_n_148;
  wire D_pipeline0__0_n_149;
  wire D_pipeline0__0_n_150;
  wire D_pipeline0__0_n_151;
  wire D_pipeline0__0_n_152;
  wire D_pipeline0__0_n_153;
  wire D_pipeline0__0_n_24;
  wire D_pipeline0__0_n_25;
  wire D_pipeline0__0_n_26;
  wire D_pipeline0__0_n_27;
  wire D_pipeline0__0_n_28;
  wire D_pipeline0__0_n_29;
  wire D_pipeline0__0_n_30;
  wire D_pipeline0__0_n_31;
  wire D_pipeline0__0_n_32;
  wire D_pipeline0__0_n_33;
  wire D_pipeline0__0_n_34;
  wire D_pipeline0__0_n_35;
  wire D_pipeline0__0_n_36;
  wire D_pipeline0__0_n_37;
  wire D_pipeline0__0_n_38;
  wire D_pipeline0__0_n_39;
  wire D_pipeline0__0_n_40;
  wire D_pipeline0__0_n_41;
  wire D_pipeline0__0_n_42;
  wire D_pipeline0__0_n_43;
  wire D_pipeline0__0_n_44;
  wire D_pipeline0__0_n_45;
  wire D_pipeline0__0_n_46;
  wire D_pipeline0__0_n_47;
  wire D_pipeline0__0_n_48;
  wire D_pipeline0__0_n_49;
  wire D_pipeline0__0_n_50;
  wire D_pipeline0__0_n_51;
  wire D_pipeline0__0_n_52;
  wire D_pipeline0__0_n_53;
  wire D_pipeline0__0_n_58;
  wire D_pipeline0__0_n_59;
  wire D_pipeline0__0_n_60;
  wire D_pipeline0__0_n_61;
  wire D_pipeline0__0_n_62;
  wire D_pipeline0__0_n_63;
  wire D_pipeline0__0_n_64;
  wire D_pipeline0__0_n_65;
  wire D_pipeline0__0_n_66;
  wire D_pipeline0__0_n_67;
  wire D_pipeline0__0_n_68;
  wire D_pipeline0__0_n_69;
  wire D_pipeline0__0_n_70;
  wire D_pipeline0__0_n_71;
  wire D_pipeline0__0_n_72;
  wire D_pipeline0__0_n_73;
  wire D_pipeline0__0_n_74;
  wire D_pipeline0__0_n_75;
  wire D_pipeline0__0_n_76;
  wire D_pipeline0__0_n_77;
  wire D_pipeline0__0_n_78;
  wire D_pipeline0__0_n_79;
  wire D_pipeline0__0_n_80;
  wire D_pipeline0__0_n_81;
  wire D_pipeline0__0_n_82;
  wire D_pipeline0__0_n_83;
  wire D_pipeline0__0_n_84;
  wire D_pipeline0__0_n_85;
  wire D_pipeline0__0_n_86;
  wire D_pipeline0__0_n_87;
  wire D_pipeline0__0_n_88;
  wire D_pipeline0__0_n_89;
  wire D_pipeline0__0_n_90;
  wire D_pipeline0__0_n_91;
  wire D_pipeline0__0_n_92;
  wire D_pipeline0__0_n_93;
  wire D_pipeline0__0_n_94;
  wire D_pipeline0__0_n_95;
  wire D_pipeline0__0_n_96;
  wire D_pipeline0__0_n_97;
  wire D_pipeline0__0_n_98;
  wire D_pipeline0__0_n_99;
  wire D_pipeline0_carry__0_i_1_n_0;
  wire D_pipeline0_carry__0_i_2_n_0;
  wire D_pipeline0_carry__0_i_3_n_0;
  wire D_pipeline0_carry__0_i_4_n_0;
  wire D_pipeline0_carry__0_n_0;
  wire D_pipeline0_carry__0_n_1;
  wire D_pipeline0_carry__0_n_2;
  wire D_pipeline0_carry__0_n_3;
  wire D_pipeline0_carry__10_i_1_n_0;
  wire D_pipeline0_carry__10_i_2_n_0;
  wire D_pipeline0_carry__10_i_3_n_0;
  wire D_pipeline0_carry__10_i_4_n_0;
  wire D_pipeline0_carry__10_n_1;
  wire D_pipeline0_carry__10_n_2;
  wire D_pipeline0_carry__10_n_3;
  wire D_pipeline0_carry__1_i_1_n_0;
  wire D_pipeline0_carry__1_i_2_n_0;
  wire D_pipeline0_carry__1_i_3_n_0;
  wire D_pipeline0_carry__1_i_4_n_0;
  wire D_pipeline0_carry__1_n_0;
  wire D_pipeline0_carry__1_n_1;
  wire D_pipeline0_carry__1_n_2;
  wire D_pipeline0_carry__1_n_3;
  wire D_pipeline0_carry__2_i_1_n_0;
  wire D_pipeline0_carry__2_i_2_n_0;
  wire D_pipeline0_carry__2_i_3_n_0;
  wire D_pipeline0_carry__2_i_4_n_0;
  wire D_pipeline0_carry__2_n_0;
  wire D_pipeline0_carry__2_n_1;
  wire D_pipeline0_carry__2_n_2;
  wire D_pipeline0_carry__2_n_3;
  wire D_pipeline0_carry__3_i_1_n_0;
  wire D_pipeline0_carry__3_i_2_n_0;
  wire D_pipeline0_carry__3_i_3_n_0;
  wire D_pipeline0_carry__3_i_4_n_0;
  wire D_pipeline0_carry__3_n_0;
  wire D_pipeline0_carry__3_n_1;
  wire D_pipeline0_carry__3_n_2;
  wire D_pipeline0_carry__3_n_3;
  wire D_pipeline0_carry__4_i_1_n_0;
  wire D_pipeline0_carry__4_i_2_n_0;
  wire D_pipeline0_carry__4_i_3_n_0;
  wire D_pipeline0_carry__4_i_4_n_0;
  wire D_pipeline0_carry__4_n_0;
  wire D_pipeline0_carry__4_n_1;
  wire D_pipeline0_carry__4_n_2;
  wire D_pipeline0_carry__4_n_3;
  wire D_pipeline0_carry__5_i_1_n_0;
  wire D_pipeline0_carry__5_i_2_n_0;
  wire D_pipeline0_carry__5_i_3_n_0;
  wire D_pipeline0_carry__5_i_4_n_0;
  wire D_pipeline0_carry__5_n_0;
  wire D_pipeline0_carry__5_n_1;
  wire D_pipeline0_carry__5_n_2;
  wire D_pipeline0_carry__5_n_3;
  wire D_pipeline0_carry__6_i_1_n_0;
  wire D_pipeline0_carry__6_i_2_n_0;
  wire D_pipeline0_carry__6_i_3_n_0;
  wire D_pipeline0_carry__6_i_4_n_0;
  wire D_pipeline0_carry__6_n_0;
  wire D_pipeline0_carry__6_n_1;
  wire D_pipeline0_carry__6_n_2;
  wire D_pipeline0_carry__6_n_3;
  wire D_pipeline0_carry__7_i_1_n_0;
  wire D_pipeline0_carry__7_i_2_n_0;
  wire D_pipeline0_carry__7_i_3_n_0;
  wire D_pipeline0_carry__7_i_4_n_0;
  wire D_pipeline0_carry__7_n_0;
  wire D_pipeline0_carry__7_n_1;
  wire D_pipeline0_carry__7_n_2;
  wire D_pipeline0_carry__7_n_3;
  wire D_pipeline0_carry__8_i_1_n_0;
  wire D_pipeline0_carry__8_i_2_n_0;
  wire D_pipeline0_carry__8_i_3_n_0;
  wire D_pipeline0_carry__8_i_4_n_0;
  wire D_pipeline0_carry__8_n_0;
  wire D_pipeline0_carry__8_n_1;
  wire D_pipeline0_carry__8_n_2;
  wire D_pipeline0_carry__8_n_3;
  wire D_pipeline0_carry__9_i_1_n_0;
  wire D_pipeline0_carry__9_i_2_n_0;
  wire D_pipeline0_carry__9_i_3_n_0;
  wire D_pipeline0_carry__9_i_4_n_0;
  wire D_pipeline0_carry__9_n_0;
  wire D_pipeline0_carry__9_n_1;
  wire D_pipeline0_carry__9_n_2;
  wire D_pipeline0_carry__9_n_3;
  wire D_pipeline0_carry_i_1_n_0;
  wire D_pipeline0_carry_i_2_n_0;
  wire D_pipeline0_carry_i_3_n_0;
  wire D_pipeline0_carry_n_0;
  wire D_pipeline0_carry_n_1;
  wire D_pipeline0_carry_n_2;
  wire D_pipeline0_carry_n_3;
  wire D_pipeline0_n_100;
  wire D_pipeline0_n_101;
  wire D_pipeline0_n_102;
  wire D_pipeline0_n_103;
  wire D_pipeline0_n_104;
  wire D_pipeline0_n_105;
  wire D_pipeline0_n_106;
  wire D_pipeline0_n_107;
  wire D_pipeline0_n_108;
  wire D_pipeline0_n_109;
  wire D_pipeline0_n_110;
  wire D_pipeline0_n_111;
  wire D_pipeline0_n_112;
  wire D_pipeline0_n_113;
  wire D_pipeline0_n_114;
  wire D_pipeline0_n_115;
  wire D_pipeline0_n_116;
  wire D_pipeline0_n_117;
  wire D_pipeline0_n_118;
  wire D_pipeline0_n_119;
  wire D_pipeline0_n_120;
  wire D_pipeline0_n_121;
  wire D_pipeline0_n_122;
  wire D_pipeline0_n_123;
  wire D_pipeline0_n_124;
  wire D_pipeline0_n_125;
  wire D_pipeline0_n_126;
  wire D_pipeline0_n_127;
  wire D_pipeline0_n_128;
  wire D_pipeline0_n_129;
  wire D_pipeline0_n_130;
  wire D_pipeline0_n_131;
  wire D_pipeline0_n_132;
  wire D_pipeline0_n_133;
  wire D_pipeline0_n_134;
  wire D_pipeline0_n_135;
  wire D_pipeline0_n_136;
  wire D_pipeline0_n_137;
  wire D_pipeline0_n_138;
  wire D_pipeline0_n_139;
  wire D_pipeline0_n_140;
  wire D_pipeline0_n_141;
  wire D_pipeline0_n_142;
  wire D_pipeline0_n_143;
  wire D_pipeline0_n_144;
  wire D_pipeline0_n_145;
  wire D_pipeline0_n_146;
  wire D_pipeline0_n_147;
  wire D_pipeline0_n_148;
  wire D_pipeline0_n_149;
  wire D_pipeline0_n_150;
  wire D_pipeline0_n_151;
  wire D_pipeline0_n_152;
  wire D_pipeline0_n_153;
  wire D_pipeline0_n_58;
  wire D_pipeline0_n_59;
  wire D_pipeline0_n_60;
  wire D_pipeline0_n_61;
  wire D_pipeline0_n_62;
  wire D_pipeline0_n_63;
  wire D_pipeline0_n_64;
  wire D_pipeline0_n_65;
  wire D_pipeline0_n_66;
  wire D_pipeline0_n_67;
  wire D_pipeline0_n_68;
  wire D_pipeline0_n_69;
  wire D_pipeline0_n_70;
  wire D_pipeline0_n_71;
  wire D_pipeline0_n_72;
  wire D_pipeline0_n_73;
  wire D_pipeline0_n_74;
  wire D_pipeline0_n_75;
  wire D_pipeline0_n_76;
  wire D_pipeline0_n_77;
  wire D_pipeline0_n_78;
  wire D_pipeline0_n_79;
  wire D_pipeline0_n_80;
  wire D_pipeline0_n_81;
  wire D_pipeline0_n_82;
  wire D_pipeline0_n_83;
  wire D_pipeline0_n_84;
  wire D_pipeline0_n_85;
  wire D_pipeline0_n_86;
  wire D_pipeline0_n_87;
  wire D_pipeline0_n_88;
  wire D_pipeline0_n_89;
  wire D_pipeline0_n_90;
  wire D_pipeline0_n_91;
  wire D_pipeline0_n_92;
  wire D_pipeline0_n_93;
  wire D_pipeline0_n_94;
  wire D_pipeline0_n_95;
  wire D_pipeline0_n_96;
  wire D_pipeline0_n_97;
  wire D_pipeline0_n_98;
  wire D_pipeline0_n_99;
  wire \D_pipeline_reg[0]__0_n_0 ;
  wire \D_pipeline_reg[10]__0_n_0 ;
  wire \D_pipeline_reg[11]__0_n_0 ;
  wire \D_pipeline_reg[12]__0_n_0 ;
  wire \D_pipeline_reg[13]__0_n_0 ;
  wire \D_pipeline_reg[14]__0_n_0 ;
  wire \D_pipeline_reg[15]__0_n_0 ;
  wire \D_pipeline_reg[16]__0_n_0 ;
  wire \D_pipeline_reg[1]__0_n_0 ;
  wire \D_pipeline_reg[2]__0_n_0 ;
  wire \D_pipeline_reg[3]__0_n_0 ;
  wire \D_pipeline_reg[4]__0_n_0 ;
  wire \D_pipeline_reg[5]__0_n_0 ;
  wire \D_pipeline_reg[6]__0_n_0 ;
  wire \D_pipeline_reg[7]__0_n_0 ;
  wire \D_pipeline_reg[8]__0_n_0 ;
  wire \D_pipeline_reg[9]__0_n_0 ;
  wire [3:0]D_pipeline_reg__0_0;
  wire [3:0]D_pipeline_reg__0_1;
  wire [3:0]D_pipeline_reg__0_2;
  wire D_pipeline_reg__0_n_100;
  wire D_pipeline_reg__0_n_101;
  wire D_pipeline_reg__0_n_102;
  wire D_pipeline_reg__0_n_103;
  wire D_pipeline_reg__0_n_104;
  wire D_pipeline_reg__0_n_105;
  wire D_pipeline_reg__0_n_58;
  wire D_pipeline_reg__0_n_59;
  wire D_pipeline_reg__0_n_60;
  wire D_pipeline_reg__0_n_61;
  wire D_pipeline_reg__0_n_62;
  wire D_pipeline_reg__0_n_63;
  wire D_pipeline_reg__0_n_64;
  wire D_pipeline_reg__0_n_65;
  wire D_pipeline_reg__0_n_66;
  wire D_pipeline_reg__0_n_67;
  wire D_pipeline_reg__0_n_68;
  wire D_pipeline_reg__0_n_69;
  wire D_pipeline_reg__0_n_70;
  wire D_pipeline_reg__0_n_71;
  wire D_pipeline_reg__0_n_72;
  wire D_pipeline_reg__0_n_73;
  wire D_pipeline_reg__0_n_74;
  wire D_pipeline_reg__0_n_75;
  wire D_pipeline_reg__0_n_76;
  wire D_pipeline_reg__0_n_77;
  wire D_pipeline_reg__0_n_78;
  wire D_pipeline_reg__0_n_79;
  wire D_pipeline_reg__0_n_80;
  wire D_pipeline_reg__0_n_81;
  wire D_pipeline_reg__0_n_82;
  wire D_pipeline_reg__0_n_83;
  wire D_pipeline_reg__0_n_84;
  wire D_pipeline_reg__0_n_85;
  wire D_pipeline_reg__0_n_86;
  wire D_pipeline_reg__0_n_87;
  wire D_pipeline_reg__0_n_88;
  wire D_pipeline_reg__0_n_89;
  wire D_pipeline_reg__0_n_90;
  wire D_pipeline_reg__0_n_91;
  wire D_pipeline_reg__0_n_92;
  wire D_pipeline_reg__0_n_93;
  wire D_pipeline_reg__0_n_94;
  wire D_pipeline_reg__0_n_95;
  wire D_pipeline_reg__0_n_96;
  wire D_pipeline_reg__0_n_97;
  wire D_pipeline_reg__0_n_98;
  wire D_pipeline_reg__0_n_99;
  wire [63:16]D_pipeline_reg__1;
  wire \D_pipeline_reg_n_0_[0] ;
  wire \D_pipeline_reg_n_0_[10] ;
  wire \D_pipeline_reg_n_0_[11] ;
  wire \D_pipeline_reg_n_0_[12] ;
  wire \D_pipeline_reg_n_0_[13] ;
  wire \D_pipeline_reg_n_0_[14] ;
  wire \D_pipeline_reg_n_0_[15] ;
  wire \D_pipeline_reg_n_0_[16] ;
  wire \D_pipeline_reg_n_0_[1] ;
  wire \D_pipeline_reg_n_0_[2] ;
  wire \D_pipeline_reg_n_0_[3] ;
  wire \D_pipeline_reg_n_0_[4] ;
  wire \D_pipeline_reg_n_0_[5] ;
  wire \D_pipeline_reg_n_0_[6] ;
  wire \D_pipeline_reg_n_0_[7] ;
  wire \D_pipeline_reg_n_0_[8] ;
  wire \D_pipeline_reg_n_0_[9] ;
  wire D_pipeline_reg_n_100;
  wire D_pipeline_reg_n_101;
  wire D_pipeline_reg_n_102;
  wire D_pipeline_reg_n_103;
  wire D_pipeline_reg_n_104;
  wire D_pipeline_reg_n_105;
  wire D_pipeline_reg_n_58;
  wire D_pipeline_reg_n_59;
  wire D_pipeline_reg_n_60;
  wire D_pipeline_reg_n_61;
  wire D_pipeline_reg_n_62;
  wire D_pipeline_reg_n_63;
  wire D_pipeline_reg_n_64;
  wire D_pipeline_reg_n_65;
  wire D_pipeline_reg_n_66;
  wire D_pipeline_reg_n_67;
  wire D_pipeline_reg_n_68;
  wire D_pipeline_reg_n_69;
  wire D_pipeline_reg_n_70;
  wire D_pipeline_reg_n_71;
  wire D_pipeline_reg_n_72;
  wire D_pipeline_reg_n_73;
  wire D_pipeline_reg_n_74;
  wire D_pipeline_reg_n_75;
  wire D_pipeline_reg_n_76;
  wire D_pipeline_reg_n_77;
  wire D_pipeline_reg_n_78;
  wire D_pipeline_reg_n_79;
  wire D_pipeline_reg_n_80;
  wire D_pipeline_reg_n_81;
  wire D_pipeline_reg_n_82;
  wire D_pipeline_reg_n_83;
  wire D_pipeline_reg_n_84;
  wire D_pipeline_reg_n_85;
  wire D_pipeline_reg_n_86;
  wire D_pipeline_reg_n_87;
  wire D_pipeline_reg_n_88;
  wire D_pipeline_reg_n_89;
  wire D_pipeline_reg_n_90;
  wire D_pipeline_reg_n_91;
  wire D_pipeline_reg_n_92;
  wire D_pipeline_reg_n_93;
  wire D_pipeline_reg_n_94;
  wire D_pipeline_reg_n_95;
  wire D_pipeline_reg_n_96;
  wire D_pipeline_reg_n_97;
  wire D_pipeline_reg_n_98;
  wire D_pipeline_reg_n_99;
  wire [27:0]\Data_Memory_reg[27]_0 ;
  wire [2:0]Debug_Signal_Select;
  wire [31:0]Derivative_Stage0;
  wire Derivative_Stage0_carry__0_n_0;
  wire Derivative_Stage0_carry__0_n_1;
  wire Derivative_Stage0_carry__0_n_2;
  wire Derivative_Stage0_carry__0_n_3;
  wire Derivative_Stage0_carry__1_n_0;
  wire Derivative_Stage0_carry__1_n_1;
  wire Derivative_Stage0_carry__1_n_2;
  wire Derivative_Stage0_carry__1_n_3;
  wire Derivative_Stage0_carry__2_n_0;
  wire Derivative_Stage0_carry__2_n_1;
  wire Derivative_Stage0_carry__2_n_2;
  wire Derivative_Stage0_carry__2_n_3;
  wire Derivative_Stage0_carry__3_n_0;
  wire Derivative_Stage0_carry__3_n_1;
  wire Derivative_Stage0_carry__3_n_2;
  wire Derivative_Stage0_carry__3_n_3;
  wire Derivative_Stage0_carry__4_n_0;
  wire Derivative_Stage0_carry__4_n_1;
  wire Derivative_Stage0_carry__4_n_2;
  wire Derivative_Stage0_carry__4_n_3;
  wire Derivative_Stage0_carry__5_n_0;
  wire Derivative_Stage0_carry__5_n_1;
  wire Derivative_Stage0_carry__5_n_2;
  wire Derivative_Stage0_carry__5_n_3;
  wire Derivative_Stage0_carry_n_0;
  wire Derivative_Stage0_carry_n_1;
  wire Derivative_Stage0_carry_n_2;
  wire Derivative_Stage0_carry_n_3;
  wire I_pipeline0__0_n_100;
  wire I_pipeline0__0_n_101;
  wire I_pipeline0__0_n_102;
  wire I_pipeline0__0_n_103;
  wire I_pipeline0__0_n_104;
  wire I_pipeline0__0_n_105;
  wire I_pipeline0__0_n_106;
  wire I_pipeline0__0_n_107;
  wire I_pipeline0__0_n_108;
  wire I_pipeline0__0_n_109;
  wire I_pipeline0__0_n_110;
  wire I_pipeline0__0_n_111;
  wire I_pipeline0__0_n_112;
  wire I_pipeline0__0_n_113;
  wire I_pipeline0__0_n_114;
  wire I_pipeline0__0_n_115;
  wire I_pipeline0__0_n_116;
  wire I_pipeline0__0_n_117;
  wire I_pipeline0__0_n_118;
  wire I_pipeline0__0_n_119;
  wire I_pipeline0__0_n_120;
  wire I_pipeline0__0_n_121;
  wire I_pipeline0__0_n_122;
  wire I_pipeline0__0_n_123;
  wire I_pipeline0__0_n_124;
  wire I_pipeline0__0_n_125;
  wire I_pipeline0__0_n_126;
  wire I_pipeline0__0_n_127;
  wire I_pipeline0__0_n_128;
  wire I_pipeline0__0_n_129;
  wire I_pipeline0__0_n_130;
  wire I_pipeline0__0_n_131;
  wire I_pipeline0__0_n_132;
  wire I_pipeline0__0_n_133;
  wire I_pipeline0__0_n_134;
  wire I_pipeline0__0_n_135;
  wire I_pipeline0__0_n_136;
  wire I_pipeline0__0_n_137;
  wire I_pipeline0__0_n_138;
  wire I_pipeline0__0_n_139;
  wire I_pipeline0__0_n_140;
  wire I_pipeline0__0_n_141;
  wire I_pipeline0__0_n_142;
  wire I_pipeline0__0_n_143;
  wire I_pipeline0__0_n_144;
  wire I_pipeline0__0_n_145;
  wire I_pipeline0__0_n_146;
  wire I_pipeline0__0_n_147;
  wire I_pipeline0__0_n_148;
  wire I_pipeline0__0_n_149;
  wire I_pipeline0__0_n_150;
  wire I_pipeline0__0_n_151;
  wire I_pipeline0__0_n_152;
  wire I_pipeline0__0_n_153;
  wire I_pipeline0__0_n_24;
  wire I_pipeline0__0_n_25;
  wire I_pipeline0__0_n_26;
  wire I_pipeline0__0_n_27;
  wire I_pipeline0__0_n_28;
  wire I_pipeline0__0_n_29;
  wire I_pipeline0__0_n_30;
  wire I_pipeline0__0_n_31;
  wire I_pipeline0__0_n_32;
  wire I_pipeline0__0_n_33;
  wire I_pipeline0__0_n_34;
  wire I_pipeline0__0_n_35;
  wire I_pipeline0__0_n_36;
  wire I_pipeline0__0_n_37;
  wire I_pipeline0__0_n_38;
  wire I_pipeline0__0_n_39;
  wire I_pipeline0__0_n_40;
  wire I_pipeline0__0_n_41;
  wire I_pipeline0__0_n_42;
  wire I_pipeline0__0_n_43;
  wire I_pipeline0__0_n_44;
  wire I_pipeline0__0_n_45;
  wire I_pipeline0__0_n_46;
  wire I_pipeline0__0_n_47;
  wire I_pipeline0__0_n_48;
  wire I_pipeline0__0_n_49;
  wire I_pipeline0__0_n_50;
  wire I_pipeline0__0_n_51;
  wire I_pipeline0__0_n_52;
  wire I_pipeline0__0_n_53;
  wire I_pipeline0__0_n_58;
  wire I_pipeline0__0_n_59;
  wire I_pipeline0__0_n_60;
  wire I_pipeline0__0_n_61;
  wire I_pipeline0__0_n_62;
  wire I_pipeline0__0_n_63;
  wire I_pipeline0__0_n_64;
  wire I_pipeline0__0_n_65;
  wire I_pipeline0__0_n_66;
  wire I_pipeline0__0_n_67;
  wire I_pipeline0__0_n_68;
  wire I_pipeline0__0_n_69;
  wire I_pipeline0__0_n_70;
  wire I_pipeline0__0_n_71;
  wire I_pipeline0__0_n_72;
  wire I_pipeline0__0_n_73;
  wire I_pipeline0__0_n_74;
  wire I_pipeline0__0_n_75;
  wire I_pipeline0__0_n_76;
  wire I_pipeline0__0_n_77;
  wire I_pipeline0__0_n_78;
  wire I_pipeline0__0_n_79;
  wire I_pipeline0__0_n_80;
  wire I_pipeline0__0_n_81;
  wire I_pipeline0__0_n_82;
  wire I_pipeline0__0_n_83;
  wire I_pipeline0__0_n_84;
  wire I_pipeline0__0_n_85;
  wire I_pipeline0__0_n_86;
  wire I_pipeline0__0_n_87;
  wire I_pipeline0__0_n_88;
  wire I_pipeline0__0_n_89;
  wire I_pipeline0__0_n_90;
  wire I_pipeline0__0_n_91;
  wire I_pipeline0__0_n_92;
  wire I_pipeline0__0_n_93;
  wire I_pipeline0__0_n_94;
  wire I_pipeline0__0_n_95;
  wire I_pipeline0__0_n_96;
  wire I_pipeline0__0_n_97;
  wire I_pipeline0__0_n_98;
  wire I_pipeline0__0_n_99;
  wire I_pipeline0_carry__0_i_1_n_0;
  wire I_pipeline0_carry__0_i_2_n_0;
  wire I_pipeline0_carry__0_i_3_n_0;
  wire I_pipeline0_carry__0_i_4_n_0;
  wire I_pipeline0_carry__0_n_0;
  wire I_pipeline0_carry__0_n_1;
  wire I_pipeline0_carry__0_n_2;
  wire I_pipeline0_carry__0_n_3;
  wire I_pipeline0_carry__10_i_1_n_0;
  wire I_pipeline0_carry__10_i_2_n_0;
  wire I_pipeline0_carry__10_i_3_n_0;
  wire I_pipeline0_carry__10_i_4_n_0;
  wire I_pipeline0_carry__10_n_1;
  wire I_pipeline0_carry__10_n_2;
  wire I_pipeline0_carry__10_n_3;
  wire I_pipeline0_carry__1_i_1_n_0;
  wire I_pipeline0_carry__1_i_2_n_0;
  wire I_pipeline0_carry__1_i_3_n_0;
  wire I_pipeline0_carry__1_i_4_n_0;
  wire I_pipeline0_carry__1_n_0;
  wire I_pipeline0_carry__1_n_1;
  wire I_pipeline0_carry__1_n_2;
  wire I_pipeline0_carry__1_n_3;
  wire I_pipeline0_carry__2_i_1_n_0;
  wire I_pipeline0_carry__2_i_2_n_0;
  wire I_pipeline0_carry__2_i_3_n_0;
  wire I_pipeline0_carry__2_i_4_n_0;
  wire I_pipeline0_carry__2_n_0;
  wire I_pipeline0_carry__2_n_1;
  wire I_pipeline0_carry__2_n_2;
  wire I_pipeline0_carry__2_n_3;
  wire I_pipeline0_carry__3_i_1_n_0;
  wire I_pipeline0_carry__3_i_2_n_0;
  wire I_pipeline0_carry__3_i_3_n_0;
  wire I_pipeline0_carry__3_i_4_n_0;
  wire I_pipeline0_carry__3_n_0;
  wire I_pipeline0_carry__3_n_1;
  wire I_pipeline0_carry__3_n_2;
  wire I_pipeline0_carry__3_n_3;
  wire I_pipeline0_carry__4_i_1_n_0;
  wire I_pipeline0_carry__4_i_2_n_0;
  wire I_pipeline0_carry__4_i_3_n_0;
  wire I_pipeline0_carry__4_i_4_n_0;
  wire I_pipeline0_carry__4_n_0;
  wire I_pipeline0_carry__4_n_1;
  wire I_pipeline0_carry__4_n_2;
  wire I_pipeline0_carry__4_n_3;
  wire I_pipeline0_carry__5_i_1_n_0;
  wire I_pipeline0_carry__5_i_2_n_0;
  wire I_pipeline0_carry__5_i_3_n_0;
  wire I_pipeline0_carry__5_i_4_n_0;
  wire I_pipeline0_carry__5_n_0;
  wire I_pipeline0_carry__5_n_1;
  wire I_pipeline0_carry__5_n_2;
  wire I_pipeline0_carry__5_n_3;
  wire I_pipeline0_carry__6_i_1_n_0;
  wire I_pipeline0_carry__6_i_2_n_0;
  wire I_pipeline0_carry__6_i_3_n_0;
  wire I_pipeline0_carry__6_i_4_n_0;
  wire I_pipeline0_carry__6_n_0;
  wire I_pipeline0_carry__6_n_1;
  wire I_pipeline0_carry__6_n_2;
  wire I_pipeline0_carry__6_n_3;
  wire I_pipeline0_carry__7_i_1_n_0;
  wire I_pipeline0_carry__7_i_2_n_0;
  wire I_pipeline0_carry__7_i_3_n_0;
  wire I_pipeline0_carry__7_i_4_n_0;
  wire I_pipeline0_carry__7_n_0;
  wire I_pipeline0_carry__7_n_1;
  wire I_pipeline0_carry__7_n_2;
  wire I_pipeline0_carry__7_n_3;
  wire I_pipeline0_carry__8_i_1_n_0;
  wire I_pipeline0_carry__8_i_2_n_0;
  wire I_pipeline0_carry__8_i_3_n_0;
  wire I_pipeline0_carry__8_i_4_n_0;
  wire I_pipeline0_carry__8_n_0;
  wire I_pipeline0_carry__8_n_1;
  wire I_pipeline0_carry__8_n_2;
  wire I_pipeline0_carry__8_n_3;
  wire I_pipeline0_carry__9_i_1_n_0;
  wire I_pipeline0_carry__9_i_2_n_0;
  wire I_pipeline0_carry__9_i_3_n_0;
  wire I_pipeline0_carry__9_i_4_n_0;
  wire I_pipeline0_carry__9_n_0;
  wire I_pipeline0_carry__9_n_1;
  wire I_pipeline0_carry__9_n_2;
  wire I_pipeline0_carry__9_n_3;
  wire I_pipeline0_carry_i_1_n_0;
  wire I_pipeline0_carry_i_2_n_0;
  wire I_pipeline0_carry_i_3_n_0;
  wire I_pipeline0_carry_n_0;
  wire I_pipeline0_carry_n_1;
  wire I_pipeline0_carry_n_2;
  wire I_pipeline0_carry_n_3;
  wire I_pipeline0_n_100;
  wire I_pipeline0_n_101;
  wire I_pipeline0_n_102;
  wire I_pipeline0_n_103;
  wire I_pipeline0_n_104;
  wire I_pipeline0_n_105;
  wire I_pipeline0_n_106;
  wire I_pipeline0_n_107;
  wire I_pipeline0_n_108;
  wire I_pipeline0_n_109;
  wire I_pipeline0_n_110;
  wire I_pipeline0_n_111;
  wire I_pipeline0_n_112;
  wire I_pipeline0_n_113;
  wire I_pipeline0_n_114;
  wire I_pipeline0_n_115;
  wire I_pipeline0_n_116;
  wire I_pipeline0_n_117;
  wire I_pipeline0_n_118;
  wire I_pipeline0_n_119;
  wire I_pipeline0_n_120;
  wire I_pipeline0_n_121;
  wire I_pipeline0_n_122;
  wire I_pipeline0_n_123;
  wire I_pipeline0_n_124;
  wire I_pipeline0_n_125;
  wire I_pipeline0_n_126;
  wire I_pipeline0_n_127;
  wire I_pipeline0_n_128;
  wire I_pipeline0_n_129;
  wire I_pipeline0_n_130;
  wire I_pipeline0_n_131;
  wire I_pipeline0_n_132;
  wire I_pipeline0_n_133;
  wire I_pipeline0_n_134;
  wire I_pipeline0_n_135;
  wire I_pipeline0_n_136;
  wire I_pipeline0_n_137;
  wire I_pipeline0_n_138;
  wire I_pipeline0_n_139;
  wire I_pipeline0_n_140;
  wire I_pipeline0_n_141;
  wire I_pipeline0_n_142;
  wire I_pipeline0_n_143;
  wire I_pipeline0_n_144;
  wire I_pipeline0_n_145;
  wire I_pipeline0_n_146;
  wire I_pipeline0_n_147;
  wire I_pipeline0_n_148;
  wire I_pipeline0_n_149;
  wire I_pipeline0_n_150;
  wire I_pipeline0_n_151;
  wire I_pipeline0_n_152;
  wire I_pipeline0_n_153;
  wire I_pipeline0_n_58;
  wire I_pipeline0_n_59;
  wire I_pipeline0_n_60;
  wire I_pipeline0_n_61;
  wire I_pipeline0_n_62;
  wire I_pipeline0_n_63;
  wire I_pipeline0_n_64;
  wire I_pipeline0_n_65;
  wire I_pipeline0_n_66;
  wire I_pipeline0_n_67;
  wire I_pipeline0_n_68;
  wire I_pipeline0_n_69;
  wire I_pipeline0_n_70;
  wire I_pipeline0_n_71;
  wire I_pipeline0_n_72;
  wire I_pipeline0_n_73;
  wire I_pipeline0_n_74;
  wire I_pipeline0_n_75;
  wire I_pipeline0_n_76;
  wire I_pipeline0_n_77;
  wire I_pipeline0_n_78;
  wire I_pipeline0_n_79;
  wire I_pipeline0_n_80;
  wire I_pipeline0_n_81;
  wire I_pipeline0_n_82;
  wire I_pipeline0_n_83;
  wire I_pipeline0_n_84;
  wire I_pipeline0_n_85;
  wire I_pipeline0_n_86;
  wire I_pipeline0_n_87;
  wire I_pipeline0_n_88;
  wire I_pipeline0_n_89;
  wire I_pipeline0_n_90;
  wire I_pipeline0_n_91;
  wire I_pipeline0_n_92;
  wire I_pipeline0_n_93;
  wire I_pipeline0_n_94;
  wire I_pipeline0_n_95;
  wire I_pipeline0_n_96;
  wire I_pipeline0_n_97;
  wire I_pipeline0_n_98;
  wire I_pipeline0_n_99;
  wire \I_pipeline_reg[0]__0_n_0 ;
  wire \I_pipeline_reg[10]__0_n_0 ;
  wire \I_pipeline_reg[11]__0_n_0 ;
  wire \I_pipeline_reg[12]__0_n_0 ;
  wire \I_pipeline_reg[13]__0_n_0 ;
  wire \I_pipeline_reg[14]__0_n_0 ;
  wire \I_pipeline_reg[15]__0_n_0 ;
  wire \I_pipeline_reg[16]__0_n_0 ;
  wire \I_pipeline_reg[1]__0_n_0 ;
  wire \I_pipeline_reg[2]__0_n_0 ;
  wire \I_pipeline_reg[3]__0_n_0 ;
  wire \I_pipeline_reg[4]__0_n_0 ;
  wire \I_pipeline_reg[5]__0_n_0 ;
  wire \I_pipeline_reg[6]__0_n_0 ;
  wire \I_pipeline_reg[7]__0_n_0 ;
  wire \I_pipeline_reg[8]__0_n_0 ;
  wire \I_pipeline_reg[9]__0_n_0 ;
  wire I_pipeline_reg__0_n_100;
  wire I_pipeline_reg__0_n_101;
  wire I_pipeline_reg__0_n_102;
  wire I_pipeline_reg__0_n_103;
  wire I_pipeline_reg__0_n_104;
  wire I_pipeline_reg__0_n_105;
  wire I_pipeline_reg__0_n_58;
  wire I_pipeline_reg__0_n_59;
  wire I_pipeline_reg__0_n_60;
  wire I_pipeline_reg__0_n_61;
  wire I_pipeline_reg__0_n_62;
  wire I_pipeline_reg__0_n_63;
  wire I_pipeline_reg__0_n_64;
  wire I_pipeline_reg__0_n_65;
  wire I_pipeline_reg__0_n_66;
  wire I_pipeline_reg__0_n_67;
  wire I_pipeline_reg__0_n_68;
  wire I_pipeline_reg__0_n_69;
  wire I_pipeline_reg__0_n_70;
  wire I_pipeline_reg__0_n_71;
  wire I_pipeline_reg__0_n_72;
  wire I_pipeline_reg__0_n_73;
  wire I_pipeline_reg__0_n_74;
  wire I_pipeline_reg__0_n_75;
  wire I_pipeline_reg__0_n_76;
  wire I_pipeline_reg__0_n_77;
  wire I_pipeline_reg__0_n_78;
  wire I_pipeline_reg__0_n_79;
  wire I_pipeline_reg__0_n_80;
  wire I_pipeline_reg__0_n_81;
  wire I_pipeline_reg__0_n_82;
  wire I_pipeline_reg__0_n_83;
  wire I_pipeline_reg__0_n_84;
  wire I_pipeline_reg__0_n_85;
  wire I_pipeline_reg__0_n_86;
  wire I_pipeline_reg__0_n_87;
  wire I_pipeline_reg__0_n_88;
  wire I_pipeline_reg__0_n_89;
  wire I_pipeline_reg__0_n_90;
  wire I_pipeline_reg__0_n_91;
  wire I_pipeline_reg__0_n_92;
  wire I_pipeline_reg__0_n_93;
  wire I_pipeline_reg__0_n_94;
  wire I_pipeline_reg__0_n_95;
  wire I_pipeline_reg__0_n_96;
  wire I_pipeline_reg__0_n_97;
  wire I_pipeline_reg__0_n_98;
  wire I_pipeline_reg__0_n_99;
  wire [63:16]I_pipeline_reg__1;
  wire \I_pipeline_reg_n_0_[0] ;
  wire \I_pipeline_reg_n_0_[10] ;
  wire \I_pipeline_reg_n_0_[11] ;
  wire \I_pipeline_reg_n_0_[12] ;
  wire \I_pipeline_reg_n_0_[13] ;
  wire \I_pipeline_reg_n_0_[14] ;
  wire \I_pipeline_reg_n_0_[15] ;
  wire \I_pipeline_reg_n_0_[16] ;
  wire \I_pipeline_reg_n_0_[1] ;
  wire \I_pipeline_reg_n_0_[2] ;
  wire \I_pipeline_reg_n_0_[3] ;
  wire \I_pipeline_reg_n_0_[4] ;
  wire \I_pipeline_reg_n_0_[5] ;
  wire \I_pipeline_reg_n_0_[6] ;
  wire \I_pipeline_reg_n_0_[7] ;
  wire \I_pipeline_reg_n_0_[8] ;
  wire \I_pipeline_reg_n_0_[9] ;
  wire I_pipeline_reg_n_100;
  wire I_pipeline_reg_n_101;
  wire I_pipeline_reg_n_102;
  wire I_pipeline_reg_n_103;
  wire I_pipeline_reg_n_104;
  wire I_pipeline_reg_n_105;
  wire I_pipeline_reg_n_58;
  wire I_pipeline_reg_n_59;
  wire I_pipeline_reg_n_60;
  wire I_pipeline_reg_n_61;
  wire I_pipeline_reg_n_62;
  wire I_pipeline_reg_n_63;
  wire I_pipeline_reg_n_64;
  wire I_pipeline_reg_n_65;
  wire I_pipeline_reg_n_66;
  wire I_pipeline_reg_n_67;
  wire I_pipeline_reg_n_68;
  wire I_pipeline_reg_n_69;
  wire I_pipeline_reg_n_70;
  wire I_pipeline_reg_n_71;
  wire I_pipeline_reg_n_72;
  wire I_pipeline_reg_n_73;
  wire I_pipeline_reg_n_74;
  wire I_pipeline_reg_n_75;
  wire I_pipeline_reg_n_76;
  wire I_pipeline_reg_n_77;
  wire I_pipeline_reg_n_78;
  wire I_pipeline_reg_n_79;
  wire I_pipeline_reg_n_80;
  wire I_pipeline_reg_n_81;
  wire I_pipeline_reg_n_82;
  wire I_pipeline_reg_n_83;
  wire I_pipeline_reg_n_84;
  wire I_pipeline_reg_n_85;
  wire I_pipeline_reg_n_86;
  wire I_pipeline_reg_n_87;
  wire I_pipeline_reg_n_88;
  wire I_pipeline_reg_n_89;
  wire I_pipeline_reg_n_90;
  wire I_pipeline_reg_n_91;
  wire I_pipeline_reg_n_92;
  wire I_pipeline_reg_n_93;
  wire I_pipeline_reg_n_94;
  wire I_pipeline_reg_n_95;
  wire I_pipeline_reg_n_96;
  wire I_pipeline_reg_n_97;
  wire I_pipeline_reg_n_98;
  wire I_pipeline_reg_n_99;
  wire [13:0]Input5;
  wire [31:0]Integral_Stage;
  wire \Integral_Stage[11]_i_2_n_0 ;
  wire \Integral_Stage[11]_i_3_n_0 ;
  wire \Integral_Stage[11]_i_4_n_0 ;
  wire \Integral_Stage[11]_i_5_n_0 ;
  wire \Integral_Stage[15]_i_2_n_0 ;
  wire \Integral_Stage[15]_i_3_n_0 ;
  wire \Integral_Stage[15]_i_4_n_0 ;
  wire \Integral_Stage[15]_i_5_n_0 ;
  wire \Integral_Stage[19]_i_2_n_0 ;
  wire \Integral_Stage[19]_i_3_n_0 ;
  wire \Integral_Stage[19]_i_4_n_0 ;
  wire \Integral_Stage[19]_i_5_n_0 ;
  wire \Integral_Stage[23]_i_2_n_0 ;
  wire \Integral_Stage[23]_i_3_n_0 ;
  wire \Integral_Stage[23]_i_4_n_0 ;
  wire \Integral_Stage[23]_i_5_n_0 ;
  wire \Integral_Stage[27]_i_2_n_0 ;
  wire \Integral_Stage[27]_i_3_n_0 ;
  wire \Integral_Stage[27]_i_4_n_0 ;
  wire \Integral_Stage[27]_i_5_n_0 ;
  wire \Integral_Stage[3]_i_2_n_0 ;
  wire \Integral_Stage[3]_i_3_n_0 ;
  wire \Integral_Stage[3]_i_4_n_0 ;
  wire \Integral_Stage[3]_i_5_n_0 ;
  wire \Integral_Stage[7]_i_2_n_0 ;
  wire \Integral_Stage[7]_i_3_n_0 ;
  wire \Integral_Stage[7]_i_4_n_0 ;
  wire \Integral_Stage[7]_i_5_n_0 ;
  wire \Integral_Stage_reg[11]_i_1_n_0 ;
  wire \Integral_Stage_reg[11]_i_1_n_1 ;
  wire \Integral_Stage_reg[11]_i_1_n_2 ;
  wire \Integral_Stage_reg[11]_i_1_n_3 ;
  wire \Integral_Stage_reg[11]_i_1_n_4 ;
  wire \Integral_Stage_reg[11]_i_1_n_5 ;
  wire \Integral_Stage_reg[11]_i_1_n_6 ;
  wire \Integral_Stage_reg[11]_i_1_n_7 ;
  wire \Integral_Stage_reg[15]_i_1_n_0 ;
  wire \Integral_Stage_reg[15]_i_1_n_1 ;
  wire \Integral_Stage_reg[15]_i_1_n_2 ;
  wire \Integral_Stage_reg[15]_i_1_n_3 ;
  wire \Integral_Stage_reg[15]_i_1_n_4 ;
  wire \Integral_Stage_reg[15]_i_1_n_5 ;
  wire \Integral_Stage_reg[15]_i_1_n_6 ;
  wire \Integral_Stage_reg[15]_i_1_n_7 ;
  wire \Integral_Stage_reg[19]_i_1_n_0 ;
  wire \Integral_Stage_reg[19]_i_1_n_1 ;
  wire \Integral_Stage_reg[19]_i_1_n_2 ;
  wire \Integral_Stage_reg[19]_i_1_n_3 ;
  wire \Integral_Stage_reg[19]_i_1_n_4 ;
  wire \Integral_Stage_reg[19]_i_1_n_5 ;
  wire \Integral_Stage_reg[19]_i_1_n_6 ;
  wire \Integral_Stage_reg[19]_i_1_n_7 ;
  wire \Integral_Stage_reg[23]_i_1_n_0 ;
  wire \Integral_Stage_reg[23]_i_1_n_1 ;
  wire \Integral_Stage_reg[23]_i_1_n_2 ;
  wire \Integral_Stage_reg[23]_i_1_n_3 ;
  wire \Integral_Stage_reg[23]_i_1_n_4 ;
  wire \Integral_Stage_reg[23]_i_1_n_5 ;
  wire \Integral_Stage_reg[23]_i_1_n_6 ;
  wire \Integral_Stage_reg[23]_i_1_n_7 ;
  wire \Integral_Stage_reg[27]_i_1_n_0 ;
  wire \Integral_Stage_reg[27]_i_1_n_1 ;
  wire \Integral_Stage_reg[27]_i_1_n_2 ;
  wire \Integral_Stage_reg[27]_i_1_n_3 ;
  wire \Integral_Stage_reg[27]_i_1_n_4 ;
  wire \Integral_Stage_reg[27]_i_1_n_5 ;
  wire \Integral_Stage_reg[27]_i_1_n_6 ;
  wire \Integral_Stage_reg[27]_i_1_n_7 ;
  wire \Integral_Stage_reg[31]_i_1_n_1 ;
  wire \Integral_Stage_reg[31]_i_1_n_2 ;
  wire \Integral_Stage_reg[31]_i_1_n_3 ;
  wire \Integral_Stage_reg[31]_i_1_n_4 ;
  wire \Integral_Stage_reg[31]_i_1_n_5 ;
  wire \Integral_Stage_reg[31]_i_1_n_6 ;
  wire \Integral_Stage_reg[31]_i_1_n_7 ;
  wire \Integral_Stage_reg[3]_i_1_n_0 ;
  wire \Integral_Stage_reg[3]_i_1_n_1 ;
  wire \Integral_Stage_reg[3]_i_1_n_2 ;
  wire \Integral_Stage_reg[3]_i_1_n_3 ;
  wire \Integral_Stage_reg[3]_i_1_n_4 ;
  wire \Integral_Stage_reg[3]_i_1_n_5 ;
  wire \Integral_Stage_reg[3]_i_1_n_6 ;
  wire \Integral_Stage_reg[3]_i_1_n_7 ;
  wire \Integral_Stage_reg[7]_i_1_n_0 ;
  wire \Integral_Stage_reg[7]_i_1_n_1 ;
  wire \Integral_Stage_reg[7]_i_1_n_2 ;
  wire \Integral_Stage_reg[7]_i_1_n_3 ;
  wire \Integral_Stage_reg[7]_i_1_n_4 ;
  wire \Integral_Stage_reg[7]_i_1_n_5 ;
  wire \Integral_Stage_reg[7]_i_1_n_6 ;
  wire \Integral_Stage_reg[7]_i_1_n_7 ;
  wire [31:0]PLL_Guess_Freq;
  wire [3:0]\PLL_Guess_Freq[11] ;
  wire [3:0]\PLL_Guess_Freq[15] ;
  wire [3:0]\PLL_Guess_Freq[19] ;
  wire [3:0]\PLL_Guess_Freq[23] ;
  wire [3:0]\PLL_Guess_Freq[27] ;
  wire [3:0]\PLL_Guess_Freq[31] ;
  wire [3:0]\PLL_Guess_Freq[3] ;
  wire [3:0]\PLL_Guess_Freq[7] ;
  wire P_pipeline0__0_n_100;
  wire P_pipeline0__0_n_101;
  wire P_pipeline0__0_n_102;
  wire P_pipeline0__0_n_103;
  wire P_pipeline0__0_n_104;
  wire P_pipeline0__0_n_105;
  wire P_pipeline0__0_n_106;
  wire P_pipeline0__0_n_107;
  wire P_pipeline0__0_n_108;
  wire P_pipeline0__0_n_109;
  wire P_pipeline0__0_n_110;
  wire P_pipeline0__0_n_111;
  wire P_pipeline0__0_n_112;
  wire P_pipeline0__0_n_113;
  wire P_pipeline0__0_n_114;
  wire P_pipeline0__0_n_115;
  wire P_pipeline0__0_n_116;
  wire P_pipeline0__0_n_117;
  wire P_pipeline0__0_n_118;
  wire P_pipeline0__0_n_119;
  wire P_pipeline0__0_n_120;
  wire P_pipeline0__0_n_121;
  wire P_pipeline0__0_n_122;
  wire P_pipeline0__0_n_123;
  wire P_pipeline0__0_n_124;
  wire P_pipeline0__0_n_125;
  wire P_pipeline0__0_n_126;
  wire P_pipeline0__0_n_127;
  wire P_pipeline0__0_n_128;
  wire P_pipeline0__0_n_129;
  wire P_pipeline0__0_n_130;
  wire P_pipeline0__0_n_131;
  wire P_pipeline0__0_n_132;
  wire P_pipeline0__0_n_133;
  wire P_pipeline0__0_n_134;
  wire P_pipeline0__0_n_135;
  wire P_pipeline0__0_n_136;
  wire P_pipeline0__0_n_137;
  wire P_pipeline0__0_n_138;
  wire P_pipeline0__0_n_139;
  wire P_pipeline0__0_n_140;
  wire P_pipeline0__0_n_141;
  wire P_pipeline0__0_n_142;
  wire P_pipeline0__0_n_143;
  wire P_pipeline0__0_n_144;
  wire P_pipeline0__0_n_145;
  wire P_pipeline0__0_n_146;
  wire P_pipeline0__0_n_147;
  wire P_pipeline0__0_n_148;
  wire P_pipeline0__0_n_149;
  wire P_pipeline0__0_n_150;
  wire P_pipeline0__0_n_151;
  wire P_pipeline0__0_n_152;
  wire P_pipeline0__0_n_153;
  wire P_pipeline0__0_n_24;
  wire P_pipeline0__0_n_25;
  wire P_pipeline0__0_n_26;
  wire P_pipeline0__0_n_27;
  wire P_pipeline0__0_n_28;
  wire P_pipeline0__0_n_29;
  wire P_pipeline0__0_n_30;
  wire P_pipeline0__0_n_31;
  wire P_pipeline0__0_n_32;
  wire P_pipeline0__0_n_33;
  wire P_pipeline0__0_n_34;
  wire P_pipeline0__0_n_35;
  wire P_pipeline0__0_n_36;
  wire P_pipeline0__0_n_37;
  wire P_pipeline0__0_n_38;
  wire P_pipeline0__0_n_39;
  wire P_pipeline0__0_n_40;
  wire P_pipeline0__0_n_41;
  wire P_pipeline0__0_n_42;
  wire P_pipeline0__0_n_43;
  wire P_pipeline0__0_n_44;
  wire P_pipeline0__0_n_45;
  wire P_pipeline0__0_n_46;
  wire P_pipeline0__0_n_47;
  wire P_pipeline0__0_n_48;
  wire P_pipeline0__0_n_49;
  wire P_pipeline0__0_n_50;
  wire P_pipeline0__0_n_51;
  wire P_pipeline0__0_n_52;
  wire P_pipeline0__0_n_53;
  wire P_pipeline0__0_n_58;
  wire P_pipeline0__0_n_59;
  wire P_pipeline0__0_n_60;
  wire P_pipeline0__0_n_61;
  wire P_pipeline0__0_n_62;
  wire P_pipeline0__0_n_63;
  wire P_pipeline0__0_n_64;
  wire P_pipeline0__0_n_65;
  wire P_pipeline0__0_n_66;
  wire P_pipeline0__0_n_67;
  wire P_pipeline0__0_n_68;
  wire P_pipeline0__0_n_69;
  wire P_pipeline0__0_n_70;
  wire P_pipeline0__0_n_71;
  wire P_pipeline0__0_n_72;
  wire P_pipeline0__0_n_73;
  wire P_pipeline0__0_n_74;
  wire P_pipeline0__0_n_75;
  wire P_pipeline0__0_n_76;
  wire P_pipeline0__0_n_77;
  wire P_pipeline0__0_n_78;
  wire P_pipeline0__0_n_79;
  wire P_pipeline0__0_n_80;
  wire P_pipeline0__0_n_81;
  wire P_pipeline0__0_n_82;
  wire P_pipeline0__0_n_83;
  wire P_pipeline0__0_n_84;
  wire P_pipeline0__0_n_85;
  wire P_pipeline0__0_n_86;
  wire P_pipeline0__0_n_87;
  wire P_pipeline0__0_n_88;
  wire P_pipeline0__0_n_89;
  wire P_pipeline0__0_n_90;
  wire P_pipeline0__0_n_91;
  wire P_pipeline0__0_n_92;
  wire P_pipeline0__0_n_93;
  wire P_pipeline0__0_n_94;
  wire P_pipeline0__0_n_95;
  wire P_pipeline0__0_n_96;
  wire P_pipeline0__0_n_97;
  wire P_pipeline0__0_n_98;
  wire P_pipeline0__0_n_99;
  wire P_pipeline0_carry__0_i_1_n_0;
  wire P_pipeline0_carry__0_i_2_n_0;
  wire P_pipeline0_carry__0_i_3_n_0;
  wire P_pipeline0_carry__0_i_4_n_0;
  wire P_pipeline0_carry__0_n_0;
  wire P_pipeline0_carry__0_n_1;
  wire P_pipeline0_carry__0_n_2;
  wire P_pipeline0_carry__0_n_3;
  wire P_pipeline0_carry__10_i_1_n_0;
  wire P_pipeline0_carry__1_i_1_n_0;
  wire P_pipeline0_carry__1_i_2_n_0;
  wire P_pipeline0_carry__1_i_3_n_0;
  wire P_pipeline0_carry__1_i_4_n_0;
  wire P_pipeline0_carry__1_n_0;
  wire P_pipeline0_carry__1_n_1;
  wire P_pipeline0_carry__1_n_2;
  wire P_pipeline0_carry__1_n_3;
  wire P_pipeline0_carry__2_i_1_n_0;
  wire P_pipeline0_carry__2_i_2_n_0;
  wire P_pipeline0_carry__2_i_3_n_0;
  wire P_pipeline0_carry__2_i_4_n_0;
  wire P_pipeline0_carry__2_n_0;
  wire P_pipeline0_carry__2_n_1;
  wire P_pipeline0_carry__2_n_2;
  wire P_pipeline0_carry__2_n_3;
  wire P_pipeline0_carry__3_i_1_n_0;
  wire P_pipeline0_carry__3_i_2_n_0;
  wire P_pipeline0_carry__3_i_3_n_0;
  wire P_pipeline0_carry__3_i_4_n_0;
  wire P_pipeline0_carry__3_n_0;
  wire P_pipeline0_carry__3_n_1;
  wire P_pipeline0_carry__3_n_2;
  wire P_pipeline0_carry__3_n_3;
  wire P_pipeline0_carry__4_i_1_n_0;
  wire P_pipeline0_carry__4_i_2_n_0;
  wire P_pipeline0_carry__4_i_3_n_0;
  wire P_pipeline0_carry__4_i_4_n_0;
  wire P_pipeline0_carry__4_n_0;
  wire P_pipeline0_carry__4_n_1;
  wire P_pipeline0_carry__4_n_2;
  wire P_pipeline0_carry__4_n_3;
  wire P_pipeline0_carry__5_i_1_n_0;
  wire P_pipeline0_carry__5_i_2_n_0;
  wire P_pipeline0_carry__5_i_3_n_0;
  wire P_pipeline0_carry__5_i_4_n_0;
  wire P_pipeline0_carry__5_n_0;
  wire P_pipeline0_carry__5_n_1;
  wire P_pipeline0_carry__5_n_2;
  wire P_pipeline0_carry__5_n_3;
  wire P_pipeline0_carry__6_i_1_n_0;
  wire P_pipeline0_carry__6_i_2_n_0;
  wire P_pipeline0_carry__6_i_3_n_0;
  wire P_pipeline0_carry__6_i_4_n_0;
  wire P_pipeline0_carry__6_n_0;
  wire P_pipeline0_carry__6_n_1;
  wire P_pipeline0_carry__6_n_2;
  wire P_pipeline0_carry__6_n_3;
  wire P_pipeline0_carry__7_i_1_n_0;
  wire P_pipeline0_carry__7_i_2_n_0;
  wire P_pipeline0_carry__7_i_3_n_0;
  wire P_pipeline0_carry__7_i_4_n_0;
  wire P_pipeline0_carry__7_n_0;
  wire P_pipeline0_carry__7_n_1;
  wire P_pipeline0_carry__7_n_2;
  wire P_pipeline0_carry__7_n_3;
  wire P_pipeline0_carry__8_i_1_n_0;
  wire P_pipeline0_carry__8_i_2_n_0;
  wire P_pipeline0_carry__8_i_3_n_0;
  wire P_pipeline0_carry__8_i_4_n_0;
  wire P_pipeline0_carry__8_n_0;
  wire P_pipeline0_carry__8_n_1;
  wire P_pipeline0_carry__8_n_2;
  wire P_pipeline0_carry__8_n_3;
  wire P_pipeline0_carry__9_i_1_n_0;
  wire P_pipeline0_carry__9_i_2_n_0;
  wire P_pipeline0_carry__9_i_3_n_0;
  wire P_pipeline0_carry__9_i_4_n_0;
  wire P_pipeline0_carry__9_n_0;
  wire P_pipeline0_carry__9_n_1;
  wire P_pipeline0_carry__9_n_2;
  wire P_pipeline0_carry__9_n_3;
  wire P_pipeline0_carry_i_1_n_0;
  wire P_pipeline0_carry_i_2_n_0;
  wire P_pipeline0_carry_i_3_n_0;
  wire P_pipeline0_carry_n_0;
  wire P_pipeline0_carry_n_1;
  wire P_pipeline0_carry_n_2;
  wire P_pipeline0_carry_n_3;
  wire P_pipeline0_n_100;
  wire P_pipeline0_n_101;
  wire P_pipeline0_n_102;
  wire P_pipeline0_n_103;
  wire P_pipeline0_n_104;
  wire P_pipeline0_n_105;
  wire P_pipeline0_n_106;
  wire P_pipeline0_n_107;
  wire P_pipeline0_n_108;
  wire P_pipeline0_n_109;
  wire P_pipeline0_n_110;
  wire P_pipeline0_n_111;
  wire P_pipeline0_n_112;
  wire P_pipeline0_n_113;
  wire P_pipeline0_n_114;
  wire P_pipeline0_n_115;
  wire P_pipeline0_n_116;
  wire P_pipeline0_n_117;
  wire P_pipeline0_n_118;
  wire P_pipeline0_n_119;
  wire P_pipeline0_n_120;
  wire P_pipeline0_n_121;
  wire P_pipeline0_n_122;
  wire P_pipeline0_n_123;
  wire P_pipeline0_n_124;
  wire P_pipeline0_n_125;
  wire P_pipeline0_n_126;
  wire P_pipeline0_n_127;
  wire P_pipeline0_n_128;
  wire P_pipeline0_n_129;
  wire P_pipeline0_n_130;
  wire P_pipeline0_n_131;
  wire P_pipeline0_n_132;
  wire P_pipeline0_n_133;
  wire P_pipeline0_n_134;
  wire P_pipeline0_n_135;
  wire P_pipeline0_n_136;
  wire P_pipeline0_n_137;
  wire P_pipeline0_n_138;
  wire P_pipeline0_n_139;
  wire P_pipeline0_n_140;
  wire P_pipeline0_n_141;
  wire P_pipeline0_n_142;
  wire P_pipeline0_n_143;
  wire P_pipeline0_n_144;
  wire P_pipeline0_n_145;
  wire P_pipeline0_n_146;
  wire P_pipeline0_n_147;
  wire P_pipeline0_n_148;
  wire P_pipeline0_n_149;
  wire P_pipeline0_n_150;
  wire P_pipeline0_n_151;
  wire P_pipeline0_n_152;
  wire P_pipeline0_n_153;
  wire P_pipeline0_n_58;
  wire P_pipeline0_n_59;
  wire P_pipeline0_n_60;
  wire P_pipeline0_n_61;
  wire P_pipeline0_n_62;
  wire P_pipeline0_n_63;
  wire P_pipeline0_n_64;
  wire P_pipeline0_n_65;
  wire P_pipeline0_n_66;
  wire P_pipeline0_n_67;
  wire P_pipeline0_n_68;
  wire P_pipeline0_n_69;
  wire P_pipeline0_n_70;
  wire P_pipeline0_n_71;
  wire P_pipeline0_n_72;
  wire P_pipeline0_n_73;
  wire P_pipeline0_n_74;
  wire P_pipeline0_n_75;
  wire P_pipeline0_n_76;
  wire P_pipeline0_n_77;
  wire P_pipeline0_n_78;
  wire P_pipeline0_n_79;
  wire P_pipeline0_n_80;
  wire P_pipeline0_n_81;
  wire P_pipeline0_n_82;
  wire P_pipeline0_n_83;
  wire P_pipeline0_n_84;
  wire P_pipeline0_n_85;
  wire P_pipeline0_n_86;
  wire P_pipeline0_n_87;
  wire P_pipeline0_n_88;
  wire P_pipeline0_n_89;
  wire P_pipeline0_n_90;
  wire P_pipeline0_n_91;
  wire P_pipeline0_n_92;
  wire P_pipeline0_n_93;
  wire P_pipeline0_n_94;
  wire P_pipeline0_n_95;
  wire P_pipeline0_n_96;
  wire P_pipeline0_n_97;
  wire P_pipeline0_n_98;
  wire P_pipeline0_n_99;
  wire \P_pipeline_reg[0]__0_n_0 ;
  wire \P_pipeline_reg[10]__0_n_0 ;
  wire \P_pipeline_reg[11]__0_n_0 ;
  wire \P_pipeline_reg[12]__0_n_0 ;
  wire \P_pipeline_reg[13]__0_n_0 ;
  wire \P_pipeline_reg[14]__0_n_0 ;
  wire \P_pipeline_reg[15]__0_n_0 ;
  wire \P_pipeline_reg[16]__0_n_0 ;
  wire \P_pipeline_reg[1]__0_n_0 ;
  wire \P_pipeline_reg[2]__0_n_0 ;
  wire \P_pipeline_reg[3]__0_n_0 ;
  wire \P_pipeline_reg[4]__0_n_0 ;
  wire \P_pipeline_reg[5]__0_n_0 ;
  wire \P_pipeline_reg[6]__0_n_0 ;
  wire \P_pipeline_reg[7]__0_n_0 ;
  wire \P_pipeline_reg[8]__0_n_0 ;
  wire \P_pipeline_reg[9]__0_n_0 ;
  wire P_pipeline_reg__0_n_100;
  wire P_pipeline_reg__0_n_101;
  wire P_pipeline_reg__0_n_102;
  wire P_pipeline_reg__0_n_103;
  wire P_pipeline_reg__0_n_104;
  wire P_pipeline_reg__0_n_105;
  wire P_pipeline_reg__0_n_58;
  wire P_pipeline_reg__0_n_59;
  wire P_pipeline_reg__0_n_60;
  wire P_pipeline_reg__0_n_61;
  wire P_pipeline_reg__0_n_62;
  wire P_pipeline_reg__0_n_63;
  wire P_pipeline_reg__0_n_64;
  wire P_pipeline_reg__0_n_65;
  wire P_pipeline_reg__0_n_66;
  wire P_pipeline_reg__0_n_67;
  wire P_pipeline_reg__0_n_68;
  wire P_pipeline_reg__0_n_69;
  wire P_pipeline_reg__0_n_70;
  wire P_pipeline_reg__0_n_71;
  wire P_pipeline_reg__0_n_72;
  wire P_pipeline_reg__0_n_73;
  wire P_pipeline_reg__0_n_74;
  wire P_pipeline_reg__0_n_75;
  wire P_pipeline_reg__0_n_76;
  wire P_pipeline_reg__0_n_77;
  wire P_pipeline_reg__0_n_78;
  wire P_pipeline_reg__0_n_79;
  wire P_pipeline_reg__0_n_80;
  wire P_pipeline_reg__0_n_81;
  wire P_pipeline_reg__0_n_82;
  wire P_pipeline_reg__0_n_83;
  wire P_pipeline_reg__0_n_84;
  wire P_pipeline_reg__0_n_85;
  wire P_pipeline_reg__0_n_86;
  wire P_pipeline_reg__0_n_87;
  wire P_pipeline_reg__0_n_88;
  wire P_pipeline_reg__0_n_89;
  wire P_pipeline_reg__0_n_90;
  wire P_pipeline_reg__0_n_91;
  wire P_pipeline_reg__0_n_92;
  wire P_pipeline_reg__0_n_93;
  wire P_pipeline_reg__0_n_94;
  wire P_pipeline_reg__0_n_95;
  wire P_pipeline_reg__0_n_96;
  wire P_pipeline_reg__0_n_97;
  wire P_pipeline_reg__0_n_98;
  wire P_pipeline_reg__0_n_99;
  wire [60:16]P_pipeline_reg__1;
  wire \P_pipeline_reg_n_0_[0] ;
  wire \P_pipeline_reg_n_0_[10] ;
  wire \P_pipeline_reg_n_0_[11] ;
  wire \P_pipeline_reg_n_0_[12] ;
  wire \P_pipeline_reg_n_0_[13] ;
  wire \P_pipeline_reg_n_0_[14] ;
  wire \P_pipeline_reg_n_0_[15] ;
  wire \P_pipeline_reg_n_0_[16] ;
  wire \P_pipeline_reg_n_0_[1] ;
  wire \P_pipeline_reg_n_0_[2] ;
  wire \P_pipeline_reg_n_0_[3] ;
  wire \P_pipeline_reg_n_0_[4] ;
  wire \P_pipeline_reg_n_0_[5] ;
  wire \P_pipeline_reg_n_0_[6] ;
  wire \P_pipeline_reg_n_0_[7] ;
  wire \P_pipeline_reg_n_0_[8] ;
  wire \P_pipeline_reg_n_0_[9] ;
  wire P_pipeline_reg_n_100;
  wire P_pipeline_reg_n_101;
  wire P_pipeline_reg_n_102;
  wire P_pipeline_reg_n_103;
  wire P_pipeline_reg_n_104;
  wire P_pipeline_reg_n_105;
  wire P_pipeline_reg_n_58;
  wire P_pipeline_reg_n_59;
  wire P_pipeline_reg_n_60;
  wire P_pipeline_reg_n_61;
  wire P_pipeline_reg_n_62;
  wire P_pipeline_reg_n_63;
  wire P_pipeline_reg_n_64;
  wire P_pipeline_reg_n_65;
  wire P_pipeline_reg_n_66;
  wire P_pipeline_reg_n_67;
  wire P_pipeline_reg_n_68;
  wire P_pipeline_reg_n_69;
  wire P_pipeline_reg_n_70;
  wire P_pipeline_reg_n_71;
  wire P_pipeline_reg_n_72;
  wire P_pipeline_reg_n_73;
  wire P_pipeline_reg_n_74;
  wire P_pipeline_reg_n_75;
  wire P_pipeline_reg_n_76;
  wire P_pipeline_reg_n_77;
  wire P_pipeline_reg_n_78;
  wire P_pipeline_reg_n_79;
  wire P_pipeline_reg_n_80;
  wire P_pipeline_reg_n_81;
  wire P_pipeline_reg_n_82;
  wire P_pipeline_reg_n_83;
  wire P_pipeline_reg_n_84;
  wire P_pipeline_reg_n_85;
  wire P_pipeline_reg_n_86;
  wire P_pipeline_reg_n_87;
  wire P_pipeline_reg_n_88;
  wire P_pipeline_reg_n_89;
  wire P_pipeline_reg_n_90;
  wire P_pipeline_reg_n_91;
  wire P_pipeline_reg_n_92;
  wire P_pipeline_reg_n_93;
  wire P_pipeline_reg_n_94;
  wire P_pipeline_reg_n_95;
  wire P_pipeline_reg_n_96;
  wire P_pipeline_reg_n_97;
  wire P_pipeline_reg_n_98;
  wire P_pipeline_reg_n_99;
  wire [27:0]Q;
  wire [3:0]S;
  wire Sig_Buffer0__0_carry__0_i_1_n_0;
  wire Sig_Buffer0__0_carry__0_i_2_n_0;
  wire Sig_Buffer0__0_carry__0_i_3_n_0;
  wire Sig_Buffer0__0_carry__0_i_4_n_0;
  wire Sig_Buffer0__0_carry__0_i_5_n_0;
  wire Sig_Buffer0__0_carry__0_i_6_n_0;
  wire Sig_Buffer0__0_carry__0_i_7_n_0;
  wire Sig_Buffer0__0_carry__0_i_8_n_0;
  wire Sig_Buffer0__0_carry__0_n_0;
  wire Sig_Buffer0__0_carry__0_n_1;
  wire Sig_Buffer0__0_carry__0_n_2;
  wire Sig_Buffer0__0_carry__0_n_3;
  wire Sig_Buffer0__0_carry__10_i_1_n_0;
  wire Sig_Buffer0__0_carry__10_i_2_n_0;
  wire Sig_Buffer0__0_carry__10_i_3_n_0;
  wire Sig_Buffer0__0_carry__10_i_4_n_0;
  wire Sig_Buffer0__0_carry__10_i_5_n_0;
  wire Sig_Buffer0__0_carry__10_i_6_n_0;
  wire Sig_Buffer0__0_carry__10_i_7_n_0;
  wire Sig_Buffer0__0_carry__10_i_8_n_0;
  wire Sig_Buffer0__0_carry__10_n_0;
  wire Sig_Buffer0__0_carry__10_n_1;
  wire Sig_Buffer0__0_carry__10_n_2;
  wire Sig_Buffer0__0_carry__10_n_3;
  wire Sig_Buffer0__0_carry__10_n_4;
  wire Sig_Buffer0__0_carry__10_n_5;
  wire Sig_Buffer0__0_carry__10_n_6;
  wire Sig_Buffer0__0_carry__10_n_7;
  wire Sig_Buffer0__0_carry__11_i_1_n_0;
  wire Sig_Buffer0__0_carry__11_i_2_n_0;
  wire Sig_Buffer0__0_carry__11_i_3_n_0;
  wire Sig_Buffer0__0_carry__11_i_4_n_0;
  wire Sig_Buffer0__0_carry__11_i_5_n_0;
  wire Sig_Buffer0__0_carry__11_i_6_n_0;
  wire Sig_Buffer0__0_carry__11_i_7_n_0;
  wire Sig_Buffer0__0_carry__11_i_8_n_0;
  wire Sig_Buffer0__0_carry__11_n_0;
  wire Sig_Buffer0__0_carry__11_n_1;
  wire Sig_Buffer0__0_carry__11_n_2;
  wire Sig_Buffer0__0_carry__11_n_3;
  wire Sig_Buffer0__0_carry__11_n_4;
  wire Sig_Buffer0__0_carry__11_n_5;
  wire Sig_Buffer0__0_carry__11_n_6;
  wire Sig_Buffer0__0_carry__11_n_7;
  wire Sig_Buffer0__0_carry__12_i_1_n_0;
  wire Sig_Buffer0__0_carry__12_i_2_n_0;
  wire Sig_Buffer0__0_carry__12_i_3_n_0;
  wire Sig_Buffer0__0_carry__12_i_4_n_0;
  wire Sig_Buffer0__0_carry__12_i_5_n_0;
  wire Sig_Buffer0__0_carry__12_i_6_n_0;
  wire Sig_Buffer0__0_carry__12_i_7_n_0;
  wire Sig_Buffer0__0_carry__12_i_8_n_0;
  wire Sig_Buffer0__0_carry__12_n_0;
  wire Sig_Buffer0__0_carry__12_n_1;
  wire Sig_Buffer0__0_carry__12_n_2;
  wire Sig_Buffer0__0_carry__12_n_3;
  wire Sig_Buffer0__0_carry__12_n_4;
  wire Sig_Buffer0__0_carry__12_n_5;
  wire Sig_Buffer0__0_carry__12_n_6;
  wire Sig_Buffer0__0_carry__12_n_7;
  wire Sig_Buffer0__0_carry__13_i_1_n_0;
  wire Sig_Buffer0__0_carry__13_i_2_n_0;
  wire Sig_Buffer0__0_carry__13_i_3_n_0;
  wire Sig_Buffer0__0_carry__13_i_4_n_0;
  wire Sig_Buffer0__0_carry__13_i_5_n_0;
  wire Sig_Buffer0__0_carry__13_i_6_n_0;
  wire Sig_Buffer0__0_carry__13_i_7_n_0;
  wire Sig_Buffer0__0_carry__13_i_8_n_0;
  wire Sig_Buffer0__0_carry__13_n_0;
  wire Sig_Buffer0__0_carry__13_n_1;
  wire Sig_Buffer0__0_carry__13_n_2;
  wire Sig_Buffer0__0_carry__13_n_3;
  wire Sig_Buffer0__0_carry__13_n_4;
  wire Sig_Buffer0__0_carry__13_n_5;
  wire Sig_Buffer0__0_carry__13_n_6;
  wire Sig_Buffer0__0_carry__13_n_7;
  wire Sig_Buffer0__0_carry__14_i_1_n_0;
  wire Sig_Buffer0__0_carry__14_i_2_n_0;
  wire Sig_Buffer0__0_carry__14_i_3_n_0;
  wire Sig_Buffer0__0_carry__14_i_4_n_0;
  wire Sig_Buffer0__0_carry__14_i_5_n_0;
  wire Sig_Buffer0__0_carry__14_i_6_n_0;
  wire Sig_Buffer0__0_carry__14_i_7_n_0;
  wire Sig_Buffer0__0_carry__14_n_1;
  wire Sig_Buffer0__0_carry__14_n_2;
  wire Sig_Buffer0__0_carry__14_n_3;
  wire Sig_Buffer0__0_carry__14_n_4;
  wire Sig_Buffer0__0_carry__14_n_5;
  wire Sig_Buffer0__0_carry__14_n_6;
  wire Sig_Buffer0__0_carry__14_n_7;
  wire Sig_Buffer0__0_carry__1_i_1_n_0;
  wire Sig_Buffer0__0_carry__1_i_2_n_0;
  wire Sig_Buffer0__0_carry__1_i_3_n_0;
  wire Sig_Buffer0__0_carry__1_i_4_n_0;
  wire Sig_Buffer0__0_carry__1_i_5_n_0;
  wire Sig_Buffer0__0_carry__1_i_6_n_0;
  wire Sig_Buffer0__0_carry__1_i_7_n_0;
  wire Sig_Buffer0__0_carry__1_i_8_n_0;
  wire Sig_Buffer0__0_carry__1_n_0;
  wire Sig_Buffer0__0_carry__1_n_1;
  wire Sig_Buffer0__0_carry__1_n_2;
  wire Sig_Buffer0__0_carry__1_n_3;
  wire Sig_Buffer0__0_carry__2_i_1_n_0;
  wire Sig_Buffer0__0_carry__2_i_2_n_0;
  wire Sig_Buffer0__0_carry__2_i_3_n_0;
  wire Sig_Buffer0__0_carry__2_i_4_n_0;
  wire Sig_Buffer0__0_carry__2_i_5_n_0;
  wire Sig_Buffer0__0_carry__2_i_6_n_0;
  wire Sig_Buffer0__0_carry__2_i_7_n_0;
  wire Sig_Buffer0__0_carry__2_i_8_n_0;
  wire Sig_Buffer0__0_carry__2_n_0;
  wire Sig_Buffer0__0_carry__2_n_1;
  wire Sig_Buffer0__0_carry__2_n_2;
  wire Sig_Buffer0__0_carry__2_n_3;
  wire Sig_Buffer0__0_carry__3_i_1_n_0;
  wire Sig_Buffer0__0_carry__3_i_2_n_0;
  wire Sig_Buffer0__0_carry__3_i_3_n_0;
  wire Sig_Buffer0__0_carry__3_i_4_n_0;
  wire Sig_Buffer0__0_carry__3_i_5_n_0;
  wire Sig_Buffer0__0_carry__3_i_6_n_0;
  wire Sig_Buffer0__0_carry__3_i_7_n_0;
  wire Sig_Buffer0__0_carry__3_i_8_n_0;
  wire Sig_Buffer0__0_carry__3_n_0;
  wire Sig_Buffer0__0_carry__3_n_1;
  wire Sig_Buffer0__0_carry__3_n_2;
  wire Sig_Buffer0__0_carry__3_n_3;
  wire Sig_Buffer0__0_carry__4_i_1_n_0;
  wire Sig_Buffer0__0_carry__4_i_2_n_0;
  wire Sig_Buffer0__0_carry__4_i_3_n_0;
  wire Sig_Buffer0__0_carry__4_i_4_n_0;
  wire Sig_Buffer0__0_carry__4_i_5_n_0;
  wire Sig_Buffer0__0_carry__4_i_6_n_0;
  wire Sig_Buffer0__0_carry__4_i_7_n_0;
  wire Sig_Buffer0__0_carry__4_i_8_n_0;
  wire Sig_Buffer0__0_carry__4_n_0;
  wire Sig_Buffer0__0_carry__4_n_1;
  wire Sig_Buffer0__0_carry__4_n_2;
  wire Sig_Buffer0__0_carry__4_n_3;
  wire Sig_Buffer0__0_carry__5_i_1_n_0;
  wire Sig_Buffer0__0_carry__5_i_2_n_0;
  wire Sig_Buffer0__0_carry__5_i_3_n_0;
  wire Sig_Buffer0__0_carry__5_i_4_n_0;
  wire Sig_Buffer0__0_carry__5_i_5_n_0;
  wire Sig_Buffer0__0_carry__5_i_6_n_0;
  wire Sig_Buffer0__0_carry__5_i_7_n_0;
  wire Sig_Buffer0__0_carry__5_i_8_n_0;
  wire Sig_Buffer0__0_carry__5_n_0;
  wire Sig_Buffer0__0_carry__5_n_1;
  wire Sig_Buffer0__0_carry__5_n_2;
  wire Sig_Buffer0__0_carry__5_n_3;
  wire Sig_Buffer0__0_carry__6_i_1_n_0;
  wire Sig_Buffer0__0_carry__6_i_2_n_0;
  wire Sig_Buffer0__0_carry__6_i_3_n_0;
  wire Sig_Buffer0__0_carry__6_i_4_n_0;
  wire Sig_Buffer0__0_carry__6_i_5_n_0;
  wire Sig_Buffer0__0_carry__6_i_6_n_0;
  wire Sig_Buffer0__0_carry__6_i_7_n_0;
  wire Sig_Buffer0__0_carry__6_i_8_n_0;
  wire Sig_Buffer0__0_carry__6_n_0;
  wire Sig_Buffer0__0_carry__6_n_1;
  wire Sig_Buffer0__0_carry__6_n_2;
  wire Sig_Buffer0__0_carry__6_n_3;
  wire Sig_Buffer0__0_carry__7_i_1_n_0;
  wire Sig_Buffer0__0_carry__7_i_2_n_0;
  wire Sig_Buffer0__0_carry__7_i_3_n_0;
  wire Sig_Buffer0__0_carry__7_i_4_n_0;
  wire Sig_Buffer0__0_carry__7_i_5_n_0;
  wire Sig_Buffer0__0_carry__7_i_6_n_0;
  wire Sig_Buffer0__0_carry__7_i_7_n_0;
  wire Sig_Buffer0__0_carry__7_i_8_n_0;
  wire Sig_Buffer0__0_carry__7_n_0;
  wire Sig_Buffer0__0_carry__7_n_1;
  wire Sig_Buffer0__0_carry__7_n_2;
  wire Sig_Buffer0__0_carry__7_n_3;
  wire Sig_Buffer0__0_carry__7_n_4;
  wire Sig_Buffer0__0_carry__7_n_5;
  wire Sig_Buffer0__0_carry__7_n_6;
  wire Sig_Buffer0__0_carry__7_n_7;
  wire Sig_Buffer0__0_carry__8_i_1_n_0;
  wire Sig_Buffer0__0_carry__8_i_2_n_0;
  wire Sig_Buffer0__0_carry__8_i_3_n_0;
  wire Sig_Buffer0__0_carry__8_i_4_n_0;
  wire Sig_Buffer0__0_carry__8_i_5_n_0;
  wire Sig_Buffer0__0_carry__8_i_6_n_0;
  wire Sig_Buffer0__0_carry__8_i_7_n_0;
  wire Sig_Buffer0__0_carry__8_i_8_n_0;
  wire Sig_Buffer0__0_carry__8_n_0;
  wire Sig_Buffer0__0_carry__8_n_1;
  wire Sig_Buffer0__0_carry__8_n_2;
  wire Sig_Buffer0__0_carry__8_n_3;
  wire Sig_Buffer0__0_carry__8_n_4;
  wire Sig_Buffer0__0_carry__8_n_5;
  wire Sig_Buffer0__0_carry__8_n_6;
  wire Sig_Buffer0__0_carry__8_n_7;
  wire Sig_Buffer0__0_carry__9_i_1_n_0;
  wire Sig_Buffer0__0_carry__9_i_2_n_0;
  wire Sig_Buffer0__0_carry__9_i_3_n_0;
  wire Sig_Buffer0__0_carry__9_i_4_n_0;
  wire Sig_Buffer0__0_carry__9_i_5_n_0;
  wire Sig_Buffer0__0_carry__9_i_6_n_0;
  wire Sig_Buffer0__0_carry__9_i_7_n_0;
  wire Sig_Buffer0__0_carry__9_i_8_n_0;
  wire Sig_Buffer0__0_carry__9_n_0;
  wire Sig_Buffer0__0_carry__9_n_1;
  wire Sig_Buffer0__0_carry__9_n_2;
  wire Sig_Buffer0__0_carry__9_n_3;
  wire Sig_Buffer0__0_carry__9_n_4;
  wire Sig_Buffer0__0_carry__9_n_5;
  wire Sig_Buffer0__0_carry__9_n_6;
  wire Sig_Buffer0__0_carry__9_n_7;
  wire Sig_Buffer0__0_carry_i_1_n_0;
  wire Sig_Buffer0__0_carry_i_2_n_0;
  wire Sig_Buffer0__0_carry_i_3_n_0;
  wire Sig_Buffer0__0_carry_i_4_n_0;
  wire Sig_Buffer0__0_carry_i_5_n_0;
  wire Sig_Buffer0__0_carry_i_6_n_0;
  wire Sig_Buffer0__0_carry_i_7_n_0;
  wire Sig_Buffer0__0_carry_n_0;
  wire Sig_Buffer0__0_carry_n_1;
  wire Sig_Buffer0__0_carry_n_2;
  wire Sig_Buffer0__0_carry_n_3;
  wire \SignalOutput_reg_n_0_[0] ;
  wire \SignalOutput_reg_n_0_[10] ;
  wire \SignalOutput_reg_n_0_[11] ;
  wire \SignalOutput_reg_n_0_[12] ;
  wire \SignalOutput_reg_n_0_[13] ;
  wire \SignalOutput_reg_n_0_[14] ;
  wire \SignalOutput_reg_n_0_[15] ;
  wire \SignalOutput_reg_n_0_[16] ;
  wire \SignalOutput_reg_n_0_[17] ;
  wire \SignalOutput_reg_n_0_[1] ;
  wire \SignalOutput_reg_n_0_[2] ;
  wire \SignalOutput_reg_n_0_[3] ;
  wire \SignalOutput_reg_n_0_[4] ;
  wire \SignalOutput_reg_n_0_[5] ;
  wire \SignalOutput_reg_n_0_[6] ;
  wire \SignalOutput_reg_n_0_[7] ;
  wire \SignalOutput_reg_n_0_[8] ;
  wire \SignalOutput_reg_n_0_[9] ;
  wire [13:0]data3;
  wire [31:0]p_0_in;
  wire phase_1;
  wire NLW_D_pipeline0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_D_pipeline0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_D_pipeline0_OVERFLOW_UNCONNECTED;
  wire NLW_D_pipeline0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_D_pipeline0_PATTERNDETECT_UNCONNECTED;
  wire NLW_D_pipeline0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_D_pipeline0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_D_pipeline0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_D_pipeline0_CARRYOUT_UNCONNECTED;
  wire NLW_D_pipeline0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_D_pipeline0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_D_pipeline0__0_OVERFLOW_UNCONNECTED;
  wire NLW_D_pipeline0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_D_pipeline0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_D_pipeline0__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_D_pipeline0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_D_pipeline0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_D_pipeline0_carry__10_CO_UNCONNECTED;
  wire NLW_D_pipeline_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_D_pipeline_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_D_pipeline_reg_OVERFLOW_UNCONNECTED;
  wire NLW_D_pipeline_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_D_pipeline_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_D_pipeline_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_D_pipeline_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_D_pipeline_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_D_pipeline_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_D_pipeline_reg_PCOUT_UNCONNECTED;
  wire NLW_D_pipeline_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_D_pipeline_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_D_pipeline_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_D_pipeline_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_D_pipeline_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_D_pipeline_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_D_pipeline_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_D_pipeline_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_D_pipeline_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_D_pipeline_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]NLW_Derivative_Stage0_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_Derivative_Stage0_carry__6_O_UNCONNECTED;
  wire NLW_I_pipeline0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_I_pipeline0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_I_pipeline0_OVERFLOW_UNCONNECTED;
  wire NLW_I_pipeline0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_I_pipeline0_PATTERNDETECT_UNCONNECTED;
  wire NLW_I_pipeline0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_I_pipeline0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_I_pipeline0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_I_pipeline0_CARRYOUT_UNCONNECTED;
  wire NLW_I_pipeline0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_I_pipeline0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_I_pipeline0__0_OVERFLOW_UNCONNECTED;
  wire NLW_I_pipeline0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_I_pipeline0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_I_pipeline0__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_I_pipeline0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_I_pipeline0__0_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_I_pipeline0_carry__10_CO_UNCONNECTED;
  wire NLW_I_pipeline_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_I_pipeline_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_I_pipeline_reg_OVERFLOW_UNCONNECTED;
  wire NLW_I_pipeline_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_I_pipeline_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_I_pipeline_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_I_pipeline_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_I_pipeline_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_I_pipeline_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_I_pipeline_reg_PCOUT_UNCONNECTED;
  wire NLW_I_pipeline_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_I_pipeline_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_I_pipeline_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_I_pipeline_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_I_pipeline_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_I_pipeline_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_I_pipeline_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_I_pipeline_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_I_pipeline_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_I_pipeline_reg__0_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_Integral_Stage_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_P_pipeline0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_P_pipeline0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_P_pipeline0_OVERFLOW_UNCONNECTED;
  wire NLW_P_pipeline0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_P_pipeline0_PATTERNDETECT_UNCONNECTED;
  wire NLW_P_pipeline0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_P_pipeline0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_P_pipeline0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_P_pipeline0_CARRYOUT_UNCONNECTED;
  wire NLW_P_pipeline0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_P_pipeline0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_P_pipeline0__0_OVERFLOW_UNCONNECTED;
  wire NLW_P_pipeline0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_P_pipeline0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_P_pipeline0__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_P_pipeline0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_P_pipeline0__0_CARRYOUT_UNCONNECTED;
  wire [3:0]NLW_P_pipeline0_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_P_pipeline0_carry__10_O_UNCONNECTED;
  wire NLW_P_pipeline_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_P_pipeline_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_P_pipeline_reg_OVERFLOW_UNCONNECTED;
  wire NLW_P_pipeline_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_P_pipeline_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_P_pipeline_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_P_pipeline_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_P_pipeline_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_P_pipeline_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_P_pipeline_reg_PCOUT_UNCONNECTED;
  wire NLW_P_pipeline_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_P_pipeline_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_P_pipeline_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_P_pipeline_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_P_pipeline_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_P_pipeline_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_P_pipeline_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_P_pipeline_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_P_pipeline_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_P_pipeline_reg__0_PCOUT_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry_O_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_Sig_Buffer0__0_carry__14_CO_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry__5_O_UNCONNECTED;
  wire [3:0]NLW_Sig_Buffer0__0_carry__6_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[0]),
        .Q(Accumulated_Output[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[10]),
        .Q(Accumulated_Output[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[11]),
        .Q(Accumulated_Output[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[12]),
        .Q(Accumulated_Output[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[13]),
        .Q(Accumulated_Output[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[14]),
        .Q(Accumulated_Output[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[15]),
        .Q(Accumulated_Output[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[16]),
        .Q(Accumulated_Output[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[17]),
        .Q(Accumulated_Output[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[18]),
        .Q(Accumulated_Output[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[19]),
        .Q(Accumulated_Output[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[1]),
        .Q(Accumulated_Output[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[20]),
        .Q(Accumulated_Output[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[21]),
        .Q(Accumulated_Output[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[22]),
        .Q(Accumulated_Output[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[23]),
        .Q(Accumulated_Output[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[24]),
        .Q(Accumulated_Output[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[25]),
        .Q(Accumulated_Output[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[26]),
        .Q(Accumulated_Output[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[27]),
        .Q(Accumulated_Output[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[28]),
        .Q(Accumulated_Output[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[29]),
        .Q(Accumulated_Output[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[2]),
        .Q(Accumulated_Output[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[30]),
        .Q(Accumulated_Output[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[31]),
        .Q(Accumulated_Output[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[3]),
        .Q(Accumulated_Output[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[4]),
        .Q(Accumulated_Output[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[5]),
        .Q(Accumulated_Output[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[6]),
        .Q(Accumulated_Output[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[7]),
        .Q(Accumulated_Output[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[8]),
        .Q(Accumulated_Output[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Accumulated_Output_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Integral_Stage[9]),
        .Q(Accumulated_Output[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[16]_INST_0 
       (.I0(\DAC_Stream_out[16]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[0]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[16]_INST_0_i_1 
       (.I0(data3[0]),
        .I1(\DAC_Stream_out[29] [0]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[0]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[14]),
        .O(\DAC_Stream_out[16]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[17]_INST_0 
       (.I0(\DAC_Stream_out[17]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[1]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[17]_INST_0_i_1 
       (.I0(data3[1]),
        .I1(\DAC_Stream_out[29] [1]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[1]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[15]),
        .O(\DAC_Stream_out[17]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[18]_INST_0 
       (.I0(\DAC_Stream_out[18]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[2]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[18]_INST_0_i_1 
       (.I0(data3[2]),
        .I1(\DAC_Stream_out[29] [2]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[2]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[16]),
        .O(\DAC_Stream_out[18]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[19]_INST_0 
       (.I0(\DAC_Stream_out[19]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[3]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[19]_INST_0_i_1 
       (.I0(data3[3]),
        .I1(\DAC_Stream_out[29] [3]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[3]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[17]),
        .O(\DAC_Stream_out[19]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[20]_INST_0 
       (.I0(\DAC_Stream_out[20]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[4]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[20]_INST_0_i_1 
       (.I0(data3[4]),
        .I1(\DAC_Stream_out[29] [4]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[4]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[18]),
        .O(\DAC_Stream_out[20]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[21]_INST_0 
       (.I0(\DAC_Stream_out[21]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[5]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[21]_INST_0_i_1 
       (.I0(data3[5]),
        .I1(\DAC_Stream_out[29] [5]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[5]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[19]),
        .O(\DAC_Stream_out[21]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[22]_INST_0 
       (.I0(\DAC_Stream_out[22]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[6]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[22]_INST_0_i_1 
       (.I0(data3[6]),
        .I1(\DAC_Stream_out[29] [6]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[6]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[20]),
        .O(\DAC_Stream_out[22]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[23]_INST_0 
       (.I0(\DAC_Stream_out[23]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[7]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[23]_INST_0_i_1 
       (.I0(data3[7]),
        .I1(\DAC_Stream_out[29] [7]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[7]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[21]),
        .O(\DAC_Stream_out[23]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[24]_INST_0 
       (.I0(\DAC_Stream_out[24]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[8]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[24]_INST_0_i_1 
       (.I0(data3[8]),
        .I1(\DAC_Stream_out[29] [8]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[8]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[22]),
        .O(\DAC_Stream_out[24]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[25]_INST_0 
       (.I0(\DAC_Stream_out[25]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[9]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[25]_INST_0_i_1 
       (.I0(data3[9]),
        .I1(\DAC_Stream_out[29] [9]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[9]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[23]),
        .O(\DAC_Stream_out[25]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[26]_INST_0 
       (.I0(\DAC_Stream_out[26]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[10]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[26]_INST_0_i_1 
       (.I0(data3[10]),
        .I1(\DAC_Stream_out[29] [10]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[10]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[24]),
        .O(\DAC_Stream_out[26]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[27]_INST_0 
       (.I0(\DAC_Stream_out[27]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[11]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[27]_INST_0_i_1 
       (.I0(data3[11]),
        .I1(\DAC_Stream_out[29] [11]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[11]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[25]),
        .O(\DAC_Stream_out[27]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[28]_INST_0 
       (.I0(\DAC_Stream_out[28]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[12]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[28]_INST_0_i_1 
       (.I0(data3[12]),
        .I1(\DAC_Stream_out[29] [12]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[12]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[26]),
        .O(\DAC_Stream_out[28]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0A0A3A0A)) 
    \DAC_Stream_out[29]_INST_0 
       (.I0(\DAC_Stream_out[29]_INST_0_i_1_n_0 ),
        .I1(Debug_Signal_Select[1]),
        .I2(Debug_Signal_Select[2]),
        .I3(Input5[13]),
        .I4(Debug_Signal_Select[0]),
        .O(DAC_Stream_out[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \DAC_Stream_out[29]_INST_0_i_1 
       (.I0(data3[13]),
        .I1(\DAC_Stream_out[29] [13]),
        .I2(Debug_Signal_Select[1]),
        .I3(A[13]),
        .I4(Debug_Signal_Select[0]),
        .I5(Q[27]),
        .O(\DAC_Stream_out[29]_INST_0_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    D_pipeline0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Derivative_Stage0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_D_pipeline0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_D_pipeline0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_D_pipeline0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_D_pipeline0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_D_pipeline0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_D_pipeline0_OVERFLOW_UNCONNECTED),
        .P({D_pipeline0_n_58,D_pipeline0_n_59,D_pipeline0_n_60,D_pipeline0_n_61,D_pipeline0_n_62,D_pipeline0_n_63,D_pipeline0_n_64,D_pipeline0_n_65,D_pipeline0_n_66,D_pipeline0_n_67,D_pipeline0_n_68,D_pipeline0_n_69,D_pipeline0_n_70,D_pipeline0_n_71,D_pipeline0_n_72,D_pipeline0_n_73,D_pipeline0_n_74,D_pipeline0_n_75,D_pipeline0_n_76,D_pipeline0_n_77,D_pipeline0_n_78,D_pipeline0_n_79,D_pipeline0_n_80,D_pipeline0_n_81,D_pipeline0_n_82,D_pipeline0_n_83,D_pipeline0_n_84,D_pipeline0_n_85,D_pipeline0_n_86,D_pipeline0_n_87,D_pipeline0_n_88,D_pipeline0_n_89,D_pipeline0_n_90,D_pipeline0_n_91,D_pipeline0_n_92,D_pipeline0_n_93,D_pipeline0_n_94,D_pipeline0_n_95,D_pipeline0_n_96,D_pipeline0_n_97,D_pipeline0_n_98,D_pipeline0_n_99,D_pipeline0_n_100,D_pipeline0_n_101,D_pipeline0_n_102,D_pipeline0_n_103,D_pipeline0_n_104,D_pipeline0_n_105}),
        .PATTERNBDETECT(NLW_D_pipeline0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_D_pipeline0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({D_pipeline0_n_106,D_pipeline0_n_107,D_pipeline0_n_108,D_pipeline0_n_109,D_pipeline0_n_110,D_pipeline0_n_111,D_pipeline0_n_112,D_pipeline0_n_113,D_pipeline0_n_114,D_pipeline0_n_115,D_pipeline0_n_116,D_pipeline0_n_117,D_pipeline0_n_118,D_pipeline0_n_119,D_pipeline0_n_120,D_pipeline0_n_121,D_pipeline0_n_122,D_pipeline0_n_123,D_pipeline0_n_124,D_pipeline0_n_125,D_pipeline0_n_126,D_pipeline0_n_127,D_pipeline0_n_128,D_pipeline0_n_129,D_pipeline0_n_130,D_pipeline0_n_131,D_pipeline0_n_132,D_pipeline0_n_133,D_pipeline0_n_134,D_pipeline0_n_135,D_pipeline0_n_136,D_pipeline0_n_137,D_pipeline0_n_138,D_pipeline0_n_139,D_pipeline0_n_140,D_pipeline0_n_141,D_pipeline0_n_142,D_pipeline0_n_143,D_pipeline0_n_144,D_pipeline0_n_145,D_pipeline0_n_146,D_pipeline0_n_147,D_pipeline0_n_148,D_pipeline0_n_149,D_pipeline0_n_150,D_pipeline0_n_151,D_pipeline0_n_152,D_pipeline0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_D_pipeline0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    D_pipeline0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Control_Kd[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({D_pipeline0__0_n_24,D_pipeline0__0_n_25,D_pipeline0__0_n_26,D_pipeline0__0_n_27,D_pipeline0__0_n_28,D_pipeline0__0_n_29,D_pipeline0__0_n_30,D_pipeline0__0_n_31,D_pipeline0__0_n_32,D_pipeline0__0_n_33,D_pipeline0__0_n_34,D_pipeline0__0_n_35,D_pipeline0__0_n_36,D_pipeline0__0_n_37,D_pipeline0__0_n_38,D_pipeline0__0_n_39,D_pipeline0__0_n_40,D_pipeline0__0_n_41,D_pipeline0__0_n_42,D_pipeline0__0_n_43,D_pipeline0__0_n_44,D_pipeline0__0_n_45,D_pipeline0__0_n_46,D_pipeline0__0_n_47,D_pipeline0__0_n_48,D_pipeline0__0_n_49,D_pipeline0__0_n_50,D_pipeline0__0_n_51,D_pipeline0__0_n_52,D_pipeline0__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Derivative_Stage0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_D_pipeline0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_D_pipeline0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_D_pipeline0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_D_pipeline0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_D_pipeline0__0_OVERFLOW_UNCONNECTED),
        .P({D_pipeline0__0_n_58,D_pipeline0__0_n_59,D_pipeline0__0_n_60,D_pipeline0__0_n_61,D_pipeline0__0_n_62,D_pipeline0__0_n_63,D_pipeline0__0_n_64,D_pipeline0__0_n_65,D_pipeline0__0_n_66,D_pipeline0__0_n_67,D_pipeline0__0_n_68,D_pipeline0__0_n_69,D_pipeline0__0_n_70,D_pipeline0__0_n_71,D_pipeline0__0_n_72,D_pipeline0__0_n_73,D_pipeline0__0_n_74,D_pipeline0__0_n_75,D_pipeline0__0_n_76,D_pipeline0__0_n_77,D_pipeline0__0_n_78,D_pipeline0__0_n_79,D_pipeline0__0_n_80,D_pipeline0__0_n_81,D_pipeline0__0_n_82,D_pipeline0__0_n_83,D_pipeline0__0_n_84,D_pipeline0__0_n_85,D_pipeline0__0_n_86,D_pipeline0__0_n_87,D_pipeline0__0_n_88,D_pipeline0__0_n_89,D_pipeline0__0_n_90,D_pipeline0__0_n_91,D_pipeline0__0_n_92,D_pipeline0__0_n_93,D_pipeline0__0_n_94,D_pipeline0__0_n_95,D_pipeline0__0_n_96,D_pipeline0__0_n_97,D_pipeline0__0_n_98,D_pipeline0__0_n_99,D_pipeline0__0_n_100,D_pipeline0__0_n_101,D_pipeline0__0_n_102,D_pipeline0__0_n_103,D_pipeline0__0_n_104,D_pipeline0__0_n_105}),
        .PATTERNBDETECT(NLW_D_pipeline0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_D_pipeline0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({D_pipeline0__0_n_106,D_pipeline0__0_n_107,D_pipeline0__0_n_108,D_pipeline0__0_n_109,D_pipeline0__0_n_110,D_pipeline0__0_n_111,D_pipeline0__0_n_112,D_pipeline0__0_n_113,D_pipeline0__0_n_114,D_pipeline0__0_n_115,D_pipeline0__0_n_116,D_pipeline0__0_n_117,D_pipeline0__0_n_118,D_pipeline0__0_n_119,D_pipeline0__0_n_120,D_pipeline0__0_n_121,D_pipeline0__0_n_122,D_pipeline0__0_n_123,D_pipeline0__0_n_124,D_pipeline0__0_n_125,D_pipeline0__0_n_126,D_pipeline0__0_n_127,D_pipeline0__0_n_128,D_pipeline0__0_n_129,D_pipeline0__0_n_130,D_pipeline0__0_n_131,D_pipeline0__0_n_132,D_pipeline0__0_n_133,D_pipeline0__0_n_134,D_pipeline0__0_n_135,D_pipeline0__0_n_136,D_pipeline0__0_n_137,D_pipeline0__0_n_138,D_pipeline0__0_n_139,D_pipeline0__0_n_140,D_pipeline0__0_n_141,D_pipeline0__0_n_142,D_pipeline0__0_n_143,D_pipeline0__0_n_144,D_pipeline0__0_n_145,D_pipeline0__0_n_146,D_pipeline0__0_n_147,D_pipeline0__0_n_148,D_pipeline0__0_n_149,D_pipeline0__0_n_150,D_pipeline0__0_n_151,D_pipeline0__0_n_152,D_pipeline0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_D_pipeline0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry
       (.CI(1'b0),
        .CO({D_pipeline0_carry_n_0,D_pipeline0_carry_n_1,D_pipeline0_carry_n_2,D_pipeline0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_103,D_pipeline_reg__0_n_104,D_pipeline_reg__0_n_105,1'b0}),
        .O(D_pipeline_reg__1[19:16]),
        .S({D_pipeline0_carry_i_1_n_0,D_pipeline0_carry_i_2_n_0,D_pipeline0_carry_i_3_n_0,\D_pipeline_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__0
       (.CI(D_pipeline0_carry_n_0),
        .CO({D_pipeline0_carry__0_n_0,D_pipeline0_carry__0_n_1,D_pipeline0_carry__0_n_2,D_pipeline0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_99,D_pipeline_reg__0_n_100,D_pipeline_reg__0_n_101,D_pipeline_reg__0_n_102}),
        .O(D_pipeline_reg__1[23:20]),
        .S({D_pipeline0_carry__0_i_1_n_0,D_pipeline0_carry__0_i_2_n_0,D_pipeline0_carry__0_i_3_n_0,D_pipeline0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__0_i_1
       (.I0(D_pipeline_reg__0_n_99),
        .I1(\D_pipeline_reg_n_0_[6] ),
        .O(D_pipeline0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__0_i_2
       (.I0(D_pipeline_reg__0_n_100),
        .I1(\D_pipeline_reg_n_0_[5] ),
        .O(D_pipeline0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__0_i_3
       (.I0(D_pipeline_reg__0_n_101),
        .I1(\D_pipeline_reg_n_0_[4] ),
        .O(D_pipeline0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__0_i_4
       (.I0(D_pipeline_reg__0_n_102),
        .I1(\D_pipeline_reg_n_0_[3] ),
        .O(D_pipeline0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__1
       (.CI(D_pipeline0_carry__0_n_0),
        .CO({D_pipeline0_carry__1_n_0,D_pipeline0_carry__1_n_1,D_pipeline0_carry__1_n_2,D_pipeline0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_95,D_pipeline_reg__0_n_96,D_pipeline_reg__0_n_97,D_pipeline_reg__0_n_98}),
        .O(D_pipeline_reg__1[27:24]),
        .S({D_pipeline0_carry__1_i_1_n_0,D_pipeline0_carry__1_i_2_n_0,D_pipeline0_carry__1_i_3_n_0,D_pipeline0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__10
       (.CI(D_pipeline0_carry__9_n_0),
        .CO({NLW_D_pipeline0_carry__10_CO_UNCONNECTED[3],D_pipeline0_carry__10_n_1,D_pipeline0_carry__10_n_2,D_pipeline0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,D_pipeline_reg__0_n_60,D_pipeline_reg__0_n_61,D_pipeline_reg__0_n_62}),
        .O(D_pipeline_reg__1[63:60]),
        .S({D_pipeline0_carry__10_i_1_n_0,D_pipeline0_carry__10_i_2_n_0,D_pipeline0_carry__10_i_3_n_0,D_pipeline0_carry__10_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__10_i_1
       (.I0(D_pipeline_reg__0_n_59),
        .I1(D_pipeline_reg_n_76),
        .O(D_pipeline0_carry__10_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__10_i_2
       (.I0(D_pipeline_reg__0_n_60),
        .I1(D_pipeline_reg_n_77),
        .O(D_pipeline0_carry__10_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__10_i_3
       (.I0(D_pipeline_reg__0_n_61),
        .I1(D_pipeline_reg_n_78),
        .O(D_pipeline0_carry__10_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__10_i_4
       (.I0(D_pipeline_reg__0_n_62),
        .I1(D_pipeline_reg_n_79),
        .O(D_pipeline0_carry__10_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__1_i_1
       (.I0(D_pipeline_reg__0_n_95),
        .I1(\D_pipeline_reg_n_0_[10] ),
        .O(D_pipeline0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__1_i_2
       (.I0(D_pipeline_reg__0_n_96),
        .I1(\D_pipeline_reg_n_0_[9] ),
        .O(D_pipeline0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__1_i_3
       (.I0(D_pipeline_reg__0_n_97),
        .I1(\D_pipeline_reg_n_0_[8] ),
        .O(D_pipeline0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__1_i_4
       (.I0(D_pipeline_reg__0_n_98),
        .I1(\D_pipeline_reg_n_0_[7] ),
        .O(D_pipeline0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__2
       (.CI(D_pipeline0_carry__1_n_0),
        .CO({D_pipeline0_carry__2_n_0,D_pipeline0_carry__2_n_1,D_pipeline0_carry__2_n_2,D_pipeline0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_91,D_pipeline_reg__0_n_92,D_pipeline_reg__0_n_93,D_pipeline_reg__0_n_94}),
        .O(D_pipeline_reg__1[31:28]),
        .S({D_pipeline0_carry__2_i_1_n_0,D_pipeline0_carry__2_i_2_n_0,D_pipeline0_carry__2_i_3_n_0,D_pipeline0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__2_i_1
       (.I0(D_pipeline_reg__0_n_91),
        .I1(\D_pipeline_reg_n_0_[14] ),
        .O(D_pipeline0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__2_i_2
       (.I0(D_pipeline_reg__0_n_92),
        .I1(\D_pipeline_reg_n_0_[13] ),
        .O(D_pipeline0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__2_i_3
       (.I0(D_pipeline_reg__0_n_93),
        .I1(\D_pipeline_reg_n_0_[12] ),
        .O(D_pipeline0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__2_i_4
       (.I0(D_pipeline_reg__0_n_94),
        .I1(\D_pipeline_reg_n_0_[11] ),
        .O(D_pipeline0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__3
       (.CI(D_pipeline0_carry__2_n_0),
        .CO({D_pipeline0_carry__3_n_0,D_pipeline0_carry__3_n_1,D_pipeline0_carry__3_n_2,D_pipeline0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_87,D_pipeline_reg__0_n_88,D_pipeline_reg__0_n_89,D_pipeline_reg__0_n_90}),
        .O(D_pipeline_reg__1[35:32]),
        .S({D_pipeline0_carry__3_i_1_n_0,D_pipeline0_carry__3_i_2_n_0,D_pipeline0_carry__3_i_3_n_0,D_pipeline0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__3_i_1
       (.I0(D_pipeline_reg__0_n_87),
        .I1(D_pipeline_reg_n_104),
        .O(D_pipeline0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__3_i_2
       (.I0(D_pipeline_reg__0_n_88),
        .I1(D_pipeline_reg_n_105),
        .O(D_pipeline0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__3_i_3
       (.I0(D_pipeline_reg__0_n_89),
        .I1(\D_pipeline_reg_n_0_[16] ),
        .O(D_pipeline0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__3_i_4
       (.I0(D_pipeline_reg__0_n_90),
        .I1(\D_pipeline_reg_n_0_[15] ),
        .O(D_pipeline0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__4
       (.CI(D_pipeline0_carry__3_n_0),
        .CO({D_pipeline0_carry__4_n_0,D_pipeline0_carry__4_n_1,D_pipeline0_carry__4_n_2,D_pipeline0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_83,D_pipeline_reg__0_n_84,D_pipeline_reg__0_n_85,D_pipeline_reg__0_n_86}),
        .O(D_pipeline_reg__1[39:36]),
        .S({D_pipeline0_carry__4_i_1_n_0,D_pipeline0_carry__4_i_2_n_0,D_pipeline0_carry__4_i_3_n_0,D_pipeline0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__4_i_1
       (.I0(D_pipeline_reg__0_n_83),
        .I1(D_pipeline_reg_n_100),
        .O(D_pipeline0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__4_i_2
       (.I0(D_pipeline_reg__0_n_84),
        .I1(D_pipeline_reg_n_101),
        .O(D_pipeline0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__4_i_3
       (.I0(D_pipeline_reg__0_n_85),
        .I1(D_pipeline_reg_n_102),
        .O(D_pipeline0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__4_i_4
       (.I0(D_pipeline_reg__0_n_86),
        .I1(D_pipeline_reg_n_103),
        .O(D_pipeline0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__5
       (.CI(D_pipeline0_carry__4_n_0),
        .CO({D_pipeline0_carry__5_n_0,D_pipeline0_carry__5_n_1,D_pipeline0_carry__5_n_2,D_pipeline0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_79,D_pipeline_reg__0_n_80,D_pipeline_reg__0_n_81,D_pipeline_reg__0_n_82}),
        .O(D_pipeline_reg__1[43:40]),
        .S({D_pipeline0_carry__5_i_1_n_0,D_pipeline0_carry__5_i_2_n_0,D_pipeline0_carry__5_i_3_n_0,D_pipeline0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__5_i_1
       (.I0(D_pipeline_reg__0_n_79),
        .I1(D_pipeline_reg_n_96),
        .O(D_pipeline0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__5_i_2
       (.I0(D_pipeline_reg__0_n_80),
        .I1(D_pipeline_reg_n_97),
        .O(D_pipeline0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__5_i_3
       (.I0(D_pipeline_reg__0_n_81),
        .I1(D_pipeline_reg_n_98),
        .O(D_pipeline0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__5_i_4
       (.I0(D_pipeline_reg__0_n_82),
        .I1(D_pipeline_reg_n_99),
        .O(D_pipeline0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__6
       (.CI(D_pipeline0_carry__5_n_0),
        .CO({D_pipeline0_carry__6_n_0,D_pipeline0_carry__6_n_1,D_pipeline0_carry__6_n_2,D_pipeline0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_75,D_pipeline_reg__0_n_76,D_pipeline_reg__0_n_77,D_pipeline_reg__0_n_78}),
        .O(D_pipeline_reg__1[47:44]),
        .S({D_pipeline0_carry__6_i_1_n_0,D_pipeline0_carry__6_i_2_n_0,D_pipeline0_carry__6_i_3_n_0,D_pipeline0_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__6_i_1
       (.I0(D_pipeline_reg__0_n_75),
        .I1(D_pipeline_reg_n_92),
        .O(D_pipeline0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__6_i_2
       (.I0(D_pipeline_reg__0_n_76),
        .I1(D_pipeline_reg_n_93),
        .O(D_pipeline0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__6_i_3
       (.I0(D_pipeline_reg__0_n_77),
        .I1(D_pipeline_reg_n_94),
        .O(D_pipeline0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__6_i_4
       (.I0(D_pipeline_reg__0_n_78),
        .I1(D_pipeline_reg_n_95),
        .O(D_pipeline0_carry__6_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__7
       (.CI(D_pipeline0_carry__6_n_0),
        .CO({D_pipeline0_carry__7_n_0,D_pipeline0_carry__7_n_1,D_pipeline0_carry__7_n_2,D_pipeline0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_71,D_pipeline_reg__0_n_72,D_pipeline_reg__0_n_73,D_pipeline_reg__0_n_74}),
        .O(D_pipeline_reg__1[51:48]),
        .S({D_pipeline0_carry__7_i_1_n_0,D_pipeline0_carry__7_i_2_n_0,D_pipeline0_carry__7_i_3_n_0,D_pipeline0_carry__7_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__7_i_1
       (.I0(D_pipeline_reg__0_n_71),
        .I1(D_pipeline_reg_n_88),
        .O(D_pipeline0_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__7_i_2
       (.I0(D_pipeline_reg__0_n_72),
        .I1(D_pipeline_reg_n_89),
        .O(D_pipeline0_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__7_i_3
       (.I0(D_pipeline_reg__0_n_73),
        .I1(D_pipeline_reg_n_90),
        .O(D_pipeline0_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__7_i_4
       (.I0(D_pipeline_reg__0_n_74),
        .I1(D_pipeline_reg_n_91),
        .O(D_pipeline0_carry__7_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__8
       (.CI(D_pipeline0_carry__7_n_0),
        .CO({D_pipeline0_carry__8_n_0,D_pipeline0_carry__8_n_1,D_pipeline0_carry__8_n_2,D_pipeline0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_67,D_pipeline_reg__0_n_68,D_pipeline_reg__0_n_69,D_pipeline_reg__0_n_70}),
        .O(D_pipeline_reg__1[55:52]),
        .S({D_pipeline0_carry__8_i_1_n_0,D_pipeline0_carry__8_i_2_n_0,D_pipeline0_carry__8_i_3_n_0,D_pipeline0_carry__8_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__8_i_1
       (.I0(D_pipeline_reg__0_n_67),
        .I1(D_pipeline_reg_n_84),
        .O(D_pipeline0_carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__8_i_2
       (.I0(D_pipeline_reg__0_n_68),
        .I1(D_pipeline_reg_n_85),
        .O(D_pipeline0_carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__8_i_3
       (.I0(D_pipeline_reg__0_n_69),
        .I1(D_pipeline_reg_n_86),
        .O(D_pipeline0_carry__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__8_i_4
       (.I0(D_pipeline_reg__0_n_70),
        .I1(D_pipeline_reg_n_87),
        .O(D_pipeline0_carry__8_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 D_pipeline0_carry__9
       (.CI(D_pipeline0_carry__8_n_0),
        .CO({D_pipeline0_carry__9_n_0,D_pipeline0_carry__9_n_1,D_pipeline0_carry__9_n_2,D_pipeline0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({D_pipeline_reg__0_n_63,D_pipeline_reg__0_n_64,D_pipeline_reg__0_n_65,D_pipeline_reg__0_n_66}),
        .O(D_pipeline_reg__1[59:56]),
        .S({D_pipeline0_carry__9_i_1_n_0,D_pipeline0_carry__9_i_2_n_0,D_pipeline0_carry__9_i_3_n_0,D_pipeline0_carry__9_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__9_i_1
       (.I0(D_pipeline_reg__0_n_63),
        .I1(D_pipeline_reg_n_80),
        .O(D_pipeline0_carry__9_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__9_i_2
       (.I0(D_pipeline_reg__0_n_64),
        .I1(D_pipeline_reg_n_81),
        .O(D_pipeline0_carry__9_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__9_i_3
       (.I0(D_pipeline_reg__0_n_65),
        .I1(D_pipeline_reg_n_82),
        .O(D_pipeline0_carry__9_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry__9_i_4
       (.I0(D_pipeline_reg__0_n_66),
        .I1(D_pipeline_reg_n_83),
        .O(D_pipeline0_carry__9_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry_i_1
       (.I0(D_pipeline_reg__0_n_103),
        .I1(\D_pipeline_reg_n_0_[2] ),
        .O(D_pipeline0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry_i_2
       (.I0(D_pipeline_reg__0_n_104),
        .I1(\D_pipeline_reg_n_0_[1] ),
        .O(D_pipeline0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    D_pipeline0_carry_i_3
       (.I0(D_pipeline_reg__0_n_105),
        .I1(\D_pipeline_reg_n_0_[0] ),
        .O(D_pipeline0_carry_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    D_pipeline_reg
       (.A({Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31],Control_Kd[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_D_pipeline_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[27:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_D_pipeline_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_D_pipeline_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_D_pipeline_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_D_pipeline_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_D_pipeline_reg_OVERFLOW_UNCONNECTED),
        .P({D_pipeline_reg_n_58,D_pipeline_reg_n_59,D_pipeline_reg_n_60,D_pipeline_reg_n_61,D_pipeline_reg_n_62,D_pipeline_reg_n_63,D_pipeline_reg_n_64,D_pipeline_reg_n_65,D_pipeline_reg_n_66,D_pipeline_reg_n_67,D_pipeline_reg_n_68,D_pipeline_reg_n_69,D_pipeline_reg_n_70,D_pipeline_reg_n_71,D_pipeline_reg_n_72,D_pipeline_reg_n_73,D_pipeline_reg_n_74,D_pipeline_reg_n_75,D_pipeline_reg_n_76,D_pipeline_reg_n_77,D_pipeline_reg_n_78,D_pipeline_reg_n_79,D_pipeline_reg_n_80,D_pipeline_reg_n_81,D_pipeline_reg_n_82,D_pipeline_reg_n_83,D_pipeline_reg_n_84,D_pipeline_reg_n_85,D_pipeline_reg_n_86,D_pipeline_reg_n_87,D_pipeline_reg_n_88,D_pipeline_reg_n_89,D_pipeline_reg_n_90,D_pipeline_reg_n_91,D_pipeline_reg_n_92,D_pipeline_reg_n_93,D_pipeline_reg_n_94,D_pipeline_reg_n_95,D_pipeline_reg_n_96,D_pipeline_reg_n_97,D_pipeline_reg_n_98,D_pipeline_reg_n_99,D_pipeline_reg_n_100,D_pipeline_reg_n_101,D_pipeline_reg_n_102,D_pipeline_reg_n_103,D_pipeline_reg_n_104,D_pipeline_reg_n_105}),
        .PATTERNBDETECT(NLW_D_pipeline_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_D_pipeline_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({D_pipeline0_n_106,D_pipeline0_n_107,D_pipeline0_n_108,D_pipeline0_n_109,D_pipeline0_n_110,D_pipeline0_n_111,D_pipeline0_n_112,D_pipeline0_n_113,D_pipeline0_n_114,D_pipeline0_n_115,D_pipeline0_n_116,D_pipeline0_n_117,D_pipeline0_n_118,D_pipeline0_n_119,D_pipeline0_n_120,D_pipeline0_n_121,D_pipeline0_n_122,D_pipeline0_n_123,D_pipeline0_n_124,D_pipeline0_n_125,D_pipeline0_n_126,D_pipeline0_n_127,D_pipeline0_n_128,D_pipeline0_n_129,D_pipeline0_n_130,D_pipeline0_n_131,D_pipeline0_n_132,D_pipeline0_n_133,D_pipeline0_n_134,D_pipeline0_n_135,D_pipeline0_n_136,D_pipeline0_n_137,D_pipeline0_n_138,D_pipeline0_n_139,D_pipeline0_n_140,D_pipeline0_n_141,D_pipeline0_n_142,D_pipeline0_n_143,D_pipeline0_n_144,D_pipeline0_n_145,D_pipeline0_n_146,D_pipeline0_n_147,D_pipeline0_n_148,D_pipeline0_n_149,D_pipeline0_n_150,D_pipeline0_n_151,D_pipeline0_n_152,D_pipeline0_n_153}),
        .PCOUT(NLW_D_pipeline_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_D_pipeline_reg_UNDERFLOW_UNCONNECTED));
  FDRE \D_pipeline_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_105),
        .Q(\D_pipeline_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[0]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_105),
        .Q(\D_pipeline_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_95),
        .Q(\D_pipeline_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[10]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_95),
        .Q(\D_pipeline_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_94),
        .Q(\D_pipeline_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[11]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_94),
        .Q(\D_pipeline_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_93),
        .Q(\D_pipeline_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[12]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_93),
        .Q(\D_pipeline_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_92),
        .Q(\D_pipeline_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[13]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_92),
        .Q(\D_pipeline_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_91),
        .Q(\D_pipeline_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[14]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_91),
        .Q(\D_pipeline_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_90),
        .Q(\D_pipeline_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[15]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_90),
        .Q(\D_pipeline_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_89),
        .Q(\D_pipeline_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[16]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_89),
        .Q(\D_pipeline_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_104),
        .Q(\D_pipeline_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[1]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_104),
        .Q(\D_pipeline_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_103),
        .Q(\D_pipeline_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[2]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_103),
        .Q(\D_pipeline_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_102),
        .Q(\D_pipeline_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[3]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_102),
        .Q(\D_pipeline_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_101),
        .Q(\D_pipeline_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[4]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_101),
        .Q(\D_pipeline_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_100),
        .Q(\D_pipeline_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[5]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_100),
        .Q(\D_pipeline_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_99),
        .Q(\D_pipeline_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[6]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_99),
        .Q(\D_pipeline_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_98),
        .Q(\D_pipeline_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[7]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_98),
        .Q(\D_pipeline_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_97),
        .Q(\D_pipeline_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[8]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_97),
        .Q(\D_pipeline_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \D_pipeline_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0_n_96),
        .Q(\D_pipeline_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \D_pipeline_reg[9]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(D_pipeline0__0_n_96),
        .Q(\D_pipeline_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    D_pipeline_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({D_pipeline0__0_n_24,D_pipeline0__0_n_25,D_pipeline0__0_n_26,D_pipeline0__0_n_27,D_pipeline0__0_n_28,D_pipeline0__0_n_29,D_pipeline0__0_n_30,D_pipeline0__0_n_31,D_pipeline0__0_n_32,D_pipeline0__0_n_33,D_pipeline0__0_n_34,D_pipeline0__0_n_35,D_pipeline0__0_n_36,D_pipeline0__0_n_37,D_pipeline0__0_n_38,D_pipeline0__0_n_39,D_pipeline0__0_n_40,D_pipeline0__0_n_41,D_pipeline0__0_n_42,D_pipeline0__0_n_43,D_pipeline0__0_n_44,D_pipeline0__0_n_45,D_pipeline0__0_n_46,D_pipeline0__0_n_47,D_pipeline0__0_n_48,D_pipeline0__0_n_49,D_pipeline0__0_n_50,D_pipeline0__0_n_51,D_pipeline0__0_n_52,D_pipeline0__0_n_53}),
        .ACOUT(NLW_D_pipeline_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[31],Derivative_Stage0[27:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_D_pipeline_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_D_pipeline_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_D_pipeline_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_D_pipeline_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_D_pipeline_reg__0_OVERFLOW_UNCONNECTED),
        .P({D_pipeline_reg__0_n_58,D_pipeline_reg__0_n_59,D_pipeline_reg__0_n_60,D_pipeline_reg__0_n_61,D_pipeline_reg__0_n_62,D_pipeline_reg__0_n_63,D_pipeline_reg__0_n_64,D_pipeline_reg__0_n_65,D_pipeline_reg__0_n_66,D_pipeline_reg__0_n_67,D_pipeline_reg__0_n_68,D_pipeline_reg__0_n_69,D_pipeline_reg__0_n_70,D_pipeline_reg__0_n_71,D_pipeline_reg__0_n_72,D_pipeline_reg__0_n_73,D_pipeline_reg__0_n_74,D_pipeline_reg__0_n_75,D_pipeline_reg__0_n_76,D_pipeline_reg__0_n_77,D_pipeline_reg__0_n_78,D_pipeline_reg__0_n_79,D_pipeline_reg__0_n_80,D_pipeline_reg__0_n_81,D_pipeline_reg__0_n_82,D_pipeline_reg__0_n_83,D_pipeline_reg__0_n_84,D_pipeline_reg__0_n_85,D_pipeline_reg__0_n_86,D_pipeline_reg__0_n_87,D_pipeline_reg__0_n_88,D_pipeline_reg__0_n_89,D_pipeline_reg__0_n_90,D_pipeline_reg__0_n_91,D_pipeline_reg__0_n_92,D_pipeline_reg__0_n_93,D_pipeline_reg__0_n_94,D_pipeline_reg__0_n_95,D_pipeline_reg__0_n_96,D_pipeline_reg__0_n_97,D_pipeline_reg__0_n_98,D_pipeline_reg__0_n_99,D_pipeline_reg__0_n_100,D_pipeline_reg__0_n_101,D_pipeline_reg__0_n_102,D_pipeline_reg__0_n_103,D_pipeline_reg__0_n_104,D_pipeline_reg__0_n_105}),
        .PATTERNBDETECT(NLW_D_pipeline_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_D_pipeline_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({D_pipeline0__0_n_106,D_pipeline0__0_n_107,D_pipeline0__0_n_108,D_pipeline0__0_n_109,D_pipeline0__0_n_110,D_pipeline0__0_n_111,D_pipeline0__0_n_112,D_pipeline0__0_n_113,D_pipeline0__0_n_114,D_pipeline0__0_n_115,D_pipeline0__0_n_116,D_pipeline0__0_n_117,D_pipeline0__0_n_118,D_pipeline0__0_n_119,D_pipeline0__0_n_120,D_pipeline0__0_n_121,D_pipeline0__0_n_122,D_pipeline0__0_n_123,D_pipeline0__0_n_124,D_pipeline0__0_n_125,D_pipeline0__0_n_126,D_pipeline0__0_n_127,D_pipeline0__0_n_128,D_pipeline0__0_n_129,D_pipeline0__0_n_130,D_pipeline0__0_n_131,D_pipeline0__0_n_132,D_pipeline0__0_n_133,D_pipeline0__0_n_134,D_pipeline0__0_n_135,D_pipeline0__0_n_136,D_pipeline0__0_n_137,D_pipeline0__0_n_138,D_pipeline0__0_n_139,D_pipeline0__0_n_140,D_pipeline0__0_n_141,D_pipeline0__0_n_142,D_pipeline0__0_n_143,D_pipeline0__0_n_144,D_pipeline0__0_n_145,D_pipeline0__0_n_146,D_pipeline0__0_n_147,D_pipeline0__0_n_148,D_pipeline0__0_n_149,D_pipeline0__0_n_150,D_pipeline0__0_n_151,D_pipeline0__0_n_152,D_pipeline0__0_n_153}),
        .PCOUT(NLW_D_pipeline_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_D_pipeline_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\Data_Memory_reg[27]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\Data_Memory_reg[27]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\Data_Memory_reg[27]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\Data_Memory_reg[27]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\Data_Memory_reg[27]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\Data_Memory_reg[27]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\Data_Memory_reg[27]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\Data_Memory_reg[27]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\Data_Memory_reg[27]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\Data_Memory_reg[27]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\Data_Memory_reg[27]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\Data_Memory_reg[27]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\Data_Memory_reg[27]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\Data_Memory_reg[27]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\Data_Memory_reg[27]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\Data_Memory_reg[27]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\Data_Memory_reg[27]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\Data_Memory_reg[27]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\Data_Memory_reg[27]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\Data_Memory_reg[27]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\Data_Memory_reg[27]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\Data_Memory_reg[27]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\Data_Memory_reg[27]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\Data_Memory_reg[27]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\Data_Memory_reg[27]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\Data_Memory_reg[27]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\Data_Memory_reg[27]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Data_Memory_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\Data_Memory_reg[27]_0 [9]),
        .R(1'b0));
  CARRY4 Derivative_Stage0_carry
       (.CI(1'b0),
        .CO({Derivative_Stage0_carry_n_0,Derivative_Stage0_carry_n_1,Derivative_Stage0_carry_n_2,Derivative_Stage0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(Derivative_Stage0[3:0]),
        .S(S));
  CARRY4 Derivative_Stage0_carry__0
       (.CI(Derivative_Stage0_carry_n_0),
        .CO({Derivative_Stage0_carry__0_n_0,Derivative_Stage0_carry__0_n_1,Derivative_Stage0_carry__0_n_2,Derivative_Stage0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(Derivative_Stage0[7:4]),
        .S(D_pipeline0__0_0));
  CARRY4 Derivative_Stage0_carry__1
       (.CI(Derivative_Stage0_carry__0_n_0),
        .CO({Derivative_Stage0_carry__1_n_0,Derivative_Stage0_carry__1_n_1,Derivative_Stage0_carry__1_n_2,Derivative_Stage0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(Derivative_Stage0[11:8]),
        .S(D_pipeline0__0_1));
  CARRY4 Derivative_Stage0_carry__2
       (.CI(Derivative_Stage0_carry__1_n_0),
        .CO({Derivative_Stage0_carry__2_n_0,Derivative_Stage0_carry__2_n_1,Derivative_Stage0_carry__2_n_2,Derivative_Stage0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O(Derivative_Stage0[15:12]),
        .S(D_pipeline0__0_2));
  CARRY4 Derivative_Stage0_carry__3
       (.CI(Derivative_Stage0_carry__2_n_0),
        .CO({Derivative_Stage0_carry__3_n_0,Derivative_Stage0_carry__3_n_1,Derivative_Stage0_carry__3_n_2,Derivative_Stage0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(Q[19:16]),
        .O(Derivative_Stage0[19:16]),
        .S(D_pipeline_reg__0_0));
  CARRY4 Derivative_Stage0_carry__4
       (.CI(Derivative_Stage0_carry__3_n_0),
        .CO({Derivative_Stage0_carry__4_n_0,Derivative_Stage0_carry__4_n_1,Derivative_Stage0_carry__4_n_2,Derivative_Stage0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(Q[23:20]),
        .O(Derivative_Stage0[23:20]),
        .S(D_pipeline_reg__0_1));
  CARRY4 Derivative_Stage0_carry__5
       (.CI(Derivative_Stage0_carry__4_n_0),
        .CO({Derivative_Stage0_carry__5_n_0,Derivative_Stage0_carry__5_n_1,Derivative_Stage0_carry__5_n_2,Derivative_Stage0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(Q[27:24]),
        .O(Derivative_Stage0[27:24]),
        .S(D_pipeline_reg__0_2));
  CARRY4 Derivative_Stage0_carry__6
       (.CI(Derivative_Stage0_carry__5_n_0),
        .CO(NLW_Derivative_Stage0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Derivative_Stage0_carry__6_O_UNCONNECTED[3:1],Derivative_Stage0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    I_pipeline0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\Integral_Stage_reg[19]_i_1_n_7 ,\Integral_Stage_reg[15]_i_1_n_4 ,\Integral_Stage_reg[15]_i_1_n_5 ,\Integral_Stage_reg[15]_i_1_n_6 ,\Integral_Stage_reg[15]_i_1_n_7 ,\Integral_Stage_reg[11]_i_1_n_4 ,\Integral_Stage_reg[11]_i_1_n_5 ,\Integral_Stage_reg[11]_i_1_n_6 ,\Integral_Stage_reg[11]_i_1_n_7 ,\Integral_Stage_reg[7]_i_1_n_4 ,\Integral_Stage_reg[7]_i_1_n_5 ,\Integral_Stage_reg[7]_i_1_n_6 ,\Integral_Stage_reg[7]_i_1_n_7 ,\Integral_Stage_reg[3]_i_1_n_4 ,\Integral_Stage_reg[3]_i_1_n_5 ,\Integral_Stage_reg[3]_i_1_n_6 ,\Integral_Stage_reg[3]_i_1_n_7 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_I_pipeline0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_I_pipeline0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_I_pipeline0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_I_pipeline0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_I_pipeline0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_I_pipeline0_OVERFLOW_UNCONNECTED),
        .P({I_pipeline0_n_58,I_pipeline0_n_59,I_pipeline0_n_60,I_pipeline0_n_61,I_pipeline0_n_62,I_pipeline0_n_63,I_pipeline0_n_64,I_pipeline0_n_65,I_pipeline0_n_66,I_pipeline0_n_67,I_pipeline0_n_68,I_pipeline0_n_69,I_pipeline0_n_70,I_pipeline0_n_71,I_pipeline0_n_72,I_pipeline0_n_73,I_pipeline0_n_74,I_pipeline0_n_75,I_pipeline0_n_76,I_pipeline0_n_77,I_pipeline0_n_78,I_pipeline0_n_79,I_pipeline0_n_80,I_pipeline0_n_81,I_pipeline0_n_82,I_pipeline0_n_83,I_pipeline0_n_84,I_pipeline0_n_85,I_pipeline0_n_86,I_pipeline0_n_87,I_pipeline0_n_88,I_pipeline0_n_89,I_pipeline0_n_90,I_pipeline0_n_91,I_pipeline0_n_92,I_pipeline0_n_93,I_pipeline0_n_94,I_pipeline0_n_95,I_pipeline0_n_96,I_pipeline0_n_97,I_pipeline0_n_98,I_pipeline0_n_99,I_pipeline0_n_100,I_pipeline0_n_101,I_pipeline0_n_102,I_pipeline0_n_103,I_pipeline0_n_104,I_pipeline0_n_105}),
        .PATTERNBDETECT(NLW_I_pipeline0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_I_pipeline0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({I_pipeline0_n_106,I_pipeline0_n_107,I_pipeline0_n_108,I_pipeline0_n_109,I_pipeline0_n_110,I_pipeline0_n_111,I_pipeline0_n_112,I_pipeline0_n_113,I_pipeline0_n_114,I_pipeline0_n_115,I_pipeline0_n_116,I_pipeline0_n_117,I_pipeline0_n_118,I_pipeline0_n_119,I_pipeline0_n_120,I_pipeline0_n_121,I_pipeline0_n_122,I_pipeline0_n_123,I_pipeline0_n_124,I_pipeline0_n_125,I_pipeline0_n_126,I_pipeline0_n_127,I_pipeline0_n_128,I_pipeline0_n_129,I_pipeline0_n_130,I_pipeline0_n_131,I_pipeline0_n_132,I_pipeline0_n_133,I_pipeline0_n_134,I_pipeline0_n_135,I_pipeline0_n_136,I_pipeline0_n_137,I_pipeline0_n_138,I_pipeline0_n_139,I_pipeline0_n_140,I_pipeline0_n_141,I_pipeline0_n_142,I_pipeline0_n_143,I_pipeline0_n_144,I_pipeline0_n_145,I_pipeline0_n_146,I_pipeline0_n_147,I_pipeline0_n_148,I_pipeline0_n_149,I_pipeline0_n_150,I_pipeline0_n_151,I_pipeline0_n_152,I_pipeline0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_I_pipeline0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    I_pipeline0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Control_Ki[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({I_pipeline0__0_n_24,I_pipeline0__0_n_25,I_pipeline0__0_n_26,I_pipeline0__0_n_27,I_pipeline0__0_n_28,I_pipeline0__0_n_29,I_pipeline0__0_n_30,I_pipeline0__0_n_31,I_pipeline0__0_n_32,I_pipeline0__0_n_33,I_pipeline0__0_n_34,I_pipeline0__0_n_35,I_pipeline0__0_n_36,I_pipeline0__0_n_37,I_pipeline0__0_n_38,I_pipeline0__0_n_39,I_pipeline0__0_n_40,I_pipeline0__0_n_41,I_pipeline0__0_n_42,I_pipeline0__0_n_43,I_pipeline0__0_n_44,I_pipeline0__0_n_45,I_pipeline0__0_n_46,I_pipeline0__0_n_47,I_pipeline0__0_n_48,I_pipeline0__0_n_49,I_pipeline0__0_n_50,I_pipeline0__0_n_51,I_pipeline0__0_n_52,I_pipeline0__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\Integral_Stage_reg[19]_i_1_n_7 ,\Integral_Stage_reg[15]_i_1_n_4 ,\Integral_Stage_reg[15]_i_1_n_5 ,\Integral_Stage_reg[15]_i_1_n_6 ,\Integral_Stage_reg[15]_i_1_n_7 ,\Integral_Stage_reg[11]_i_1_n_4 ,\Integral_Stage_reg[11]_i_1_n_5 ,\Integral_Stage_reg[11]_i_1_n_6 ,\Integral_Stage_reg[11]_i_1_n_7 ,\Integral_Stage_reg[7]_i_1_n_4 ,\Integral_Stage_reg[7]_i_1_n_5 ,\Integral_Stage_reg[7]_i_1_n_6 ,\Integral_Stage_reg[7]_i_1_n_7 ,\Integral_Stage_reg[3]_i_1_n_4 ,\Integral_Stage_reg[3]_i_1_n_5 ,\Integral_Stage_reg[3]_i_1_n_6 ,\Integral_Stage_reg[3]_i_1_n_7 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_I_pipeline0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_I_pipeline0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_I_pipeline0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_I_pipeline0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_I_pipeline0__0_OVERFLOW_UNCONNECTED),
        .P({I_pipeline0__0_n_58,I_pipeline0__0_n_59,I_pipeline0__0_n_60,I_pipeline0__0_n_61,I_pipeline0__0_n_62,I_pipeline0__0_n_63,I_pipeline0__0_n_64,I_pipeline0__0_n_65,I_pipeline0__0_n_66,I_pipeline0__0_n_67,I_pipeline0__0_n_68,I_pipeline0__0_n_69,I_pipeline0__0_n_70,I_pipeline0__0_n_71,I_pipeline0__0_n_72,I_pipeline0__0_n_73,I_pipeline0__0_n_74,I_pipeline0__0_n_75,I_pipeline0__0_n_76,I_pipeline0__0_n_77,I_pipeline0__0_n_78,I_pipeline0__0_n_79,I_pipeline0__0_n_80,I_pipeline0__0_n_81,I_pipeline0__0_n_82,I_pipeline0__0_n_83,I_pipeline0__0_n_84,I_pipeline0__0_n_85,I_pipeline0__0_n_86,I_pipeline0__0_n_87,I_pipeline0__0_n_88,I_pipeline0__0_n_89,I_pipeline0__0_n_90,I_pipeline0__0_n_91,I_pipeline0__0_n_92,I_pipeline0__0_n_93,I_pipeline0__0_n_94,I_pipeline0__0_n_95,I_pipeline0__0_n_96,I_pipeline0__0_n_97,I_pipeline0__0_n_98,I_pipeline0__0_n_99,I_pipeline0__0_n_100,I_pipeline0__0_n_101,I_pipeline0__0_n_102,I_pipeline0__0_n_103,I_pipeline0__0_n_104,I_pipeline0__0_n_105}),
        .PATTERNBDETECT(NLW_I_pipeline0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_I_pipeline0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({I_pipeline0__0_n_106,I_pipeline0__0_n_107,I_pipeline0__0_n_108,I_pipeline0__0_n_109,I_pipeline0__0_n_110,I_pipeline0__0_n_111,I_pipeline0__0_n_112,I_pipeline0__0_n_113,I_pipeline0__0_n_114,I_pipeline0__0_n_115,I_pipeline0__0_n_116,I_pipeline0__0_n_117,I_pipeline0__0_n_118,I_pipeline0__0_n_119,I_pipeline0__0_n_120,I_pipeline0__0_n_121,I_pipeline0__0_n_122,I_pipeline0__0_n_123,I_pipeline0__0_n_124,I_pipeline0__0_n_125,I_pipeline0__0_n_126,I_pipeline0__0_n_127,I_pipeline0__0_n_128,I_pipeline0__0_n_129,I_pipeline0__0_n_130,I_pipeline0__0_n_131,I_pipeline0__0_n_132,I_pipeline0__0_n_133,I_pipeline0__0_n_134,I_pipeline0__0_n_135,I_pipeline0__0_n_136,I_pipeline0__0_n_137,I_pipeline0__0_n_138,I_pipeline0__0_n_139,I_pipeline0__0_n_140,I_pipeline0__0_n_141,I_pipeline0__0_n_142,I_pipeline0__0_n_143,I_pipeline0__0_n_144,I_pipeline0__0_n_145,I_pipeline0__0_n_146,I_pipeline0__0_n_147,I_pipeline0__0_n_148,I_pipeline0__0_n_149,I_pipeline0__0_n_150,I_pipeline0__0_n_151,I_pipeline0__0_n_152,I_pipeline0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_I_pipeline0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry
       (.CI(1'b0),
        .CO({I_pipeline0_carry_n_0,I_pipeline0_carry_n_1,I_pipeline0_carry_n_2,I_pipeline0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_103,I_pipeline_reg__0_n_104,I_pipeline_reg__0_n_105,1'b0}),
        .O(I_pipeline_reg__1[19:16]),
        .S({I_pipeline0_carry_i_1_n_0,I_pipeline0_carry_i_2_n_0,I_pipeline0_carry_i_3_n_0,\I_pipeline_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__0
       (.CI(I_pipeline0_carry_n_0),
        .CO({I_pipeline0_carry__0_n_0,I_pipeline0_carry__0_n_1,I_pipeline0_carry__0_n_2,I_pipeline0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_99,I_pipeline_reg__0_n_100,I_pipeline_reg__0_n_101,I_pipeline_reg__0_n_102}),
        .O(I_pipeline_reg__1[23:20]),
        .S({I_pipeline0_carry__0_i_1_n_0,I_pipeline0_carry__0_i_2_n_0,I_pipeline0_carry__0_i_3_n_0,I_pipeline0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__0_i_1
       (.I0(I_pipeline_reg__0_n_99),
        .I1(\I_pipeline_reg_n_0_[6] ),
        .O(I_pipeline0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__0_i_2
       (.I0(I_pipeline_reg__0_n_100),
        .I1(\I_pipeline_reg_n_0_[5] ),
        .O(I_pipeline0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__0_i_3
       (.I0(I_pipeline_reg__0_n_101),
        .I1(\I_pipeline_reg_n_0_[4] ),
        .O(I_pipeline0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__0_i_4
       (.I0(I_pipeline_reg__0_n_102),
        .I1(\I_pipeline_reg_n_0_[3] ),
        .O(I_pipeline0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__1
       (.CI(I_pipeline0_carry__0_n_0),
        .CO({I_pipeline0_carry__1_n_0,I_pipeline0_carry__1_n_1,I_pipeline0_carry__1_n_2,I_pipeline0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_95,I_pipeline_reg__0_n_96,I_pipeline_reg__0_n_97,I_pipeline_reg__0_n_98}),
        .O(I_pipeline_reg__1[27:24]),
        .S({I_pipeline0_carry__1_i_1_n_0,I_pipeline0_carry__1_i_2_n_0,I_pipeline0_carry__1_i_3_n_0,I_pipeline0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__10
       (.CI(I_pipeline0_carry__9_n_0),
        .CO({NLW_I_pipeline0_carry__10_CO_UNCONNECTED[3],I_pipeline0_carry__10_n_1,I_pipeline0_carry__10_n_2,I_pipeline0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_pipeline_reg__0_n_60,I_pipeline_reg__0_n_61,I_pipeline_reg__0_n_62}),
        .O(I_pipeline_reg__1[63:60]),
        .S({I_pipeline0_carry__10_i_1_n_0,I_pipeline0_carry__10_i_2_n_0,I_pipeline0_carry__10_i_3_n_0,I_pipeline0_carry__10_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__10_i_1
       (.I0(I_pipeline_reg__0_n_59),
        .I1(I_pipeline_reg_n_76),
        .O(I_pipeline0_carry__10_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__10_i_2
       (.I0(I_pipeline_reg__0_n_60),
        .I1(I_pipeline_reg_n_77),
        .O(I_pipeline0_carry__10_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__10_i_3
       (.I0(I_pipeline_reg__0_n_61),
        .I1(I_pipeline_reg_n_78),
        .O(I_pipeline0_carry__10_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__10_i_4
       (.I0(I_pipeline_reg__0_n_62),
        .I1(I_pipeline_reg_n_79),
        .O(I_pipeline0_carry__10_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__1_i_1
       (.I0(I_pipeline_reg__0_n_95),
        .I1(\I_pipeline_reg_n_0_[10] ),
        .O(I_pipeline0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__1_i_2
       (.I0(I_pipeline_reg__0_n_96),
        .I1(\I_pipeline_reg_n_0_[9] ),
        .O(I_pipeline0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__1_i_3
       (.I0(I_pipeline_reg__0_n_97),
        .I1(\I_pipeline_reg_n_0_[8] ),
        .O(I_pipeline0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__1_i_4
       (.I0(I_pipeline_reg__0_n_98),
        .I1(\I_pipeline_reg_n_0_[7] ),
        .O(I_pipeline0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__2
       (.CI(I_pipeline0_carry__1_n_0),
        .CO({I_pipeline0_carry__2_n_0,I_pipeline0_carry__2_n_1,I_pipeline0_carry__2_n_2,I_pipeline0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_91,I_pipeline_reg__0_n_92,I_pipeline_reg__0_n_93,I_pipeline_reg__0_n_94}),
        .O(I_pipeline_reg__1[31:28]),
        .S({I_pipeline0_carry__2_i_1_n_0,I_pipeline0_carry__2_i_2_n_0,I_pipeline0_carry__2_i_3_n_0,I_pipeline0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__2_i_1
       (.I0(I_pipeline_reg__0_n_91),
        .I1(\I_pipeline_reg_n_0_[14] ),
        .O(I_pipeline0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__2_i_2
       (.I0(I_pipeline_reg__0_n_92),
        .I1(\I_pipeline_reg_n_0_[13] ),
        .O(I_pipeline0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__2_i_3
       (.I0(I_pipeline_reg__0_n_93),
        .I1(\I_pipeline_reg_n_0_[12] ),
        .O(I_pipeline0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__2_i_4
       (.I0(I_pipeline_reg__0_n_94),
        .I1(\I_pipeline_reg_n_0_[11] ),
        .O(I_pipeline0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__3
       (.CI(I_pipeline0_carry__2_n_0),
        .CO({I_pipeline0_carry__3_n_0,I_pipeline0_carry__3_n_1,I_pipeline0_carry__3_n_2,I_pipeline0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_87,I_pipeline_reg__0_n_88,I_pipeline_reg__0_n_89,I_pipeline_reg__0_n_90}),
        .O(I_pipeline_reg__1[35:32]),
        .S({I_pipeline0_carry__3_i_1_n_0,I_pipeline0_carry__3_i_2_n_0,I_pipeline0_carry__3_i_3_n_0,I_pipeline0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__3_i_1
       (.I0(I_pipeline_reg__0_n_87),
        .I1(I_pipeline_reg_n_104),
        .O(I_pipeline0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__3_i_2
       (.I0(I_pipeline_reg__0_n_88),
        .I1(I_pipeline_reg_n_105),
        .O(I_pipeline0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__3_i_3
       (.I0(I_pipeline_reg__0_n_89),
        .I1(\I_pipeline_reg_n_0_[16] ),
        .O(I_pipeline0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__3_i_4
       (.I0(I_pipeline_reg__0_n_90),
        .I1(\I_pipeline_reg_n_0_[15] ),
        .O(I_pipeline0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__4
       (.CI(I_pipeline0_carry__3_n_0),
        .CO({I_pipeline0_carry__4_n_0,I_pipeline0_carry__4_n_1,I_pipeline0_carry__4_n_2,I_pipeline0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_83,I_pipeline_reg__0_n_84,I_pipeline_reg__0_n_85,I_pipeline_reg__0_n_86}),
        .O(I_pipeline_reg__1[39:36]),
        .S({I_pipeline0_carry__4_i_1_n_0,I_pipeline0_carry__4_i_2_n_0,I_pipeline0_carry__4_i_3_n_0,I_pipeline0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__4_i_1
       (.I0(I_pipeline_reg__0_n_83),
        .I1(I_pipeline_reg_n_100),
        .O(I_pipeline0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__4_i_2
       (.I0(I_pipeline_reg__0_n_84),
        .I1(I_pipeline_reg_n_101),
        .O(I_pipeline0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__4_i_3
       (.I0(I_pipeline_reg__0_n_85),
        .I1(I_pipeline_reg_n_102),
        .O(I_pipeline0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__4_i_4
       (.I0(I_pipeline_reg__0_n_86),
        .I1(I_pipeline_reg_n_103),
        .O(I_pipeline0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__5
       (.CI(I_pipeline0_carry__4_n_0),
        .CO({I_pipeline0_carry__5_n_0,I_pipeline0_carry__5_n_1,I_pipeline0_carry__5_n_2,I_pipeline0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_79,I_pipeline_reg__0_n_80,I_pipeline_reg__0_n_81,I_pipeline_reg__0_n_82}),
        .O(I_pipeline_reg__1[43:40]),
        .S({I_pipeline0_carry__5_i_1_n_0,I_pipeline0_carry__5_i_2_n_0,I_pipeline0_carry__5_i_3_n_0,I_pipeline0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__5_i_1
       (.I0(I_pipeline_reg__0_n_79),
        .I1(I_pipeline_reg_n_96),
        .O(I_pipeline0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__5_i_2
       (.I0(I_pipeline_reg__0_n_80),
        .I1(I_pipeline_reg_n_97),
        .O(I_pipeline0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__5_i_3
       (.I0(I_pipeline_reg__0_n_81),
        .I1(I_pipeline_reg_n_98),
        .O(I_pipeline0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__5_i_4
       (.I0(I_pipeline_reg__0_n_82),
        .I1(I_pipeline_reg_n_99),
        .O(I_pipeline0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__6
       (.CI(I_pipeline0_carry__5_n_0),
        .CO({I_pipeline0_carry__6_n_0,I_pipeline0_carry__6_n_1,I_pipeline0_carry__6_n_2,I_pipeline0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_75,I_pipeline_reg__0_n_76,I_pipeline_reg__0_n_77,I_pipeline_reg__0_n_78}),
        .O(I_pipeline_reg__1[47:44]),
        .S({I_pipeline0_carry__6_i_1_n_0,I_pipeline0_carry__6_i_2_n_0,I_pipeline0_carry__6_i_3_n_0,I_pipeline0_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__6_i_1
       (.I0(I_pipeline_reg__0_n_75),
        .I1(I_pipeline_reg_n_92),
        .O(I_pipeline0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__6_i_2
       (.I0(I_pipeline_reg__0_n_76),
        .I1(I_pipeline_reg_n_93),
        .O(I_pipeline0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__6_i_3
       (.I0(I_pipeline_reg__0_n_77),
        .I1(I_pipeline_reg_n_94),
        .O(I_pipeline0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__6_i_4
       (.I0(I_pipeline_reg__0_n_78),
        .I1(I_pipeline_reg_n_95),
        .O(I_pipeline0_carry__6_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__7
       (.CI(I_pipeline0_carry__6_n_0),
        .CO({I_pipeline0_carry__7_n_0,I_pipeline0_carry__7_n_1,I_pipeline0_carry__7_n_2,I_pipeline0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_71,I_pipeline_reg__0_n_72,I_pipeline_reg__0_n_73,I_pipeline_reg__0_n_74}),
        .O(I_pipeline_reg__1[51:48]),
        .S({I_pipeline0_carry__7_i_1_n_0,I_pipeline0_carry__7_i_2_n_0,I_pipeline0_carry__7_i_3_n_0,I_pipeline0_carry__7_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__7_i_1
       (.I0(I_pipeline_reg__0_n_71),
        .I1(I_pipeline_reg_n_88),
        .O(I_pipeline0_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__7_i_2
       (.I0(I_pipeline_reg__0_n_72),
        .I1(I_pipeline_reg_n_89),
        .O(I_pipeline0_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__7_i_3
       (.I0(I_pipeline_reg__0_n_73),
        .I1(I_pipeline_reg_n_90),
        .O(I_pipeline0_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__7_i_4
       (.I0(I_pipeline_reg__0_n_74),
        .I1(I_pipeline_reg_n_91),
        .O(I_pipeline0_carry__7_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__8
       (.CI(I_pipeline0_carry__7_n_0),
        .CO({I_pipeline0_carry__8_n_0,I_pipeline0_carry__8_n_1,I_pipeline0_carry__8_n_2,I_pipeline0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_67,I_pipeline_reg__0_n_68,I_pipeline_reg__0_n_69,I_pipeline_reg__0_n_70}),
        .O(I_pipeline_reg__1[55:52]),
        .S({I_pipeline0_carry__8_i_1_n_0,I_pipeline0_carry__8_i_2_n_0,I_pipeline0_carry__8_i_3_n_0,I_pipeline0_carry__8_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__8_i_1
       (.I0(I_pipeline_reg__0_n_67),
        .I1(I_pipeline_reg_n_84),
        .O(I_pipeline0_carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__8_i_2
       (.I0(I_pipeline_reg__0_n_68),
        .I1(I_pipeline_reg_n_85),
        .O(I_pipeline0_carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__8_i_3
       (.I0(I_pipeline_reg__0_n_69),
        .I1(I_pipeline_reg_n_86),
        .O(I_pipeline0_carry__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__8_i_4
       (.I0(I_pipeline_reg__0_n_70),
        .I1(I_pipeline_reg_n_87),
        .O(I_pipeline0_carry__8_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 I_pipeline0_carry__9
       (.CI(I_pipeline0_carry__8_n_0),
        .CO({I_pipeline0_carry__9_n_0,I_pipeline0_carry__9_n_1,I_pipeline0_carry__9_n_2,I_pipeline0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({I_pipeline_reg__0_n_63,I_pipeline_reg__0_n_64,I_pipeline_reg__0_n_65,I_pipeline_reg__0_n_66}),
        .O(I_pipeline_reg__1[59:56]),
        .S({I_pipeline0_carry__9_i_1_n_0,I_pipeline0_carry__9_i_2_n_0,I_pipeline0_carry__9_i_3_n_0,I_pipeline0_carry__9_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__9_i_1
       (.I0(I_pipeline_reg__0_n_63),
        .I1(I_pipeline_reg_n_80),
        .O(I_pipeline0_carry__9_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__9_i_2
       (.I0(I_pipeline_reg__0_n_64),
        .I1(I_pipeline_reg_n_81),
        .O(I_pipeline0_carry__9_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__9_i_3
       (.I0(I_pipeline_reg__0_n_65),
        .I1(I_pipeline_reg_n_82),
        .O(I_pipeline0_carry__9_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry__9_i_4
       (.I0(I_pipeline_reg__0_n_66),
        .I1(I_pipeline_reg_n_83),
        .O(I_pipeline0_carry__9_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry_i_1
       (.I0(I_pipeline_reg__0_n_103),
        .I1(\I_pipeline_reg_n_0_[2] ),
        .O(I_pipeline0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry_i_2
       (.I0(I_pipeline_reg__0_n_104),
        .I1(\I_pipeline_reg_n_0_[1] ),
        .O(I_pipeline0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    I_pipeline0_carry_i_3
       (.I0(I_pipeline_reg__0_n_105),
        .I1(\I_pipeline_reg_n_0_[0] ),
        .O(I_pipeline0_carry_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    I_pipeline_reg
       (.A({Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31],Control_Ki[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_I_pipeline_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_5 ,\Integral_Stage_reg[31]_i_1_n_6 ,\Integral_Stage_reg[31]_i_1_n_7 ,\Integral_Stage_reg[27]_i_1_n_4 ,\Integral_Stage_reg[27]_i_1_n_5 ,\Integral_Stage_reg[27]_i_1_n_6 ,\Integral_Stage_reg[27]_i_1_n_7 ,\Integral_Stage_reg[23]_i_1_n_4 ,\Integral_Stage_reg[23]_i_1_n_5 ,\Integral_Stage_reg[23]_i_1_n_6 ,\Integral_Stage_reg[23]_i_1_n_7 ,\Integral_Stage_reg[19]_i_1_n_4 ,\Integral_Stage_reg[19]_i_1_n_5 ,\Integral_Stage_reg[19]_i_1_n_6 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_I_pipeline_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_I_pipeline_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_I_pipeline_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_I_pipeline_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_I_pipeline_reg_OVERFLOW_UNCONNECTED),
        .P({I_pipeline_reg_n_58,I_pipeline_reg_n_59,I_pipeline_reg_n_60,I_pipeline_reg_n_61,I_pipeline_reg_n_62,I_pipeline_reg_n_63,I_pipeline_reg_n_64,I_pipeline_reg_n_65,I_pipeline_reg_n_66,I_pipeline_reg_n_67,I_pipeline_reg_n_68,I_pipeline_reg_n_69,I_pipeline_reg_n_70,I_pipeline_reg_n_71,I_pipeline_reg_n_72,I_pipeline_reg_n_73,I_pipeline_reg_n_74,I_pipeline_reg_n_75,I_pipeline_reg_n_76,I_pipeline_reg_n_77,I_pipeline_reg_n_78,I_pipeline_reg_n_79,I_pipeline_reg_n_80,I_pipeline_reg_n_81,I_pipeline_reg_n_82,I_pipeline_reg_n_83,I_pipeline_reg_n_84,I_pipeline_reg_n_85,I_pipeline_reg_n_86,I_pipeline_reg_n_87,I_pipeline_reg_n_88,I_pipeline_reg_n_89,I_pipeline_reg_n_90,I_pipeline_reg_n_91,I_pipeline_reg_n_92,I_pipeline_reg_n_93,I_pipeline_reg_n_94,I_pipeline_reg_n_95,I_pipeline_reg_n_96,I_pipeline_reg_n_97,I_pipeline_reg_n_98,I_pipeline_reg_n_99,I_pipeline_reg_n_100,I_pipeline_reg_n_101,I_pipeline_reg_n_102,I_pipeline_reg_n_103,I_pipeline_reg_n_104,I_pipeline_reg_n_105}),
        .PATTERNBDETECT(NLW_I_pipeline_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_I_pipeline_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({I_pipeline0_n_106,I_pipeline0_n_107,I_pipeline0_n_108,I_pipeline0_n_109,I_pipeline0_n_110,I_pipeline0_n_111,I_pipeline0_n_112,I_pipeline0_n_113,I_pipeline0_n_114,I_pipeline0_n_115,I_pipeline0_n_116,I_pipeline0_n_117,I_pipeline0_n_118,I_pipeline0_n_119,I_pipeline0_n_120,I_pipeline0_n_121,I_pipeline0_n_122,I_pipeline0_n_123,I_pipeline0_n_124,I_pipeline0_n_125,I_pipeline0_n_126,I_pipeline0_n_127,I_pipeline0_n_128,I_pipeline0_n_129,I_pipeline0_n_130,I_pipeline0_n_131,I_pipeline0_n_132,I_pipeline0_n_133,I_pipeline0_n_134,I_pipeline0_n_135,I_pipeline0_n_136,I_pipeline0_n_137,I_pipeline0_n_138,I_pipeline0_n_139,I_pipeline0_n_140,I_pipeline0_n_141,I_pipeline0_n_142,I_pipeline0_n_143,I_pipeline0_n_144,I_pipeline0_n_145,I_pipeline0_n_146,I_pipeline0_n_147,I_pipeline0_n_148,I_pipeline0_n_149,I_pipeline0_n_150,I_pipeline0_n_151,I_pipeline0_n_152,I_pipeline0_n_153}),
        .PCOUT(NLW_I_pipeline_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_I_pipeline_reg_UNDERFLOW_UNCONNECTED));
  FDRE \I_pipeline_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_105),
        .Q(\I_pipeline_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[0]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_105),
        .Q(\I_pipeline_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_95),
        .Q(\I_pipeline_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[10]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_95),
        .Q(\I_pipeline_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_94),
        .Q(\I_pipeline_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[11]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_94),
        .Q(\I_pipeline_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_93),
        .Q(\I_pipeline_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[12]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_93),
        .Q(\I_pipeline_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_92),
        .Q(\I_pipeline_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[13]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_92),
        .Q(\I_pipeline_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_91),
        .Q(\I_pipeline_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[14]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_91),
        .Q(\I_pipeline_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_90),
        .Q(\I_pipeline_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[15]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_90),
        .Q(\I_pipeline_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_89),
        .Q(\I_pipeline_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[16]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_89),
        .Q(\I_pipeline_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_104),
        .Q(\I_pipeline_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[1]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_104),
        .Q(\I_pipeline_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_103),
        .Q(\I_pipeline_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[2]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_103),
        .Q(\I_pipeline_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_102),
        .Q(\I_pipeline_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[3]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_102),
        .Q(\I_pipeline_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_101),
        .Q(\I_pipeline_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[4]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_101),
        .Q(\I_pipeline_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_100),
        .Q(\I_pipeline_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[5]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_100),
        .Q(\I_pipeline_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_99),
        .Q(\I_pipeline_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[6]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_99),
        .Q(\I_pipeline_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_98),
        .Q(\I_pipeline_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[7]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_98),
        .Q(\I_pipeline_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_97),
        .Q(\I_pipeline_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[8]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_97),
        .Q(\I_pipeline_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \I_pipeline_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0_n_96),
        .Q(\I_pipeline_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \I_pipeline_reg[9]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(I_pipeline0__0_n_96),
        .Q(\I_pipeline_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    I_pipeline_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({I_pipeline0__0_n_24,I_pipeline0__0_n_25,I_pipeline0__0_n_26,I_pipeline0__0_n_27,I_pipeline0__0_n_28,I_pipeline0__0_n_29,I_pipeline0__0_n_30,I_pipeline0__0_n_31,I_pipeline0__0_n_32,I_pipeline0__0_n_33,I_pipeline0__0_n_34,I_pipeline0__0_n_35,I_pipeline0__0_n_36,I_pipeline0__0_n_37,I_pipeline0__0_n_38,I_pipeline0__0_n_39,I_pipeline0__0_n_40,I_pipeline0__0_n_41,I_pipeline0__0_n_42,I_pipeline0__0_n_43,I_pipeline0__0_n_44,I_pipeline0__0_n_45,I_pipeline0__0_n_46,I_pipeline0__0_n_47,I_pipeline0__0_n_48,I_pipeline0__0_n_49,I_pipeline0__0_n_50,I_pipeline0__0_n_51,I_pipeline0__0_n_52,I_pipeline0__0_n_53}),
        .ACOUT(NLW_I_pipeline_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_5 ,\Integral_Stage_reg[31]_i_1_n_6 ,\Integral_Stage_reg[31]_i_1_n_7 ,\Integral_Stage_reg[27]_i_1_n_4 ,\Integral_Stage_reg[27]_i_1_n_5 ,\Integral_Stage_reg[27]_i_1_n_6 ,\Integral_Stage_reg[27]_i_1_n_7 ,\Integral_Stage_reg[23]_i_1_n_4 ,\Integral_Stage_reg[23]_i_1_n_5 ,\Integral_Stage_reg[23]_i_1_n_6 ,\Integral_Stage_reg[23]_i_1_n_7 ,\Integral_Stage_reg[19]_i_1_n_4 ,\Integral_Stage_reg[19]_i_1_n_5 ,\Integral_Stage_reg[19]_i_1_n_6 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_I_pipeline_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_I_pipeline_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_I_pipeline_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_I_pipeline_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_I_pipeline_reg__0_OVERFLOW_UNCONNECTED),
        .P({I_pipeline_reg__0_n_58,I_pipeline_reg__0_n_59,I_pipeline_reg__0_n_60,I_pipeline_reg__0_n_61,I_pipeline_reg__0_n_62,I_pipeline_reg__0_n_63,I_pipeline_reg__0_n_64,I_pipeline_reg__0_n_65,I_pipeline_reg__0_n_66,I_pipeline_reg__0_n_67,I_pipeline_reg__0_n_68,I_pipeline_reg__0_n_69,I_pipeline_reg__0_n_70,I_pipeline_reg__0_n_71,I_pipeline_reg__0_n_72,I_pipeline_reg__0_n_73,I_pipeline_reg__0_n_74,I_pipeline_reg__0_n_75,I_pipeline_reg__0_n_76,I_pipeline_reg__0_n_77,I_pipeline_reg__0_n_78,I_pipeline_reg__0_n_79,I_pipeline_reg__0_n_80,I_pipeline_reg__0_n_81,I_pipeline_reg__0_n_82,I_pipeline_reg__0_n_83,I_pipeline_reg__0_n_84,I_pipeline_reg__0_n_85,I_pipeline_reg__0_n_86,I_pipeline_reg__0_n_87,I_pipeline_reg__0_n_88,I_pipeline_reg__0_n_89,I_pipeline_reg__0_n_90,I_pipeline_reg__0_n_91,I_pipeline_reg__0_n_92,I_pipeline_reg__0_n_93,I_pipeline_reg__0_n_94,I_pipeline_reg__0_n_95,I_pipeline_reg__0_n_96,I_pipeline_reg__0_n_97,I_pipeline_reg__0_n_98,I_pipeline_reg__0_n_99,I_pipeline_reg__0_n_100,I_pipeline_reg__0_n_101,I_pipeline_reg__0_n_102,I_pipeline_reg__0_n_103,I_pipeline_reg__0_n_104,I_pipeline_reg__0_n_105}),
        .PATTERNBDETECT(NLW_I_pipeline_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_I_pipeline_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({I_pipeline0__0_n_106,I_pipeline0__0_n_107,I_pipeline0__0_n_108,I_pipeline0__0_n_109,I_pipeline0__0_n_110,I_pipeline0__0_n_111,I_pipeline0__0_n_112,I_pipeline0__0_n_113,I_pipeline0__0_n_114,I_pipeline0__0_n_115,I_pipeline0__0_n_116,I_pipeline0__0_n_117,I_pipeline0__0_n_118,I_pipeline0__0_n_119,I_pipeline0__0_n_120,I_pipeline0__0_n_121,I_pipeline0__0_n_122,I_pipeline0__0_n_123,I_pipeline0__0_n_124,I_pipeline0__0_n_125,I_pipeline0__0_n_126,I_pipeline0__0_n_127,I_pipeline0__0_n_128,I_pipeline0__0_n_129,I_pipeline0__0_n_130,I_pipeline0__0_n_131,I_pipeline0__0_n_132,I_pipeline0__0_n_133,I_pipeline0__0_n_134,I_pipeline0__0_n_135,I_pipeline0__0_n_136,I_pipeline0__0_n_137,I_pipeline0__0_n_138,I_pipeline0__0_n_139,I_pipeline0__0_n_140,I_pipeline0__0_n_141,I_pipeline0__0_n_142,I_pipeline0__0_n_143,I_pipeline0__0_n_144,I_pipeline0__0_n_145,I_pipeline0__0_n_146,I_pipeline0__0_n_147,I_pipeline0__0_n_148,I_pipeline0__0_n_149,I_pipeline0__0_n_150,I_pipeline0__0_n_151,I_pipeline0__0_n_152,I_pipeline0__0_n_153}),
        .PCOUT(NLW_I_pipeline_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_I_pipeline_reg__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[11]_i_2 
       (.I0(Accumulated_Output[11]),
        .I1(Q[11]),
        .O(\Integral_Stage[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[11]_i_3 
       (.I0(Accumulated_Output[10]),
        .I1(Q[10]),
        .O(\Integral_Stage[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[11]_i_4 
       (.I0(Accumulated_Output[9]),
        .I1(Q[9]),
        .O(\Integral_Stage[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[11]_i_5 
       (.I0(Accumulated_Output[8]),
        .I1(Q[8]),
        .O(\Integral_Stage[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[15]_i_2 
       (.I0(Accumulated_Output[15]),
        .I1(Q[15]),
        .O(\Integral_Stage[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[15]_i_3 
       (.I0(Accumulated_Output[14]),
        .I1(Q[14]),
        .O(\Integral_Stage[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[15]_i_4 
       (.I0(Accumulated_Output[13]),
        .I1(Q[13]),
        .O(\Integral_Stage[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[15]_i_5 
       (.I0(Accumulated_Output[12]),
        .I1(Q[12]),
        .O(\Integral_Stage[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[19]_i_2 
       (.I0(Accumulated_Output[19]),
        .I1(Q[19]),
        .O(\Integral_Stage[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[19]_i_3 
       (.I0(Accumulated_Output[18]),
        .I1(Q[18]),
        .O(\Integral_Stage[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[19]_i_4 
       (.I0(Accumulated_Output[17]),
        .I1(Q[17]),
        .O(\Integral_Stage[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[19]_i_5 
       (.I0(Accumulated_Output[16]),
        .I1(Q[16]),
        .O(\Integral_Stage[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[23]_i_2 
       (.I0(Accumulated_Output[23]),
        .I1(Q[23]),
        .O(\Integral_Stage[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[23]_i_3 
       (.I0(Accumulated_Output[22]),
        .I1(Q[22]),
        .O(\Integral_Stage[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[23]_i_4 
       (.I0(Accumulated_Output[21]),
        .I1(Q[21]),
        .O(\Integral_Stage[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[23]_i_5 
       (.I0(Accumulated_Output[20]),
        .I1(Q[20]),
        .O(\Integral_Stage[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[27]_i_2 
       (.I0(Accumulated_Output[27]),
        .I1(Q[27]),
        .O(\Integral_Stage[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[27]_i_3 
       (.I0(Accumulated_Output[26]),
        .I1(Q[26]),
        .O(\Integral_Stage[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[27]_i_4 
       (.I0(Accumulated_Output[25]),
        .I1(Q[25]),
        .O(\Integral_Stage[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[27]_i_5 
       (.I0(Accumulated_Output[24]),
        .I1(Q[24]),
        .O(\Integral_Stage[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[3]_i_2 
       (.I0(Accumulated_Output[3]),
        .I1(Q[3]),
        .O(\Integral_Stage[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[3]_i_3 
       (.I0(Accumulated_Output[2]),
        .I1(Q[2]),
        .O(\Integral_Stage[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[3]_i_4 
       (.I0(Accumulated_Output[1]),
        .I1(Q[1]),
        .O(\Integral_Stage[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[3]_i_5 
       (.I0(Accumulated_Output[0]),
        .I1(Q[0]),
        .O(\Integral_Stage[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[7]_i_2 
       (.I0(Accumulated_Output[7]),
        .I1(Q[7]),
        .O(\Integral_Stage[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[7]_i_3 
       (.I0(Accumulated_Output[6]),
        .I1(Q[6]),
        .O(\Integral_Stage[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[7]_i_4 
       (.I0(Accumulated_Output[5]),
        .I1(Q[5]),
        .O(\Integral_Stage[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Integral_Stage[7]_i_5 
       (.I0(Accumulated_Output[4]),
        .I1(Q[4]),
        .O(\Integral_Stage[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[3]_i_1_n_7 ),
        .Q(Integral_Stage[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[11]_i_1_n_5 ),
        .Q(Integral_Stage[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[11]_i_1_n_4 ),
        .Q(Integral_Stage[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[11]_i_1 
       (.CI(\Integral_Stage_reg[7]_i_1_n_0 ),
        .CO({\Integral_Stage_reg[11]_i_1_n_0 ,\Integral_Stage_reg[11]_i_1_n_1 ,\Integral_Stage_reg[11]_i_1_n_2 ,\Integral_Stage_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Accumulated_Output[11:8]),
        .O({\Integral_Stage_reg[11]_i_1_n_4 ,\Integral_Stage_reg[11]_i_1_n_5 ,\Integral_Stage_reg[11]_i_1_n_6 ,\Integral_Stage_reg[11]_i_1_n_7 }),
        .S({\Integral_Stage[11]_i_2_n_0 ,\Integral_Stage[11]_i_3_n_0 ,\Integral_Stage[11]_i_4_n_0 ,\Integral_Stage[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[15]_i_1_n_7 ),
        .Q(Integral_Stage[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[15]_i_1_n_6 ),
        .Q(Integral_Stage[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[15]_i_1_n_5 ),
        .Q(Integral_Stage[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[15]_i_1_n_4 ),
        .Q(Integral_Stage[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[15]_i_1 
       (.CI(\Integral_Stage_reg[11]_i_1_n_0 ),
        .CO({\Integral_Stage_reg[15]_i_1_n_0 ,\Integral_Stage_reg[15]_i_1_n_1 ,\Integral_Stage_reg[15]_i_1_n_2 ,\Integral_Stage_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Accumulated_Output[15:12]),
        .O({\Integral_Stage_reg[15]_i_1_n_4 ,\Integral_Stage_reg[15]_i_1_n_5 ,\Integral_Stage_reg[15]_i_1_n_6 ,\Integral_Stage_reg[15]_i_1_n_7 }),
        .S({\Integral_Stage[15]_i_2_n_0 ,\Integral_Stage[15]_i_3_n_0 ,\Integral_Stage[15]_i_4_n_0 ,\Integral_Stage[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[19]_i_1_n_7 ),
        .Q(Integral_Stage[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[19]_i_1_n_6 ),
        .Q(Integral_Stage[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[19]_i_1_n_5 ),
        .Q(Integral_Stage[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[19]_i_1_n_4 ),
        .Q(Integral_Stage[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[19]_i_1 
       (.CI(\Integral_Stage_reg[15]_i_1_n_0 ),
        .CO({\Integral_Stage_reg[19]_i_1_n_0 ,\Integral_Stage_reg[19]_i_1_n_1 ,\Integral_Stage_reg[19]_i_1_n_2 ,\Integral_Stage_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Accumulated_Output[19:16]),
        .O({\Integral_Stage_reg[19]_i_1_n_4 ,\Integral_Stage_reg[19]_i_1_n_5 ,\Integral_Stage_reg[19]_i_1_n_6 ,\Integral_Stage_reg[19]_i_1_n_7 }),
        .S({\Integral_Stage[19]_i_2_n_0 ,\Integral_Stage[19]_i_3_n_0 ,\Integral_Stage[19]_i_4_n_0 ,\Integral_Stage[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[3]_i_1_n_6 ),
        .Q(Integral_Stage[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[23]_i_1_n_7 ),
        .Q(Integral_Stage[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[23]_i_1_n_6 ),
        .Q(Integral_Stage[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[23]_i_1_n_5 ),
        .Q(Integral_Stage[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[23]_i_1_n_4 ),
        .Q(Integral_Stage[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[23]_i_1 
       (.CI(\Integral_Stage_reg[19]_i_1_n_0 ),
        .CO({\Integral_Stage_reg[23]_i_1_n_0 ,\Integral_Stage_reg[23]_i_1_n_1 ,\Integral_Stage_reg[23]_i_1_n_2 ,\Integral_Stage_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Accumulated_Output[23:20]),
        .O({\Integral_Stage_reg[23]_i_1_n_4 ,\Integral_Stage_reg[23]_i_1_n_5 ,\Integral_Stage_reg[23]_i_1_n_6 ,\Integral_Stage_reg[23]_i_1_n_7 }),
        .S({\Integral_Stage[23]_i_2_n_0 ,\Integral_Stage[23]_i_3_n_0 ,\Integral_Stage[23]_i_4_n_0 ,\Integral_Stage[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[27]_i_1_n_7 ),
        .Q(Integral_Stage[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[27]_i_1_n_6 ),
        .Q(Integral_Stage[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[27]_i_1_n_5 ),
        .Q(Integral_Stage[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[27]_i_1_n_4 ),
        .Q(Integral_Stage[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[27]_i_1 
       (.CI(\Integral_Stage_reg[23]_i_1_n_0 ),
        .CO({\Integral_Stage_reg[27]_i_1_n_0 ,\Integral_Stage_reg[27]_i_1_n_1 ,\Integral_Stage_reg[27]_i_1_n_2 ,\Integral_Stage_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Accumulated_Output[27:24]),
        .O({\Integral_Stage_reg[27]_i_1_n_4 ,\Integral_Stage_reg[27]_i_1_n_5 ,\Integral_Stage_reg[27]_i_1_n_6 ,\Integral_Stage_reg[27]_i_1_n_7 }),
        .S({\Integral_Stage[27]_i_2_n_0 ,\Integral_Stage[27]_i_3_n_0 ,\Integral_Stage[27]_i_4_n_0 ,\Integral_Stage[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[31]_i_1_n_7 ),
        .Q(Integral_Stage[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[31]_i_1_n_6 ),
        .Q(Integral_Stage[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[3]_i_1_n_5 ),
        .Q(Integral_Stage[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[31]_i_1_n_5 ),
        .Q(Integral_Stage[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[31]_i_1_n_4 ),
        .Q(Integral_Stage[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[31]_i_1 
       (.CI(\Integral_Stage_reg[27]_i_1_n_0 ),
        .CO({\NLW_Integral_Stage_reg[31]_i_1_CO_UNCONNECTED [3],\Integral_Stage_reg[31]_i_1_n_1 ,\Integral_Stage_reg[31]_i_1_n_2 ,\Integral_Stage_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\Integral_Stage_reg[31]_i_1_n_4 ,\Integral_Stage_reg[31]_i_1_n_5 ,\Integral_Stage_reg[31]_i_1_n_6 ,\Integral_Stage_reg[31]_i_1_n_7 }),
        .S(Accumulated_Output[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[3]_i_1_n_4 ),
        .Q(Integral_Stage[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Integral_Stage_reg[3]_i_1_n_0 ,\Integral_Stage_reg[3]_i_1_n_1 ,\Integral_Stage_reg[3]_i_1_n_2 ,\Integral_Stage_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Accumulated_Output[3:0]),
        .O({\Integral_Stage_reg[3]_i_1_n_4 ,\Integral_Stage_reg[3]_i_1_n_5 ,\Integral_Stage_reg[3]_i_1_n_6 ,\Integral_Stage_reg[3]_i_1_n_7 }),
        .S({\Integral_Stage[3]_i_2_n_0 ,\Integral_Stage[3]_i_3_n_0 ,\Integral_Stage[3]_i_4_n_0 ,\Integral_Stage[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[7]_i_1_n_7 ),
        .Q(Integral_Stage[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[7]_i_1_n_6 ),
        .Q(Integral_Stage[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[7]_i_1_n_5 ),
        .Q(Integral_Stage[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[7]_i_1_n_4 ),
        .Q(Integral_Stage[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \Integral_Stage_reg[7]_i_1 
       (.CI(\Integral_Stage_reg[3]_i_1_n_0 ),
        .CO({\Integral_Stage_reg[7]_i_1_n_0 ,\Integral_Stage_reg[7]_i_1_n_1 ,\Integral_Stage_reg[7]_i_1_n_2 ,\Integral_Stage_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Accumulated_Output[7:4]),
        .O({\Integral_Stage_reg[7]_i_1_n_4 ,\Integral_Stage_reg[7]_i_1_n_5 ,\Integral_Stage_reg[7]_i_1_n_6 ,\Integral_Stage_reg[7]_i_1_n_7 }),
        .S({\Integral_Stage[7]_i_2_n_0 ,\Integral_Stage[7]_i_3_n_0 ,\Integral_Stage[7]_i_4_n_0 ,\Integral_Stage[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[11]_i_1_n_7 ),
        .Q(Integral_Stage[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Integral_Stage_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(\Integral_Stage_reg[11]_i_1_n_6 ),
        .Q(Integral_Stage[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    P_pipeline0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_P_pipeline0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_P_pipeline0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_P_pipeline0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_P_pipeline0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(phase_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_P_pipeline0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_P_pipeline0_OVERFLOW_UNCONNECTED),
        .P({P_pipeline0_n_58,P_pipeline0_n_59,P_pipeline0_n_60,P_pipeline0_n_61,P_pipeline0_n_62,P_pipeline0_n_63,P_pipeline0_n_64,P_pipeline0_n_65,P_pipeline0_n_66,P_pipeline0_n_67,P_pipeline0_n_68,P_pipeline0_n_69,P_pipeline0_n_70,P_pipeline0_n_71,P_pipeline0_n_72,P_pipeline0_n_73,P_pipeline0_n_74,P_pipeline0_n_75,P_pipeline0_n_76,P_pipeline0_n_77,P_pipeline0_n_78,P_pipeline0_n_79,P_pipeline0_n_80,P_pipeline0_n_81,P_pipeline0_n_82,P_pipeline0_n_83,P_pipeline0_n_84,P_pipeline0_n_85,P_pipeline0_n_86,P_pipeline0_n_87,P_pipeline0_n_88,P_pipeline0_n_89,P_pipeline0_n_90,P_pipeline0_n_91,P_pipeline0_n_92,P_pipeline0_n_93,P_pipeline0_n_94,P_pipeline0_n_95,P_pipeline0_n_96,P_pipeline0_n_97,P_pipeline0_n_98,P_pipeline0_n_99,P_pipeline0_n_100,P_pipeline0_n_101,P_pipeline0_n_102,P_pipeline0_n_103,P_pipeline0_n_104,P_pipeline0_n_105}),
        .PATTERNBDETECT(NLW_P_pipeline0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_P_pipeline0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({P_pipeline0_n_106,P_pipeline0_n_107,P_pipeline0_n_108,P_pipeline0_n_109,P_pipeline0_n_110,P_pipeline0_n_111,P_pipeline0_n_112,P_pipeline0_n_113,P_pipeline0_n_114,P_pipeline0_n_115,P_pipeline0_n_116,P_pipeline0_n_117,P_pipeline0_n_118,P_pipeline0_n_119,P_pipeline0_n_120,P_pipeline0_n_121,P_pipeline0_n_122,P_pipeline0_n_123,P_pipeline0_n_124,P_pipeline0_n_125,P_pipeline0_n_126,P_pipeline0_n_127,P_pipeline0_n_128,P_pipeline0_n_129,P_pipeline0_n_130,P_pipeline0_n_131,P_pipeline0_n_132,P_pipeline0_n_133,P_pipeline0_n_134,P_pipeline0_n_135,P_pipeline0_n_136,P_pipeline0_n_137,P_pipeline0_n_138,P_pipeline0_n_139,P_pipeline0_n_140,P_pipeline0_n_141,P_pipeline0_n_142,P_pipeline0_n_143,P_pipeline0_n_144,P_pipeline0_n_145,P_pipeline0_n_146,P_pipeline0_n_147,P_pipeline0_n_148,P_pipeline0_n_149,P_pipeline0_n_150,P_pipeline0_n_151,P_pipeline0_n_152,P_pipeline0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_P_pipeline0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    P_pipeline0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Control_Kp[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({P_pipeline0__0_n_24,P_pipeline0__0_n_25,P_pipeline0__0_n_26,P_pipeline0__0_n_27,P_pipeline0__0_n_28,P_pipeline0__0_n_29,P_pipeline0__0_n_30,P_pipeline0__0_n_31,P_pipeline0__0_n_32,P_pipeline0__0_n_33,P_pipeline0__0_n_34,P_pipeline0__0_n_35,P_pipeline0__0_n_36,P_pipeline0__0_n_37,P_pipeline0__0_n_38,P_pipeline0__0_n_39,P_pipeline0__0_n_40,P_pipeline0__0_n_41,P_pipeline0__0_n_42,P_pipeline0__0_n_43,P_pipeline0__0_n_44,P_pipeline0__0_n_45,P_pipeline0__0_n_46,P_pipeline0__0_n_47,P_pipeline0__0_n_48,P_pipeline0__0_n_49,P_pipeline0__0_n_50,P_pipeline0__0_n_51,P_pipeline0__0_n_52,P_pipeline0__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_P_pipeline0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_P_pipeline0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_P_pipeline0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phase_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_P_pipeline0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_P_pipeline0__0_OVERFLOW_UNCONNECTED),
        .P({P_pipeline0__0_n_58,P_pipeline0__0_n_59,P_pipeline0__0_n_60,P_pipeline0__0_n_61,P_pipeline0__0_n_62,P_pipeline0__0_n_63,P_pipeline0__0_n_64,P_pipeline0__0_n_65,P_pipeline0__0_n_66,P_pipeline0__0_n_67,P_pipeline0__0_n_68,P_pipeline0__0_n_69,P_pipeline0__0_n_70,P_pipeline0__0_n_71,P_pipeline0__0_n_72,P_pipeline0__0_n_73,P_pipeline0__0_n_74,P_pipeline0__0_n_75,P_pipeline0__0_n_76,P_pipeline0__0_n_77,P_pipeline0__0_n_78,P_pipeline0__0_n_79,P_pipeline0__0_n_80,P_pipeline0__0_n_81,P_pipeline0__0_n_82,P_pipeline0__0_n_83,P_pipeline0__0_n_84,P_pipeline0__0_n_85,P_pipeline0__0_n_86,P_pipeline0__0_n_87,P_pipeline0__0_n_88,P_pipeline0__0_n_89,P_pipeline0__0_n_90,P_pipeline0__0_n_91,P_pipeline0__0_n_92,P_pipeline0__0_n_93,P_pipeline0__0_n_94,P_pipeline0__0_n_95,P_pipeline0__0_n_96,P_pipeline0__0_n_97,P_pipeline0__0_n_98,P_pipeline0__0_n_99,P_pipeline0__0_n_100,P_pipeline0__0_n_101,P_pipeline0__0_n_102,P_pipeline0__0_n_103,P_pipeline0__0_n_104,P_pipeline0__0_n_105}),
        .PATTERNBDETECT(NLW_P_pipeline0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_P_pipeline0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({P_pipeline0__0_n_106,P_pipeline0__0_n_107,P_pipeline0__0_n_108,P_pipeline0__0_n_109,P_pipeline0__0_n_110,P_pipeline0__0_n_111,P_pipeline0__0_n_112,P_pipeline0__0_n_113,P_pipeline0__0_n_114,P_pipeline0__0_n_115,P_pipeline0__0_n_116,P_pipeline0__0_n_117,P_pipeline0__0_n_118,P_pipeline0__0_n_119,P_pipeline0__0_n_120,P_pipeline0__0_n_121,P_pipeline0__0_n_122,P_pipeline0__0_n_123,P_pipeline0__0_n_124,P_pipeline0__0_n_125,P_pipeline0__0_n_126,P_pipeline0__0_n_127,P_pipeline0__0_n_128,P_pipeline0__0_n_129,P_pipeline0__0_n_130,P_pipeline0__0_n_131,P_pipeline0__0_n_132,P_pipeline0__0_n_133,P_pipeline0__0_n_134,P_pipeline0__0_n_135,P_pipeline0__0_n_136,P_pipeline0__0_n_137,P_pipeline0__0_n_138,P_pipeline0__0_n_139,P_pipeline0__0_n_140,P_pipeline0__0_n_141,P_pipeline0__0_n_142,P_pipeline0__0_n_143,P_pipeline0__0_n_144,P_pipeline0__0_n_145,P_pipeline0__0_n_146,P_pipeline0__0_n_147,P_pipeline0__0_n_148,P_pipeline0__0_n_149,P_pipeline0__0_n_150,P_pipeline0__0_n_151,P_pipeline0__0_n_152,P_pipeline0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_P_pipeline0__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry
       (.CI(1'b0),
        .CO({P_pipeline0_carry_n_0,P_pipeline0_carry_n_1,P_pipeline0_carry_n_2,P_pipeline0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_103,P_pipeline_reg__0_n_104,P_pipeline_reg__0_n_105,1'b0}),
        .O(P_pipeline_reg__1[19:16]),
        .S({P_pipeline0_carry_i_1_n_0,P_pipeline0_carry_i_2_n_0,P_pipeline0_carry_i_3_n_0,\P_pipeline_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__0
       (.CI(P_pipeline0_carry_n_0),
        .CO({P_pipeline0_carry__0_n_0,P_pipeline0_carry__0_n_1,P_pipeline0_carry__0_n_2,P_pipeline0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_99,P_pipeline_reg__0_n_100,P_pipeline_reg__0_n_101,P_pipeline_reg__0_n_102}),
        .O(P_pipeline_reg__1[23:20]),
        .S({P_pipeline0_carry__0_i_1_n_0,P_pipeline0_carry__0_i_2_n_0,P_pipeline0_carry__0_i_3_n_0,P_pipeline0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__0_i_1
       (.I0(P_pipeline_reg__0_n_99),
        .I1(\P_pipeline_reg_n_0_[6] ),
        .O(P_pipeline0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__0_i_2
       (.I0(P_pipeline_reg__0_n_100),
        .I1(\P_pipeline_reg_n_0_[5] ),
        .O(P_pipeline0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__0_i_3
       (.I0(P_pipeline_reg__0_n_101),
        .I1(\P_pipeline_reg_n_0_[4] ),
        .O(P_pipeline0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__0_i_4
       (.I0(P_pipeline_reg__0_n_102),
        .I1(\P_pipeline_reg_n_0_[3] ),
        .O(P_pipeline0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__1
       (.CI(P_pipeline0_carry__0_n_0),
        .CO({P_pipeline0_carry__1_n_0,P_pipeline0_carry__1_n_1,P_pipeline0_carry__1_n_2,P_pipeline0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_95,P_pipeline_reg__0_n_96,P_pipeline_reg__0_n_97,P_pipeline_reg__0_n_98}),
        .O(P_pipeline_reg__1[27:24]),
        .S({P_pipeline0_carry__1_i_1_n_0,P_pipeline0_carry__1_i_2_n_0,P_pipeline0_carry__1_i_3_n_0,P_pipeline0_carry__1_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__10
       (.CI(P_pipeline0_carry__9_n_0),
        .CO(NLW_P_pipeline0_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_P_pipeline0_carry__10_O_UNCONNECTED[3:1],P_pipeline_reg__1[60]}),
        .S({1'b0,1'b0,1'b0,P_pipeline0_carry__10_i_1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__10_i_1
       (.I0(P_pipeline_reg__0_n_62),
        .I1(P_pipeline_reg_n_79),
        .O(P_pipeline0_carry__10_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__1_i_1
       (.I0(P_pipeline_reg__0_n_95),
        .I1(\P_pipeline_reg_n_0_[10] ),
        .O(P_pipeline0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__1_i_2
       (.I0(P_pipeline_reg__0_n_96),
        .I1(\P_pipeline_reg_n_0_[9] ),
        .O(P_pipeline0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__1_i_3
       (.I0(P_pipeline_reg__0_n_97),
        .I1(\P_pipeline_reg_n_0_[8] ),
        .O(P_pipeline0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__1_i_4
       (.I0(P_pipeline_reg__0_n_98),
        .I1(\P_pipeline_reg_n_0_[7] ),
        .O(P_pipeline0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__2
       (.CI(P_pipeline0_carry__1_n_0),
        .CO({P_pipeline0_carry__2_n_0,P_pipeline0_carry__2_n_1,P_pipeline0_carry__2_n_2,P_pipeline0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_91,P_pipeline_reg__0_n_92,P_pipeline_reg__0_n_93,P_pipeline_reg__0_n_94}),
        .O(P_pipeline_reg__1[31:28]),
        .S({P_pipeline0_carry__2_i_1_n_0,P_pipeline0_carry__2_i_2_n_0,P_pipeline0_carry__2_i_3_n_0,P_pipeline0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__2_i_1
       (.I0(P_pipeline_reg__0_n_91),
        .I1(\P_pipeline_reg_n_0_[14] ),
        .O(P_pipeline0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__2_i_2
       (.I0(P_pipeline_reg__0_n_92),
        .I1(\P_pipeline_reg_n_0_[13] ),
        .O(P_pipeline0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__2_i_3
       (.I0(P_pipeline_reg__0_n_93),
        .I1(\P_pipeline_reg_n_0_[12] ),
        .O(P_pipeline0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__2_i_4
       (.I0(P_pipeline_reg__0_n_94),
        .I1(\P_pipeline_reg_n_0_[11] ),
        .O(P_pipeline0_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__3
       (.CI(P_pipeline0_carry__2_n_0),
        .CO({P_pipeline0_carry__3_n_0,P_pipeline0_carry__3_n_1,P_pipeline0_carry__3_n_2,P_pipeline0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_87,P_pipeline_reg__0_n_88,P_pipeline_reg__0_n_89,P_pipeline_reg__0_n_90}),
        .O(P_pipeline_reg__1[35:32]),
        .S({P_pipeline0_carry__3_i_1_n_0,P_pipeline0_carry__3_i_2_n_0,P_pipeline0_carry__3_i_3_n_0,P_pipeline0_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__3_i_1
       (.I0(P_pipeline_reg__0_n_87),
        .I1(P_pipeline_reg_n_104),
        .O(P_pipeline0_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__3_i_2
       (.I0(P_pipeline_reg__0_n_88),
        .I1(P_pipeline_reg_n_105),
        .O(P_pipeline0_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__3_i_3
       (.I0(P_pipeline_reg__0_n_89),
        .I1(\P_pipeline_reg_n_0_[16] ),
        .O(P_pipeline0_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__3_i_4
       (.I0(P_pipeline_reg__0_n_90),
        .I1(\P_pipeline_reg_n_0_[15] ),
        .O(P_pipeline0_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__4
       (.CI(P_pipeline0_carry__3_n_0),
        .CO({P_pipeline0_carry__4_n_0,P_pipeline0_carry__4_n_1,P_pipeline0_carry__4_n_2,P_pipeline0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_83,P_pipeline_reg__0_n_84,P_pipeline_reg__0_n_85,P_pipeline_reg__0_n_86}),
        .O(P_pipeline_reg__1[39:36]),
        .S({P_pipeline0_carry__4_i_1_n_0,P_pipeline0_carry__4_i_2_n_0,P_pipeline0_carry__4_i_3_n_0,P_pipeline0_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__4_i_1
       (.I0(P_pipeline_reg__0_n_83),
        .I1(P_pipeline_reg_n_100),
        .O(P_pipeline0_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__4_i_2
       (.I0(P_pipeline_reg__0_n_84),
        .I1(P_pipeline_reg_n_101),
        .O(P_pipeline0_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__4_i_3
       (.I0(P_pipeline_reg__0_n_85),
        .I1(P_pipeline_reg_n_102),
        .O(P_pipeline0_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__4_i_4
       (.I0(P_pipeline_reg__0_n_86),
        .I1(P_pipeline_reg_n_103),
        .O(P_pipeline0_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__5
       (.CI(P_pipeline0_carry__4_n_0),
        .CO({P_pipeline0_carry__5_n_0,P_pipeline0_carry__5_n_1,P_pipeline0_carry__5_n_2,P_pipeline0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_79,P_pipeline_reg__0_n_80,P_pipeline_reg__0_n_81,P_pipeline_reg__0_n_82}),
        .O(P_pipeline_reg__1[43:40]),
        .S({P_pipeline0_carry__5_i_1_n_0,P_pipeline0_carry__5_i_2_n_0,P_pipeline0_carry__5_i_3_n_0,P_pipeline0_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__5_i_1
       (.I0(P_pipeline_reg__0_n_79),
        .I1(P_pipeline_reg_n_96),
        .O(P_pipeline0_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__5_i_2
       (.I0(P_pipeline_reg__0_n_80),
        .I1(P_pipeline_reg_n_97),
        .O(P_pipeline0_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__5_i_3
       (.I0(P_pipeline_reg__0_n_81),
        .I1(P_pipeline_reg_n_98),
        .O(P_pipeline0_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__5_i_4
       (.I0(P_pipeline_reg__0_n_82),
        .I1(P_pipeline_reg_n_99),
        .O(P_pipeline0_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__6
       (.CI(P_pipeline0_carry__5_n_0),
        .CO({P_pipeline0_carry__6_n_0,P_pipeline0_carry__6_n_1,P_pipeline0_carry__6_n_2,P_pipeline0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_75,P_pipeline_reg__0_n_76,P_pipeline_reg__0_n_77,P_pipeline_reg__0_n_78}),
        .O(P_pipeline_reg__1[47:44]),
        .S({P_pipeline0_carry__6_i_1_n_0,P_pipeline0_carry__6_i_2_n_0,P_pipeline0_carry__6_i_3_n_0,P_pipeline0_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__6_i_1
       (.I0(P_pipeline_reg__0_n_75),
        .I1(P_pipeline_reg_n_92),
        .O(P_pipeline0_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__6_i_2
       (.I0(P_pipeline_reg__0_n_76),
        .I1(P_pipeline_reg_n_93),
        .O(P_pipeline0_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__6_i_3
       (.I0(P_pipeline_reg__0_n_77),
        .I1(P_pipeline_reg_n_94),
        .O(P_pipeline0_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__6_i_4
       (.I0(P_pipeline_reg__0_n_78),
        .I1(P_pipeline_reg_n_95),
        .O(P_pipeline0_carry__6_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__7
       (.CI(P_pipeline0_carry__6_n_0),
        .CO({P_pipeline0_carry__7_n_0,P_pipeline0_carry__7_n_1,P_pipeline0_carry__7_n_2,P_pipeline0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_71,P_pipeline_reg__0_n_72,P_pipeline_reg__0_n_73,P_pipeline_reg__0_n_74}),
        .O(P_pipeline_reg__1[51:48]),
        .S({P_pipeline0_carry__7_i_1_n_0,P_pipeline0_carry__7_i_2_n_0,P_pipeline0_carry__7_i_3_n_0,P_pipeline0_carry__7_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__7_i_1
       (.I0(P_pipeline_reg__0_n_71),
        .I1(P_pipeline_reg_n_88),
        .O(P_pipeline0_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__7_i_2
       (.I0(P_pipeline_reg__0_n_72),
        .I1(P_pipeline_reg_n_89),
        .O(P_pipeline0_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__7_i_3
       (.I0(P_pipeline_reg__0_n_73),
        .I1(P_pipeline_reg_n_90),
        .O(P_pipeline0_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__7_i_4
       (.I0(P_pipeline_reg__0_n_74),
        .I1(P_pipeline_reg_n_91),
        .O(P_pipeline0_carry__7_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__8
       (.CI(P_pipeline0_carry__7_n_0),
        .CO({P_pipeline0_carry__8_n_0,P_pipeline0_carry__8_n_1,P_pipeline0_carry__8_n_2,P_pipeline0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_67,P_pipeline_reg__0_n_68,P_pipeline_reg__0_n_69,P_pipeline_reg__0_n_70}),
        .O(P_pipeline_reg__1[55:52]),
        .S({P_pipeline0_carry__8_i_1_n_0,P_pipeline0_carry__8_i_2_n_0,P_pipeline0_carry__8_i_3_n_0,P_pipeline0_carry__8_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__8_i_1
       (.I0(P_pipeline_reg__0_n_67),
        .I1(P_pipeline_reg_n_84),
        .O(P_pipeline0_carry__8_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__8_i_2
       (.I0(P_pipeline_reg__0_n_68),
        .I1(P_pipeline_reg_n_85),
        .O(P_pipeline0_carry__8_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__8_i_3
       (.I0(P_pipeline_reg__0_n_69),
        .I1(P_pipeline_reg_n_86),
        .O(P_pipeline0_carry__8_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__8_i_4
       (.I0(P_pipeline_reg__0_n_70),
        .I1(P_pipeline_reg_n_87),
        .O(P_pipeline0_carry__8_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 P_pipeline0_carry__9
       (.CI(P_pipeline0_carry__8_n_0),
        .CO({P_pipeline0_carry__9_n_0,P_pipeline0_carry__9_n_1,P_pipeline0_carry__9_n_2,P_pipeline0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({P_pipeline_reg__0_n_63,P_pipeline_reg__0_n_64,P_pipeline_reg__0_n_65,P_pipeline_reg__0_n_66}),
        .O(P_pipeline_reg__1[59:56]),
        .S({P_pipeline0_carry__9_i_1_n_0,P_pipeline0_carry__9_i_2_n_0,P_pipeline0_carry__9_i_3_n_0,P_pipeline0_carry__9_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__9_i_1
       (.I0(P_pipeline_reg__0_n_63),
        .I1(P_pipeline_reg_n_80),
        .O(P_pipeline0_carry__9_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__9_i_2
       (.I0(P_pipeline_reg__0_n_64),
        .I1(P_pipeline_reg_n_81),
        .O(P_pipeline0_carry__9_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__9_i_3
       (.I0(P_pipeline_reg__0_n_65),
        .I1(P_pipeline_reg_n_82),
        .O(P_pipeline0_carry__9_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry__9_i_4
       (.I0(P_pipeline_reg__0_n_66),
        .I1(P_pipeline_reg_n_83),
        .O(P_pipeline0_carry__9_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry_i_1
       (.I0(P_pipeline_reg__0_n_103),
        .I1(\P_pipeline_reg_n_0_[2] ),
        .O(P_pipeline0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry_i_2
       (.I0(P_pipeline_reg__0_n_104),
        .I1(\P_pipeline_reg_n_0_[1] ),
        .O(P_pipeline0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    P_pipeline0_carry_i_3
       (.I0(P_pipeline_reg__0_n_105),
        .I1(\P_pipeline_reg_n_0_[0] ),
        .O(P_pipeline0_carry_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x12 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    P_pipeline_reg
       (.A({Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31],Control_Kp[31:17]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_P_pipeline_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[27:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_P_pipeline_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_P_pipeline_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_P_pipeline_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phase_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_P_pipeline_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_P_pipeline_reg_OVERFLOW_UNCONNECTED),
        .P({P_pipeline_reg_n_58,P_pipeline_reg_n_59,P_pipeline_reg_n_60,P_pipeline_reg_n_61,P_pipeline_reg_n_62,P_pipeline_reg_n_63,P_pipeline_reg_n_64,P_pipeline_reg_n_65,P_pipeline_reg_n_66,P_pipeline_reg_n_67,P_pipeline_reg_n_68,P_pipeline_reg_n_69,P_pipeline_reg_n_70,P_pipeline_reg_n_71,P_pipeline_reg_n_72,P_pipeline_reg_n_73,P_pipeline_reg_n_74,P_pipeline_reg_n_75,P_pipeline_reg_n_76,P_pipeline_reg_n_77,P_pipeline_reg_n_78,P_pipeline_reg_n_79,P_pipeline_reg_n_80,P_pipeline_reg_n_81,P_pipeline_reg_n_82,P_pipeline_reg_n_83,P_pipeline_reg_n_84,P_pipeline_reg_n_85,P_pipeline_reg_n_86,P_pipeline_reg_n_87,P_pipeline_reg_n_88,P_pipeline_reg_n_89,P_pipeline_reg_n_90,P_pipeline_reg_n_91,P_pipeline_reg_n_92,P_pipeline_reg_n_93,P_pipeline_reg_n_94,P_pipeline_reg_n_95,P_pipeline_reg_n_96,P_pipeline_reg_n_97,P_pipeline_reg_n_98,P_pipeline_reg_n_99,P_pipeline_reg_n_100,P_pipeline_reg_n_101,P_pipeline_reg_n_102,P_pipeline_reg_n_103,P_pipeline_reg_n_104,P_pipeline_reg_n_105}),
        .PATTERNBDETECT(NLW_P_pipeline_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_P_pipeline_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({P_pipeline0_n_106,P_pipeline0_n_107,P_pipeline0_n_108,P_pipeline0_n_109,P_pipeline0_n_110,P_pipeline0_n_111,P_pipeline0_n_112,P_pipeline0_n_113,P_pipeline0_n_114,P_pipeline0_n_115,P_pipeline0_n_116,P_pipeline0_n_117,P_pipeline0_n_118,P_pipeline0_n_119,P_pipeline0_n_120,P_pipeline0_n_121,P_pipeline0_n_122,P_pipeline0_n_123,P_pipeline0_n_124,P_pipeline0_n_125,P_pipeline0_n_126,P_pipeline0_n_127,P_pipeline0_n_128,P_pipeline0_n_129,P_pipeline0_n_130,P_pipeline0_n_131,P_pipeline0_n_132,P_pipeline0_n_133,P_pipeline0_n_134,P_pipeline0_n_135,P_pipeline0_n_136,P_pipeline0_n_137,P_pipeline0_n_138,P_pipeline0_n_139,P_pipeline0_n_140,P_pipeline0_n_141,P_pipeline0_n_142,P_pipeline0_n_143,P_pipeline0_n_144,P_pipeline0_n_145,P_pipeline0_n_146,P_pipeline0_n_147,P_pipeline0_n_148,P_pipeline0_n_149,P_pipeline0_n_150,P_pipeline0_n_151,P_pipeline0_n_152,P_pipeline0_n_153}),
        .PCOUT(NLW_P_pipeline_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_P_pipeline_reg_UNDERFLOW_UNCONNECTED));
  FDRE \P_pipeline_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_105),
        .Q(\P_pipeline_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[0]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_105),
        .Q(\P_pipeline_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_95),
        .Q(\P_pipeline_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[10]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_95),
        .Q(\P_pipeline_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_94),
        .Q(\P_pipeline_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[11]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_94),
        .Q(\P_pipeline_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_93),
        .Q(\P_pipeline_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[12]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_93),
        .Q(\P_pipeline_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_92),
        .Q(\P_pipeline_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[13]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_92),
        .Q(\P_pipeline_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_91),
        .Q(\P_pipeline_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[14]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_91),
        .Q(\P_pipeline_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_90),
        .Q(\P_pipeline_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[15]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_90),
        .Q(\P_pipeline_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_89),
        .Q(\P_pipeline_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[16]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_89),
        .Q(\P_pipeline_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_104),
        .Q(\P_pipeline_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[1]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_104),
        .Q(\P_pipeline_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_103),
        .Q(\P_pipeline_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[2]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_103),
        .Q(\P_pipeline_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_102),
        .Q(\P_pipeline_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[3]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_102),
        .Q(\P_pipeline_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_101),
        .Q(\P_pipeline_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[4]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_101),
        .Q(\P_pipeline_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_100),
        .Q(\P_pipeline_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[5]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_100),
        .Q(\P_pipeline_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_99),
        .Q(\P_pipeline_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[6]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_99),
        .Q(\P_pipeline_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_98),
        .Q(\P_pipeline_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[7]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_98),
        .Q(\P_pipeline_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_97),
        .Q(\P_pipeline_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[8]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_97),
        .Q(\P_pipeline_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \P_pipeline_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0_n_96),
        .Q(\P_pipeline_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \P_pipeline_reg[9]__0 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(P_pipeline0__0_n_96),
        .Q(\P_pipeline_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x12 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    P_pipeline_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({P_pipeline0__0_n_24,P_pipeline0__0_n_25,P_pipeline0__0_n_26,P_pipeline0__0_n_27,P_pipeline0__0_n_28,P_pipeline0__0_n_29,P_pipeline0__0_n_30,P_pipeline0__0_n_31,P_pipeline0__0_n_32,P_pipeline0__0_n_33,P_pipeline0__0_n_34,P_pipeline0__0_n_35,P_pipeline0__0_n_36,P_pipeline0__0_n_37,P_pipeline0__0_n_38,P_pipeline0__0_n_39,P_pipeline0__0_n_40,P_pipeline0__0_n_41,P_pipeline0__0_n_42,P_pipeline0__0_n_43,P_pipeline0__0_n_44,P_pipeline0__0_n_45,P_pipeline0__0_n_46,P_pipeline0__0_n_47,P_pipeline0__0_n_48,P_pipeline0__0_n_49,P_pipeline0__0_n_50,P_pipeline0__0_n_51,P_pipeline0__0_n_52,P_pipeline0__0_n_53}),
        .ACOUT(NLW_P_pipeline_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[27:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_P_pipeline_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_P_pipeline_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_P_pipeline_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(phase_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(AD_CLK_in),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_P_pipeline_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_P_pipeline_reg__0_OVERFLOW_UNCONNECTED),
        .P({P_pipeline_reg__0_n_58,P_pipeline_reg__0_n_59,P_pipeline_reg__0_n_60,P_pipeline_reg__0_n_61,P_pipeline_reg__0_n_62,P_pipeline_reg__0_n_63,P_pipeline_reg__0_n_64,P_pipeline_reg__0_n_65,P_pipeline_reg__0_n_66,P_pipeline_reg__0_n_67,P_pipeline_reg__0_n_68,P_pipeline_reg__0_n_69,P_pipeline_reg__0_n_70,P_pipeline_reg__0_n_71,P_pipeline_reg__0_n_72,P_pipeline_reg__0_n_73,P_pipeline_reg__0_n_74,P_pipeline_reg__0_n_75,P_pipeline_reg__0_n_76,P_pipeline_reg__0_n_77,P_pipeline_reg__0_n_78,P_pipeline_reg__0_n_79,P_pipeline_reg__0_n_80,P_pipeline_reg__0_n_81,P_pipeline_reg__0_n_82,P_pipeline_reg__0_n_83,P_pipeline_reg__0_n_84,P_pipeline_reg__0_n_85,P_pipeline_reg__0_n_86,P_pipeline_reg__0_n_87,P_pipeline_reg__0_n_88,P_pipeline_reg__0_n_89,P_pipeline_reg__0_n_90,P_pipeline_reg__0_n_91,P_pipeline_reg__0_n_92,P_pipeline_reg__0_n_93,P_pipeline_reg__0_n_94,P_pipeline_reg__0_n_95,P_pipeline_reg__0_n_96,P_pipeline_reg__0_n_97,P_pipeline_reg__0_n_98,P_pipeline_reg__0_n_99,P_pipeline_reg__0_n_100,P_pipeline_reg__0_n_101,P_pipeline_reg__0_n_102,P_pipeline_reg__0_n_103,P_pipeline_reg__0_n_104,P_pipeline_reg__0_n_105}),
        .PATTERNBDETECT(NLW_P_pipeline_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_P_pipeline_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({P_pipeline0__0_n_106,P_pipeline0__0_n_107,P_pipeline0__0_n_108,P_pipeline0__0_n_109,P_pipeline0__0_n_110,P_pipeline0__0_n_111,P_pipeline0__0_n_112,P_pipeline0__0_n_113,P_pipeline0__0_n_114,P_pipeline0__0_n_115,P_pipeline0__0_n_116,P_pipeline0__0_n_117,P_pipeline0__0_n_118,P_pipeline0__0_n_119,P_pipeline0__0_n_120,P_pipeline0__0_n_121,P_pipeline0__0_n_122,P_pipeline0__0_n_123,P_pipeline0__0_n_124,P_pipeline0__0_n_125,P_pipeline0__0_n_126,P_pipeline0__0_n_127,P_pipeline0__0_n_128,P_pipeline0__0_n_129,P_pipeline0__0_n_130,P_pipeline0__0_n_131,P_pipeline0__0_n_132,P_pipeline0__0_n_133,P_pipeline0__0_n_134,P_pipeline0__0_n_135,P_pipeline0__0_n_136,P_pipeline0__0_n_137,P_pipeline0__0_n_138,P_pipeline0__0_n_139,P_pipeline0__0_n_140,P_pipeline0__0_n_141,P_pipeline0__0_n_142,P_pipeline0__0_n_143,P_pipeline0__0_n_144,P_pipeline0__0_n_145,P_pipeline0__0_n_146,P_pipeline0__0_n_147,P_pipeline0__0_n_148,P_pipeline0__0_n_149,P_pipeline0__0_n_150,P_pipeline0__0_n_151,P_pipeline0__0_n_152,P_pipeline0__0_n_153}),
        .PCOUT(NLW_P_pipeline_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_P_pipeline_reg__0_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry
       (.CI(1'b0),
        .CO({Sig_Buffer0__0_carry_n_0,Sig_Buffer0__0_carry_n_1,Sig_Buffer0__0_carry_n_2,Sig_Buffer0__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry_i_1_n_0,Sig_Buffer0__0_carry_i_2_n_0,Sig_Buffer0__0_carry_i_3_n_0,1'b0}),
        .O(NLW_Sig_Buffer0__0_carry_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry_i_4_n_0,Sig_Buffer0__0_carry_i_5_n_0,Sig_Buffer0__0_carry_i_6_n_0,Sig_Buffer0__0_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__0
       (.CI(Sig_Buffer0__0_carry_n_0),
        .CO({Sig_Buffer0__0_carry__0_n_0,Sig_Buffer0__0_carry__0_n_1,Sig_Buffer0__0_carry__0_n_2,Sig_Buffer0__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__0_i_1_n_0,Sig_Buffer0__0_carry__0_i_2_n_0,Sig_Buffer0__0_carry__0_i_3_n_0,Sig_Buffer0__0_carry__0_i_4_n_0}),
        .O(NLW_Sig_Buffer0__0_carry__0_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry__0_i_5_n_0,Sig_Buffer0__0_carry__0_i_6_n_0,Sig_Buffer0__0_carry__0_i_7_n_0,Sig_Buffer0__0_carry__0_i_8_n_0}));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__0_i_1
       (.I0(\I_pipeline_reg[6]__0_n_0 ),
        .I1(\D_pipeline_reg[6]__0_n_0 ),
        .I2(\P_pipeline_reg[6]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__0_i_2
       (.I0(\I_pipeline_reg[5]__0_n_0 ),
        .I1(\D_pipeline_reg[5]__0_n_0 ),
        .I2(\P_pipeline_reg[5]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__0_i_3
       (.I0(\I_pipeline_reg[4]__0_n_0 ),
        .I1(\D_pipeline_reg[4]__0_n_0 ),
        .I2(\P_pipeline_reg[4]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__0_i_4
       (.I0(\I_pipeline_reg[3]__0_n_0 ),
        .I1(\D_pipeline_reg[3]__0_n_0 ),
        .I2(\P_pipeline_reg[3]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__0_i_5
       (.I0(\I_pipeline_reg[7]__0_n_0 ),
        .I1(\D_pipeline_reg[7]__0_n_0 ),
        .I2(\P_pipeline_reg[7]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__0_i_1_n_0),
        .O(Sig_Buffer0__0_carry__0_i_5_n_0));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__0_i_6
       (.I0(\I_pipeline_reg[6]__0_n_0 ),
        .I1(\D_pipeline_reg[6]__0_n_0 ),
        .I2(\P_pipeline_reg[6]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__0_i_2_n_0),
        .O(Sig_Buffer0__0_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__0_i_7
       (.I0(\I_pipeline_reg[5]__0_n_0 ),
        .I1(\D_pipeline_reg[5]__0_n_0 ),
        .I2(\P_pipeline_reg[5]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__0_i_3_n_0),
        .O(Sig_Buffer0__0_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__0_i_8
       (.I0(\I_pipeline_reg[4]__0_n_0 ),
        .I1(\D_pipeline_reg[4]__0_n_0 ),
        .I2(\P_pipeline_reg[4]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__0_i_4_n_0),
        .O(Sig_Buffer0__0_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__1
       (.CI(Sig_Buffer0__0_carry__0_n_0),
        .CO({Sig_Buffer0__0_carry__1_n_0,Sig_Buffer0__0_carry__1_n_1,Sig_Buffer0__0_carry__1_n_2,Sig_Buffer0__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__1_i_1_n_0,Sig_Buffer0__0_carry__1_i_2_n_0,Sig_Buffer0__0_carry__1_i_3_n_0,Sig_Buffer0__0_carry__1_i_4_n_0}),
        .O(NLW_Sig_Buffer0__0_carry__1_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry__1_i_5_n_0,Sig_Buffer0__0_carry__1_i_6_n_0,Sig_Buffer0__0_carry__1_i_7_n_0,Sig_Buffer0__0_carry__1_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__10
       (.CI(Sig_Buffer0__0_carry__9_n_0),
        .CO({Sig_Buffer0__0_carry__10_n_0,Sig_Buffer0__0_carry__10_n_1,Sig_Buffer0__0_carry__10_n_2,Sig_Buffer0__0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__10_i_1_n_0,Sig_Buffer0__0_carry__10_i_2_n_0,Sig_Buffer0__0_carry__10_i_3_n_0,Sig_Buffer0__0_carry__10_i_4_n_0}),
        .O({Sig_Buffer0__0_carry__10_n_4,Sig_Buffer0__0_carry__10_n_5,Sig_Buffer0__0_carry__10_n_6,Sig_Buffer0__0_carry__10_n_7}),
        .S({Sig_Buffer0__0_carry__10_i_5_n_0,Sig_Buffer0__0_carry__10_i_6_n_0,Sig_Buffer0__0_carry__10_i_7_n_0,Sig_Buffer0__0_carry__10_i_8_n_0}));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__10_i_1
       (.I0(I_pipeline_reg__1[46]),
        .I1(D_pipeline_reg__1[46]),
        .I2(P_pipeline_reg__1[46]),
        .O(Sig_Buffer0__0_carry__10_i_1_n_0));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__10_i_2
       (.I0(I_pipeline_reg__1[45]),
        .I1(D_pipeline_reg__1[45]),
        .I2(P_pipeline_reg__1[45]),
        .O(Sig_Buffer0__0_carry__10_i_2_n_0));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__10_i_3
       (.I0(I_pipeline_reg__1[44]),
        .I1(D_pipeline_reg__1[44]),
        .I2(P_pipeline_reg__1[44]),
        .O(Sig_Buffer0__0_carry__10_i_3_n_0));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__10_i_4
       (.I0(I_pipeline_reg__1[43]),
        .I1(D_pipeline_reg__1[43]),
        .I2(P_pipeline_reg__1[43]),
        .O(Sig_Buffer0__0_carry__10_i_4_n_0));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__10_i_5
       (.I0(I_pipeline_reg__1[47]),
        .I1(D_pipeline_reg__1[47]),
        .I2(P_pipeline_reg__1[47]),
        .I3(Sig_Buffer0__0_carry__10_i_1_n_0),
        .O(Sig_Buffer0__0_carry__10_i_5_n_0));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__10_i_6
       (.I0(I_pipeline_reg__1[46]),
        .I1(D_pipeline_reg__1[46]),
        .I2(P_pipeline_reg__1[46]),
        .I3(Sig_Buffer0__0_carry__10_i_2_n_0),
        .O(Sig_Buffer0__0_carry__10_i_6_n_0));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__10_i_7
       (.I0(I_pipeline_reg__1[45]),
        .I1(D_pipeline_reg__1[45]),
        .I2(P_pipeline_reg__1[45]),
        .I3(Sig_Buffer0__0_carry__10_i_3_n_0),
        .O(Sig_Buffer0__0_carry__10_i_7_n_0));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__10_i_8
       (.I0(I_pipeline_reg__1[44]),
        .I1(D_pipeline_reg__1[44]),
        .I2(P_pipeline_reg__1[44]),
        .I3(Sig_Buffer0__0_carry__10_i_4_n_0),
        .O(Sig_Buffer0__0_carry__10_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__11
       (.CI(Sig_Buffer0__0_carry__10_n_0),
        .CO({Sig_Buffer0__0_carry__11_n_0,Sig_Buffer0__0_carry__11_n_1,Sig_Buffer0__0_carry__11_n_2,Sig_Buffer0__0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__11_i_1_n_0,Sig_Buffer0__0_carry__11_i_2_n_0,Sig_Buffer0__0_carry__11_i_3_n_0,Sig_Buffer0__0_carry__11_i_4_n_0}),
        .O({Sig_Buffer0__0_carry__11_n_4,Sig_Buffer0__0_carry__11_n_5,Sig_Buffer0__0_carry__11_n_6,Sig_Buffer0__0_carry__11_n_7}),
        .S({Sig_Buffer0__0_carry__11_i_5_n_0,Sig_Buffer0__0_carry__11_i_6_n_0,Sig_Buffer0__0_carry__11_i_7_n_0,Sig_Buffer0__0_carry__11_i_8_n_0}));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__11_i_1
       (.I0(I_pipeline_reg__1[50]),
        .I1(D_pipeline_reg__1[50]),
        .I2(P_pipeline_reg__1[50]),
        .O(Sig_Buffer0__0_carry__11_i_1_n_0));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__11_i_2
       (.I0(I_pipeline_reg__1[49]),
        .I1(D_pipeline_reg__1[49]),
        .I2(P_pipeline_reg__1[49]),
        .O(Sig_Buffer0__0_carry__11_i_2_n_0));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__11_i_3
       (.I0(I_pipeline_reg__1[48]),
        .I1(D_pipeline_reg__1[48]),
        .I2(P_pipeline_reg__1[48]),
        .O(Sig_Buffer0__0_carry__11_i_3_n_0));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__11_i_4
       (.I0(I_pipeline_reg__1[47]),
        .I1(D_pipeline_reg__1[47]),
        .I2(P_pipeline_reg__1[47]),
        .O(Sig_Buffer0__0_carry__11_i_4_n_0));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__11_i_5
       (.I0(I_pipeline_reg__1[51]),
        .I1(D_pipeline_reg__1[51]),
        .I2(P_pipeline_reg__1[51]),
        .I3(Sig_Buffer0__0_carry__11_i_1_n_0),
        .O(Sig_Buffer0__0_carry__11_i_5_n_0));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__11_i_6
       (.I0(I_pipeline_reg__1[50]),
        .I1(D_pipeline_reg__1[50]),
        .I2(P_pipeline_reg__1[50]),
        .I3(Sig_Buffer0__0_carry__11_i_2_n_0),
        .O(Sig_Buffer0__0_carry__11_i_6_n_0));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__11_i_7
       (.I0(I_pipeline_reg__1[49]),
        .I1(D_pipeline_reg__1[49]),
        .I2(P_pipeline_reg__1[49]),
        .I3(Sig_Buffer0__0_carry__11_i_3_n_0),
        .O(Sig_Buffer0__0_carry__11_i_7_n_0));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__11_i_8
       (.I0(I_pipeline_reg__1[48]),
        .I1(D_pipeline_reg__1[48]),
        .I2(P_pipeline_reg__1[48]),
        .I3(Sig_Buffer0__0_carry__11_i_4_n_0),
        .O(Sig_Buffer0__0_carry__11_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__12
       (.CI(Sig_Buffer0__0_carry__11_n_0),
        .CO({Sig_Buffer0__0_carry__12_n_0,Sig_Buffer0__0_carry__12_n_1,Sig_Buffer0__0_carry__12_n_2,Sig_Buffer0__0_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__12_i_1_n_0,Sig_Buffer0__0_carry__12_i_2_n_0,Sig_Buffer0__0_carry__12_i_3_n_0,Sig_Buffer0__0_carry__12_i_4_n_0}),
        .O({Sig_Buffer0__0_carry__12_n_4,Sig_Buffer0__0_carry__12_n_5,Sig_Buffer0__0_carry__12_n_6,Sig_Buffer0__0_carry__12_n_7}),
        .S({Sig_Buffer0__0_carry__12_i_5_n_0,Sig_Buffer0__0_carry__12_i_6_n_0,Sig_Buffer0__0_carry__12_i_7_n_0,Sig_Buffer0__0_carry__12_i_8_n_0}));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__12_i_1
       (.I0(I_pipeline_reg__1[54]),
        .I1(D_pipeline_reg__1[54]),
        .I2(P_pipeline_reg__1[54]),
        .O(Sig_Buffer0__0_carry__12_i_1_n_0));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__12_i_2
       (.I0(I_pipeline_reg__1[53]),
        .I1(D_pipeline_reg__1[53]),
        .I2(P_pipeline_reg__1[53]),
        .O(Sig_Buffer0__0_carry__12_i_2_n_0));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__12_i_3
       (.I0(I_pipeline_reg__1[52]),
        .I1(D_pipeline_reg__1[52]),
        .I2(P_pipeline_reg__1[52]),
        .O(Sig_Buffer0__0_carry__12_i_3_n_0));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__12_i_4
       (.I0(I_pipeline_reg__1[51]),
        .I1(D_pipeline_reg__1[51]),
        .I2(P_pipeline_reg__1[51]),
        .O(Sig_Buffer0__0_carry__12_i_4_n_0));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__12_i_5
       (.I0(I_pipeline_reg__1[55]),
        .I1(D_pipeline_reg__1[55]),
        .I2(P_pipeline_reg__1[55]),
        .I3(Sig_Buffer0__0_carry__12_i_1_n_0),
        .O(Sig_Buffer0__0_carry__12_i_5_n_0));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__12_i_6
       (.I0(I_pipeline_reg__1[54]),
        .I1(D_pipeline_reg__1[54]),
        .I2(P_pipeline_reg__1[54]),
        .I3(Sig_Buffer0__0_carry__12_i_2_n_0),
        .O(Sig_Buffer0__0_carry__12_i_6_n_0));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__12_i_7
       (.I0(I_pipeline_reg__1[53]),
        .I1(D_pipeline_reg__1[53]),
        .I2(P_pipeline_reg__1[53]),
        .I3(Sig_Buffer0__0_carry__12_i_3_n_0),
        .O(Sig_Buffer0__0_carry__12_i_7_n_0));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__12_i_8
       (.I0(I_pipeline_reg__1[52]),
        .I1(D_pipeline_reg__1[52]),
        .I2(P_pipeline_reg__1[52]),
        .I3(Sig_Buffer0__0_carry__12_i_4_n_0),
        .O(Sig_Buffer0__0_carry__12_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__13
       (.CI(Sig_Buffer0__0_carry__12_n_0),
        .CO({Sig_Buffer0__0_carry__13_n_0,Sig_Buffer0__0_carry__13_n_1,Sig_Buffer0__0_carry__13_n_2,Sig_Buffer0__0_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__13_i_1_n_0,Sig_Buffer0__0_carry__13_i_2_n_0,Sig_Buffer0__0_carry__13_i_3_n_0,Sig_Buffer0__0_carry__13_i_4_n_0}),
        .O({Sig_Buffer0__0_carry__13_n_4,Sig_Buffer0__0_carry__13_n_5,Sig_Buffer0__0_carry__13_n_6,Sig_Buffer0__0_carry__13_n_7}),
        .S({Sig_Buffer0__0_carry__13_i_5_n_0,Sig_Buffer0__0_carry__13_i_6_n_0,Sig_Buffer0__0_carry__13_i_7_n_0,Sig_Buffer0__0_carry__13_i_8_n_0}));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__13_i_1
       (.I0(I_pipeline_reg__1[58]),
        .I1(D_pipeline_reg__1[58]),
        .I2(P_pipeline_reg__1[58]),
        .O(Sig_Buffer0__0_carry__13_i_1_n_0));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__13_i_2
       (.I0(I_pipeline_reg__1[57]),
        .I1(D_pipeline_reg__1[57]),
        .I2(P_pipeline_reg__1[57]),
        .O(Sig_Buffer0__0_carry__13_i_2_n_0));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__13_i_3
       (.I0(I_pipeline_reg__1[56]),
        .I1(D_pipeline_reg__1[56]),
        .I2(P_pipeline_reg__1[56]),
        .O(Sig_Buffer0__0_carry__13_i_3_n_0));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__13_i_4
       (.I0(I_pipeline_reg__1[55]),
        .I1(D_pipeline_reg__1[55]),
        .I2(P_pipeline_reg__1[55]),
        .O(Sig_Buffer0__0_carry__13_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__13_i_5
       (.I0(Sig_Buffer0__0_carry__13_i_1_n_0),
        .I1(D_pipeline_reg__1[59]),
        .I2(I_pipeline_reg__1[59]),
        .I3(P_pipeline_reg__1[59]),
        .O(Sig_Buffer0__0_carry__13_i_5_n_0));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__13_i_6
       (.I0(I_pipeline_reg__1[58]),
        .I1(D_pipeline_reg__1[58]),
        .I2(P_pipeline_reg__1[58]),
        .I3(Sig_Buffer0__0_carry__13_i_2_n_0),
        .O(Sig_Buffer0__0_carry__13_i_6_n_0));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__13_i_7
       (.I0(I_pipeline_reg__1[57]),
        .I1(D_pipeline_reg__1[57]),
        .I2(P_pipeline_reg__1[57]),
        .I3(Sig_Buffer0__0_carry__13_i_3_n_0),
        .O(Sig_Buffer0__0_carry__13_i_7_n_0));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__13_i_8
       (.I0(I_pipeline_reg__1[56]),
        .I1(D_pipeline_reg__1[56]),
        .I2(P_pipeline_reg__1[56]),
        .I3(Sig_Buffer0__0_carry__13_i_4_n_0),
        .O(Sig_Buffer0__0_carry__13_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__14
       (.CI(Sig_Buffer0__0_carry__13_n_0),
        .CO({NLW_Sig_Buffer0__0_carry__14_CO_UNCONNECTED[3],Sig_Buffer0__0_carry__14_n_1,Sig_Buffer0__0_carry__14_n_2,Sig_Buffer0__0_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Sig_Buffer0__0_carry__14_i_1_n_0,Sig_Buffer0__0_carry__14_i_2_n_0,Sig_Buffer0__0_carry__14_i_3_n_0}),
        .O({Sig_Buffer0__0_carry__14_n_4,Sig_Buffer0__0_carry__14_n_5,Sig_Buffer0__0_carry__14_n_6,Sig_Buffer0__0_carry__14_n_7}),
        .S({Sig_Buffer0__0_carry__14_i_4_n_0,Sig_Buffer0__0_carry__14_i_5_n_0,Sig_Buffer0__0_carry__14_i_6_n_0,Sig_Buffer0__0_carry__14_i_7_n_0}));
  LUT4 #(
    .INIT(16'hE00E)) 
    Sig_Buffer0__0_carry__14_i_1
       (.I0(I_pipeline_reg__1[60]),
        .I1(D_pipeline_reg__1[60]),
        .I2(I_pipeline_reg__1[61]),
        .I3(D_pipeline_reg__1[61]),
        .O(Sig_Buffer0__0_carry__14_i_1_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    Sig_Buffer0__0_carry__14_i_2
       (.I0(I_pipeline_reg__1[60]),
        .I1(D_pipeline_reg__1[60]),
        .I2(P_pipeline_reg__1[60]),
        .O(Sig_Buffer0__0_carry__14_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    Sig_Buffer0__0_carry__14_i_3
       (.I0(P_pipeline_reg__1[60]),
        .I1(D_pipeline_reg__1[60]),
        .I2(I_pipeline_reg__1[60]),
        .O(Sig_Buffer0__0_carry__14_i_3_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    Sig_Buffer0__0_carry__14_i_4
       (.I0(D_pipeline_reg__1[61]),
        .I1(I_pipeline_reg__1[61]),
        .I2(D_pipeline_reg__1[63]),
        .I3(I_pipeline_reg__1[63]),
        .I4(D_pipeline_reg__1[62]),
        .I5(I_pipeline_reg__1[62]),
        .O(Sig_Buffer0__0_carry__14_i_4_n_0));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    Sig_Buffer0__0_carry__14_i_5
       (.I0(D_pipeline_reg__1[60]),
        .I1(I_pipeline_reg__1[60]),
        .I2(D_pipeline_reg__1[62]),
        .I3(I_pipeline_reg__1[62]),
        .I4(D_pipeline_reg__1[61]),
        .I5(I_pipeline_reg__1[61]),
        .O(Sig_Buffer0__0_carry__14_i_5_n_0));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    Sig_Buffer0__0_carry__14_i_6
       (.I0(P_pipeline_reg__1[60]),
        .I1(D_pipeline_reg__1[61]),
        .I2(I_pipeline_reg__1[61]),
        .I3(D_pipeline_reg__1[60]),
        .I4(I_pipeline_reg__1[60]),
        .O(Sig_Buffer0__0_carry__14_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    Sig_Buffer0__0_carry__14_i_7
       (.I0(P_pipeline_reg__1[60]),
        .I1(D_pipeline_reg__1[60]),
        .I2(I_pipeline_reg__1[60]),
        .I3(P_pipeline_reg__1[59]),
        .I4(D_pipeline_reg__1[59]),
        .I5(I_pipeline_reg__1[59]),
        .O(Sig_Buffer0__0_carry__14_i_7_n_0));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__1_i_1
       (.I0(\I_pipeline_reg[10]__0_n_0 ),
        .I1(\D_pipeline_reg[10]__0_n_0 ),
        .I2(\P_pipeline_reg[10]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__1_i_2
       (.I0(\I_pipeline_reg[9]__0_n_0 ),
        .I1(\D_pipeline_reg[9]__0_n_0 ),
        .I2(\P_pipeline_reg[9]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__1_i_3
       (.I0(\I_pipeline_reg[8]__0_n_0 ),
        .I1(\D_pipeline_reg[8]__0_n_0 ),
        .I2(\P_pipeline_reg[8]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__1_i_4
       (.I0(\I_pipeline_reg[7]__0_n_0 ),
        .I1(\D_pipeline_reg[7]__0_n_0 ),
        .I2(\P_pipeline_reg[7]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__1_i_5
       (.I0(\I_pipeline_reg[11]__0_n_0 ),
        .I1(\D_pipeline_reg[11]__0_n_0 ),
        .I2(\P_pipeline_reg[11]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__1_i_1_n_0),
        .O(Sig_Buffer0__0_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__1_i_6
       (.I0(\I_pipeline_reg[10]__0_n_0 ),
        .I1(\D_pipeline_reg[10]__0_n_0 ),
        .I2(\P_pipeline_reg[10]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__1_i_2_n_0),
        .O(Sig_Buffer0__0_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__1_i_7
       (.I0(\I_pipeline_reg[9]__0_n_0 ),
        .I1(\D_pipeline_reg[9]__0_n_0 ),
        .I2(\P_pipeline_reg[9]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__1_i_3_n_0),
        .O(Sig_Buffer0__0_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__1_i_8
       (.I0(\I_pipeline_reg[8]__0_n_0 ),
        .I1(\D_pipeline_reg[8]__0_n_0 ),
        .I2(\P_pipeline_reg[8]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__1_i_4_n_0),
        .O(Sig_Buffer0__0_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__2
       (.CI(Sig_Buffer0__0_carry__1_n_0),
        .CO({Sig_Buffer0__0_carry__2_n_0,Sig_Buffer0__0_carry__2_n_1,Sig_Buffer0__0_carry__2_n_2,Sig_Buffer0__0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__2_i_1_n_0,Sig_Buffer0__0_carry__2_i_2_n_0,Sig_Buffer0__0_carry__2_i_3_n_0,Sig_Buffer0__0_carry__2_i_4_n_0}),
        .O(NLW_Sig_Buffer0__0_carry__2_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry__2_i_5_n_0,Sig_Buffer0__0_carry__2_i_6_n_0,Sig_Buffer0__0_carry__2_i_7_n_0,Sig_Buffer0__0_carry__2_i_8_n_0}));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__2_i_1
       (.I0(\I_pipeline_reg[14]__0_n_0 ),
        .I1(\D_pipeline_reg[14]__0_n_0 ),
        .I2(\P_pipeline_reg[14]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__2_i_2
       (.I0(\I_pipeline_reg[13]__0_n_0 ),
        .I1(\D_pipeline_reg[13]__0_n_0 ),
        .I2(\P_pipeline_reg[13]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__2_i_3
       (.I0(\I_pipeline_reg[12]__0_n_0 ),
        .I1(\D_pipeline_reg[12]__0_n_0 ),
        .I2(\P_pipeline_reg[12]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__2_i_4
       (.I0(\I_pipeline_reg[11]__0_n_0 ),
        .I1(\D_pipeline_reg[11]__0_n_0 ),
        .I2(\P_pipeline_reg[11]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__2_i_4_n_0));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__2_i_5
       (.I0(\I_pipeline_reg[15]__0_n_0 ),
        .I1(\D_pipeline_reg[15]__0_n_0 ),
        .I2(\P_pipeline_reg[15]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__2_i_1_n_0),
        .O(Sig_Buffer0__0_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__2_i_6
       (.I0(\I_pipeline_reg[14]__0_n_0 ),
        .I1(\D_pipeline_reg[14]__0_n_0 ),
        .I2(\P_pipeline_reg[14]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__2_i_2_n_0),
        .O(Sig_Buffer0__0_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__2_i_7
       (.I0(\I_pipeline_reg[13]__0_n_0 ),
        .I1(\D_pipeline_reg[13]__0_n_0 ),
        .I2(\P_pipeline_reg[13]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__2_i_3_n_0),
        .O(Sig_Buffer0__0_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__2_i_8
       (.I0(\I_pipeline_reg[12]__0_n_0 ),
        .I1(\D_pipeline_reg[12]__0_n_0 ),
        .I2(\P_pipeline_reg[12]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry__2_i_4_n_0),
        .O(Sig_Buffer0__0_carry__2_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__3
       (.CI(Sig_Buffer0__0_carry__2_n_0),
        .CO({Sig_Buffer0__0_carry__3_n_0,Sig_Buffer0__0_carry__3_n_1,Sig_Buffer0__0_carry__3_n_2,Sig_Buffer0__0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__3_i_1_n_0,Sig_Buffer0__0_carry__3_i_2_n_0,Sig_Buffer0__0_carry__3_i_3_n_0,Sig_Buffer0__0_carry__3_i_4_n_0}),
        .O(NLW_Sig_Buffer0__0_carry__3_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry__3_i_5_n_0,Sig_Buffer0__0_carry__3_i_6_n_0,Sig_Buffer0__0_carry__3_i_7_n_0,Sig_Buffer0__0_carry__3_i_8_n_0}));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__3_i_1
       (.I0(I_pipeline_reg__1[18]),
        .I1(D_pipeline_reg__1[18]),
        .I2(P_pipeline_reg__1[18]),
        .O(Sig_Buffer0__0_carry__3_i_1_n_0));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__3_i_2
       (.I0(I_pipeline_reg__1[17]),
        .I1(D_pipeline_reg__1[17]),
        .I2(P_pipeline_reg__1[17]),
        .O(Sig_Buffer0__0_carry__3_i_2_n_0));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__3_i_3
       (.I0(I_pipeline_reg__1[16]),
        .I1(D_pipeline_reg__1[16]),
        .I2(P_pipeline_reg__1[16]),
        .O(Sig_Buffer0__0_carry__3_i_3_n_0));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__3_i_4
       (.I0(\I_pipeline_reg[15]__0_n_0 ),
        .I1(\D_pipeline_reg[15]__0_n_0 ),
        .I2(\P_pipeline_reg[15]__0_n_0 ),
        .O(Sig_Buffer0__0_carry__3_i_4_n_0));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__3_i_5
       (.I0(I_pipeline_reg__1[19]),
        .I1(D_pipeline_reg__1[19]),
        .I2(P_pipeline_reg__1[19]),
        .I3(Sig_Buffer0__0_carry__3_i_1_n_0),
        .O(Sig_Buffer0__0_carry__3_i_5_n_0));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__3_i_6
       (.I0(I_pipeline_reg__1[18]),
        .I1(D_pipeline_reg__1[18]),
        .I2(P_pipeline_reg__1[18]),
        .I3(Sig_Buffer0__0_carry__3_i_2_n_0),
        .O(Sig_Buffer0__0_carry__3_i_6_n_0));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__3_i_7
       (.I0(I_pipeline_reg__1[17]),
        .I1(D_pipeline_reg__1[17]),
        .I2(P_pipeline_reg__1[17]),
        .I3(Sig_Buffer0__0_carry__3_i_3_n_0),
        .O(Sig_Buffer0__0_carry__3_i_7_n_0));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__3_i_8
       (.I0(I_pipeline_reg__1[16]),
        .I1(D_pipeline_reg__1[16]),
        .I2(P_pipeline_reg__1[16]),
        .I3(Sig_Buffer0__0_carry__3_i_4_n_0),
        .O(Sig_Buffer0__0_carry__3_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__4
       (.CI(Sig_Buffer0__0_carry__3_n_0),
        .CO({Sig_Buffer0__0_carry__4_n_0,Sig_Buffer0__0_carry__4_n_1,Sig_Buffer0__0_carry__4_n_2,Sig_Buffer0__0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__4_i_1_n_0,Sig_Buffer0__0_carry__4_i_2_n_0,Sig_Buffer0__0_carry__4_i_3_n_0,Sig_Buffer0__0_carry__4_i_4_n_0}),
        .O(NLW_Sig_Buffer0__0_carry__4_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry__4_i_5_n_0,Sig_Buffer0__0_carry__4_i_6_n_0,Sig_Buffer0__0_carry__4_i_7_n_0,Sig_Buffer0__0_carry__4_i_8_n_0}));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__4_i_1
       (.I0(I_pipeline_reg__1[22]),
        .I1(D_pipeline_reg__1[22]),
        .I2(P_pipeline_reg__1[22]),
        .O(Sig_Buffer0__0_carry__4_i_1_n_0));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__4_i_2
       (.I0(I_pipeline_reg__1[21]),
        .I1(D_pipeline_reg__1[21]),
        .I2(P_pipeline_reg__1[21]),
        .O(Sig_Buffer0__0_carry__4_i_2_n_0));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__4_i_3
       (.I0(I_pipeline_reg__1[20]),
        .I1(D_pipeline_reg__1[20]),
        .I2(P_pipeline_reg__1[20]),
        .O(Sig_Buffer0__0_carry__4_i_3_n_0));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__4_i_4
       (.I0(I_pipeline_reg__1[19]),
        .I1(D_pipeline_reg__1[19]),
        .I2(P_pipeline_reg__1[19]),
        .O(Sig_Buffer0__0_carry__4_i_4_n_0));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__4_i_5
       (.I0(I_pipeline_reg__1[23]),
        .I1(D_pipeline_reg__1[23]),
        .I2(P_pipeline_reg__1[23]),
        .I3(Sig_Buffer0__0_carry__4_i_1_n_0),
        .O(Sig_Buffer0__0_carry__4_i_5_n_0));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__4_i_6
       (.I0(I_pipeline_reg__1[22]),
        .I1(D_pipeline_reg__1[22]),
        .I2(P_pipeline_reg__1[22]),
        .I3(Sig_Buffer0__0_carry__4_i_2_n_0),
        .O(Sig_Buffer0__0_carry__4_i_6_n_0));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__4_i_7
       (.I0(I_pipeline_reg__1[21]),
        .I1(D_pipeline_reg__1[21]),
        .I2(P_pipeline_reg__1[21]),
        .I3(Sig_Buffer0__0_carry__4_i_3_n_0),
        .O(Sig_Buffer0__0_carry__4_i_7_n_0));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__4_i_8
       (.I0(I_pipeline_reg__1[20]),
        .I1(D_pipeline_reg__1[20]),
        .I2(P_pipeline_reg__1[20]),
        .I3(Sig_Buffer0__0_carry__4_i_4_n_0),
        .O(Sig_Buffer0__0_carry__4_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__5
       (.CI(Sig_Buffer0__0_carry__4_n_0),
        .CO({Sig_Buffer0__0_carry__5_n_0,Sig_Buffer0__0_carry__5_n_1,Sig_Buffer0__0_carry__5_n_2,Sig_Buffer0__0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__5_i_1_n_0,Sig_Buffer0__0_carry__5_i_2_n_0,Sig_Buffer0__0_carry__5_i_3_n_0,Sig_Buffer0__0_carry__5_i_4_n_0}),
        .O(NLW_Sig_Buffer0__0_carry__5_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry__5_i_5_n_0,Sig_Buffer0__0_carry__5_i_6_n_0,Sig_Buffer0__0_carry__5_i_7_n_0,Sig_Buffer0__0_carry__5_i_8_n_0}));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__5_i_1
       (.I0(I_pipeline_reg__1[26]),
        .I1(D_pipeline_reg__1[26]),
        .I2(P_pipeline_reg__1[26]),
        .O(Sig_Buffer0__0_carry__5_i_1_n_0));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__5_i_2
       (.I0(I_pipeline_reg__1[25]),
        .I1(D_pipeline_reg__1[25]),
        .I2(P_pipeline_reg__1[25]),
        .O(Sig_Buffer0__0_carry__5_i_2_n_0));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__5_i_3
       (.I0(I_pipeline_reg__1[24]),
        .I1(D_pipeline_reg__1[24]),
        .I2(P_pipeline_reg__1[24]),
        .O(Sig_Buffer0__0_carry__5_i_3_n_0));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__5_i_4
       (.I0(I_pipeline_reg__1[23]),
        .I1(D_pipeline_reg__1[23]),
        .I2(P_pipeline_reg__1[23]),
        .O(Sig_Buffer0__0_carry__5_i_4_n_0));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__5_i_5
       (.I0(I_pipeline_reg__1[27]),
        .I1(D_pipeline_reg__1[27]),
        .I2(P_pipeline_reg__1[27]),
        .I3(Sig_Buffer0__0_carry__5_i_1_n_0),
        .O(Sig_Buffer0__0_carry__5_i_5_n_0));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__5_i_6
       (.I0(I_pipeline_reg__1[26]),
        .I1(D_pipeline_reg__1[26]),
        .I2(P_pipeline_reg__1[26]),
        .I3(Sig_Buffer0__0_carry__5_i_2_n_0),
        .O(Sig_Buffer0__0_carry__5_i_6_n_0));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__5_i_7
       (.I0(I_pipeline_reg__1[25]),
        .I1(D_pipeline_reg__1[25]),
        .I2(P_pipeline_reg__1[25]),
        .I3(Sig_Buffer0__0_carry__5_i_3_n_0),
        .O(Sig_Buffer0__0_carry__5_i_7_n_0));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__5_i_8
       (.I0(I_pipeline_reg__1[24]),
        .I1(D_pipeline_reg__1[24]),
        .I2(P_pipeline_reg__1[24]),
        .I3(Sig_Buffer0__0_carry__5_i_4_n_0),
        .O(Sig_Buffer0__0_carry__5_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__6
       (.CI(Sig_Buffer0__0_carry__5_n_0),
        .CO({Sig_Buffer0__0_carry__6_n_0,Sig_Buffer0__0_carry__6_n_1,Sig_Buffer0__0_carry__6_n_2,Sig_Buffer0__0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__6_i_1_n_0,Sig_Buffer0__0_carry__6_i_2_n_0,Sig_Buffer0__0_carry__6_i_3_n_0,Sig_Buffer0__0_carry__6_i_4_n_0}),
        .O(NLW_Sig_Buffer0__0_carry__6_O_UNCONNECTED[3:0]),
        .S({Sig_Buffer0__0_carry__6_i_5_n_0,Sig_Buffer0__0_carry__6_i_6_n_0,Sig_Buffer0__0_carry__6_i_7_n_0,Sig_Buffer0__0_carry__6_i_8_n_0}));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__6_i_1
       (.I0(I_pipeline_reg__1[30]),
        .I1(D_pipeline_reg__1[30]),
        .I2(P_pipeline_reg__1[30]),
        .O(Sig_Buffer0__0_carry__6_i_1_n_0));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__6_i_2
       (.I0(I_pipeline_reg__1[29]),
        .I1(D_pipeline_reg__1[29]),
        .I2(P_pipeline_reg__1[29]),
        .O(Sig_Buffer0__0_carry__6_i_2_n_0));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__6_i_3
       (.I0(I_pipeline_reg__1[28]),
        .I1(D_pipeline_reg__1[28]),
        .I2(P_pipeline_reg__1[28]),
        .O(Sig_Buffer0__0_carry__6_i_3_n_0));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__6_i_4
       (.I0(I_pipeline_reg__1[27]),
        .I1(D_pipeline_reg__1[27]),
        .I2(P_pipeline_reg__1[27]),
        .O(Sig_Buffer0__0_carry__6_i_4_n_0));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__6_i_5
       (.I0(I_pipeline_reg__1[31]),
        .I1(D_pipeline_reg__1[31]),
        .I2(P_pipeline_reg__1[31]),
        .I3(Sig_Buffer0__0_carry__6_i_1_n_0),
        .O(Sig_Buffer0__0_carry__6_i_5_n_0));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__6_i_6
       (.I0(I_pipeline_reg__1[30]),
        .I1(D_pipeline_reg__1[30]),
        .I2(P_pipeline_reg__1[30]),
        .I3(Sig_Buffer0__0_carry__6_i_2_n_0),
        .O(Sig_Buffer0__0_carry__6_i_6_n_0));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__6_i_7
       (.I0(I_pipeline_reg__1[29]),
        .I1(D_pipeline_reg__1[29]),
        .I2(P_pipeline_reg__1[29]),
        .I3(Sig_Buffer0__0_carry__6_i_3_n_0),
        .O(Sig_Buffer0__0_carry__6_i_7_n_0));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__6_i_8
       (.I0(I_pipeline_reg__1[28]),
        .I1(D_pipeline_reg__1[28]),
        .I2(P_pipeline_reg__1[28]),
        .I3(Sig_Buffer0__0_carry__6_i_4_n_0),
        .O(Sig_Buffer0__0_carry__6_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__7
       (.CI(Sig_Buffer0__0_carry__6_n_0),
        .CO({Sig_Buffer0__0_carry__7_n_0,Sig_Buffer0__0_carry__7_n_1,Sig_Buffer0__0_carry__7_n_2,Sig_Buffer0__0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__7_i_1_n_0,Sig_Buffer0__0_carry__7_i_2_n_0,Sig_Buffer0__0_carry__7_i_3_n_0,Sig_Buffer0__0_carry__7_i_4_n_0}),
        .O({Sig_Buffer0__0_carry__7_n_4,Sig_Buffer0__0_carry__7_n_5,Sig_Buffer0__0_carry__7_n_6,Sig_Buffer0__0_carry__7_n_7}),
        .S({Sig_Buffer0__0_carry__7_i_5_n_0,Sig_Buffer0__0_carry__7_i_6_n_0,Sig_Buffer0__0_carry__7_i_7_n_0,Sig_Buffer0__0_carry__7_i_8_n_0}));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__7_i_1
       (.I0(I_pipeline_reg__1[34]),
        .I1(D_pipeline_reg__1[34]),
        .I2(P_pipeline_reg__1[34]),
        .O(Sig_Buffer0__0_carry__7_i_1_n_0));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__7_i_2
       (.I0(I_pipeline_reg__1[33]),
        .I1(D_pipeline_reg__1[33]),
        .I2(P_pipeline_reg__1[33]),
        .O(Sig_Buffer0__0_carry__7_i_2_n_0));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__7_i_3
       (.I0(I_pipeline_reg__1[32]),
        .I1(D_pipeline_reg__1[32]),
        .I2(P_pipeline_reg__1[32]),
        .O(Sig_Buffer0__0_carry__7_i_3_n_0));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__7_i_4
       (.I0(I_pipeline_reg__1[31]),
        .I1(D_pipeline_reg__1[31]),
        .I2(P_pipeline_reg__1[31]),
        .O(Sig_Buffer0__0_carry__7_i_4_n_0));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__7_i_5
       (.I0(I_pipeline_reg__1[35]),
        .I1(D_pipeline_reg__1[35]),
        .I2(P_pipeline_reg__1[35]),
        .I3(Sig_Buffer0__0_carry__7_i_1_n_0),
        .O(Sig_Buffer0__0_carry__7_i_5_n_0));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__7_i_6
       (.I0(I_pipeline_reg__1[34]),
        .I1(D_pipeline_reg__1[34]),
        .I2(P_pipeline_reg__1[34]),
        .I3(Sig_Buffer0__0_carry__7_i_2_n_0),
        .O(Sig_Buffer0__0_carry__7_i_6_n_0));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__7_i_7
       (.I0(I_pipeline_reg__1[33]),
        .I1(D_pipeline_reg__1[33]),
        .I2(P_pipeline_reg__1[33]),
        .I3(Sig_Buffer0__0_carry__7_i_3_n_0),
        .O(Sig_Buffer0__0_carry__7_i_7_n_0));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__7_i_8
       (.I0(I_pipeline_reg__1[32]),
        .I1(D_pipeline_reg__1[32]),
        .I2(P_pipeline_reg__1[32]),
        .I3(Sig_Buffer0__0_carry__7_i_4_n_0),
        .O(Sig_Buffer0__0_carry__7_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__8
       (.CI(Sig_Buffer0__0_carry__7_n_0),
        .CO({Sig_Buffer0__0_carry__8_n_0,Sig_Buffer0__0_carry__8_n_1,Sig_Buffer0__0_carry__8_n_2,Sig_Buffer0__0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__8_i_1_n_0,Sig_Buffer0__0_carry__8_i_2_n_0,Sig_Buffer0__0_carry__8_i_3_n_0,Sig_Buffer0__0_carry__8_i_4_n_0}),
        .O({Sig_Buffer0__0_carry__8_n_4,Sig_Buffer0__0_carry__8_n_5,Sig_Buffer0__0_carry__8_n_6,Sig_Buffer0__0_carry__8_n_7}),
        .S({Sig_Buffer0__0_carry__8_i_5_n_0,Sig_Buffer0__0_carry__8_i_6_n_0,Sig_Buffer0__0_carry__8_i_7_n_0,Sig_Buffer0__0_carry__8_i_8_n_0}));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__8_i_1
       (.I0(I_pipeline_reg__1[38]),
        .I1(D_pipeline_reg__1[38]),
        .I2(P_pipeline_reg__1[38]),
        .O(Sig_Buffer0__0_carry__8_i_1_n_0));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__8_i_2
       (.I0(I_pipeline_reg__1[37]),
        .I1(D_pipeline_reg__1[37]),
        .I2(P_pipeline_reg__1[37]),
        .O(Sig_Buffer0__0_carry__8_i_2_n_0));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__8_i_3
       (.I0(I_pipeline_reg__1[36]),
        .I1(D_pipeline_reg__1[36]),
        .I2(P_pipeline_reg__1[36]),
        .O(Sig_Buffer0__0_carry__8_i_3_n_0));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__8_i_4
       (.I0(I_pipeline_reg__1[35]),
        .I1(D_pipeline_reg__1[35]),
        .I2(P_pipeline_reg__1[35]),
        .O(Sig_Buffer0__0_carry__8_i_4_n_0));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__8_i_5
       (.I0(I_pipeline_reg__1[39]),
        .I1(D_pipeline_reg__1[39]),
        .I2(P_pipeline_reg__1[39]),
        .I3(Sig_Buffer0__0_carry__8_i_1_n_0),
        .O(Sig_Buffer0__0_carry__8_i_5_n_0));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__8_i_6
       (.I0(I_pipeline_reg__1[38]),
        .I1(D_pipeline_reg__1[38]),
        .I2(P_pipeline_reg__1[38]),
        .I3(Sig_Buffer0__0_carry__8_i_2_n_0),
        .O(Sig_Buffer0__0_carry__8_i_6_n_0));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__8_i_7
       (.I0(I_pipeline_reg__1[37]),
        .I1(D_pipeline_reg__1[37]),
        .I2(P_pipeline_reg__1[37]),
        .I3(Sig_Buffer0__0_carry__8_i_3_n_0),
        .O(Sig_Buffer0__0_carry__8_i_7_n_0));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__8_i_8
       (.I0(I_pipeline_reg__1[36]),
        .I1(D_pipeline_reg__1[36]),
        .I2(P_pipeline_reg__1[36]),
        .I3(Sig_Buffer0__0_carry__8_i_4_n_0),
        .O(Sig_Buffer0__0_carry__8_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 Sig_Buffer0__0_carry__9
       (.CI(Sig_Buffer0__0_carry__8_n_0),
        .CO({Sig_Buffer0__0_carry__9_n_0,Sig_Buffer0__0_carry__9_n_1,Sig_Buffer0__0_carry__9_n_2,Sig_Buffer0__0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({Sig_Buffer0__0_carry__9_i_1_n_0,Sig_Buffer0__0_carry__9_i_2_n_0,Sig_Buffer0__0_carry__9_i_3_n_0,Sig_Buffer0__0_carry__9_i_4_n_0}),
        .O({Sig_Buffer0__0_carry__9_n_4,Sig_Buffer0__0_carry__9_n_5,Sig_Buffer0__0_carry__9_n_6,Sig_Buffer0__0_carry__9_n_7}),
        .S({Sig_Buffer0__0_carry__9_i_5_n_0,Sig_Buffer0__0_carry__9_i_6_n_0,Sig_Buffer0__0_carry__9_i_7_n_0,Sig_Buffer0__0_carry__9_i_8_n_0}));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__9_i_1
       (.I0(I_pipeline_reg__1[42]),
        .I1(D_pipeline_reg__1[42]),
        .I2(P_pipeline_reg__1[42]),
        .O(Sig_Buffer0__0_carry__9_i_1_n_0));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__9_i_2
       (.I0(I_pipeline_reg__1[41]),
        .I1(D_pipeline_reg__1[41]),
        .I2(P_pipeline_reg__1[41]),
        .O(Sig_Buffer0__0_carry__9_i_2_n_0));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__9_i_3
       (.I0(I_pipeline_reg__1[40]),
        .I1(D_pipeline_reg__1[40]),
        .I2(P_pipeline_reg__1[40]),
        .O(Sig_Buffer0__0_carry__9_i_3_n_0));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry__9_i_4
       (.I0(I_pipeline_reg__1[39]),
        .I1(D_pipeline_reg__1[39]),
        .I2(P_pipeline_reg__1[39]),
        .O(Sig_Buffer0__0_carry__9_i_4_n_0));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__9_i_5
       (.I0(I_pipeline_reg__1[43]),
        .I1(D_pipeline_reg__1[43]),
        .I2(P_pipeline_reg__1[43]),
        .I3(Sig_Buffer0__0_carry__9_i_1_n_0),
        .O(Sig_Buffer0__0_carry__9_i_5_n_0));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__9_i_6
       (.I0(I_pipeline_reg__1[42]),
        .I1(D_pipeline_reg__1[42]),
        .I2(P_pipeline_reg__1[42]),
        .I3(Sig_Buffer0__0_carry__9_i_2_n_0),
        .O(Sig_Buffer0__0_carry__9_i_6_n_0));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__9_i_7
       (.I0(I_pipeline_reg__1[41]),
        .I1(D_pipeline_reg__1[41]),
        .I2(P_pipeline_reg__1[41]),
        .I3(Sig_Buffer0__0_carry__9_i_3_n_0),
        .O(Sig_Buffer0__0_carry__9_i_7_n_0));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry__9_i_8
       (.I0(I_pipeline_reg__1[40]),
        .I1(D_pipeline_reg__1[40]),
        .I2(P_pipeline_reg__1[40]),
        .I3(Sig_Buffer0__0_carry__9_i_4_n_0),
        .O(Sig_Buffer0__0_carry__9_i_8_n_0));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry_i_1
       (.I0(\I_pipeline_reg[2]__0_n_0 ),
        .I1(\D_pipeline_reg[2]__0_n_0 ),
        .I2(\P_pipeline_reg[2]__0_n_0 ),
        .O(Sig_Buffer0__0_carry_i_1_n_0));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry_i_2
       (.I0(\I_pipeline_reg[1]__0_n_0 ),
        .I1(\D_pipeline_reg[1]__0_n_0 ),
        .I2(\P_pipeline_reg[1]__0_n_0 ),
        .O(Sig_Buffer0__0_carry_i_2_n_0));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    Sig_Buffer0__0_carry_i_3
       (.I0(\I_pipeline_reg[0]__0_n_0 ),
        .I1(\D_pipeline_reg[0]__0_n_0 ),
        .I2(\P_pipeline_reg[0]__0_n_0 ),
        .O(Sig_Buffer0__0_carry_i_3_n_0));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry_i_4
       (.I0(\I_pipeline_reg[3]__0_n_0 ),
        .I1(\D_pipeline_reg[3]__0_n_0 ),
        .I2(\P_pipeline_reg[3]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry_i_1_n_0),
        .O(Sig_Buffer0__0_carry_i_4_n_0));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry_i_5
       (.I0(\I_pipeline_reg[2]__0_n_0 ),
        .I1(\D_pipeline_reg[2]__0_n_0 ),
        .I2(\P_pipeline_reg[2]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry_i_2_n_0),
        .O(Sig_Buffer0__0_carry_i_5_n_0));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    Sig_Buffer0__0_carry_i_6
       (.I0(\I_pipeline_reg[1]__0_n_0 ),
        .I1(\D_pipeline_reg[1]__0_n_0 ),
        .I2(\P_pipeline_reg[1]__0_n_0 ),
        .I3(Sig_Buffer0__0_carry_i_3_n_0),
        .O(Sig_Buffer0__0_carry_i_6_n_0));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    Sig_Buffer0__0_carry_i_7
       (.I0(\I_pipeline_reg[0]__0_n_0 ),
        .I1(\D_pipeline_reg[0]__0_n_0 ),
        .I2(\P_pipeline_reg[0]__0_n_0 ),
        .O(Sig_Buffer0__0_carry_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[32] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__7_n_7),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[33] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__7_n_6),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[34] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__7_n_5),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[35] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__7_n_4),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[36] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__8_n_7),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[37] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__8_n_6),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[38] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__8_n_5),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[39] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__8_n_4),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[40] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__9_n_7),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[41] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__9_n_6),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[42] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__9_n_5),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[43] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__9_n_4),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[44] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__10_n_7),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[45] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__10_n_6),
        .Q(p_0_in[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[46] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__10_n_5),
        .Q(p_0_in[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[47] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__10_n_4),
        .Q(p_0_in[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[48] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__11_n_7),
        .Q(p_0_in[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[49] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__11_n_6),
        .Q(p_0_in[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[50] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__11_n_5),
        .Q(p_0_in[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[51] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__11_n_4),
        .Q(p_0_in[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[52] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__12_n_7),
        .Q(p_0_in[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[53] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__12_n_6),
        .Q(p_0_in[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[54] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__12_n_5),
        .Q(p_0_in[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[55] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__12_n_4),
        .Q(p_0_in[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[56] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__13_n_7),
        .Q(p_0_in[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[57] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__13_n_6),
        .Q(p_0_in[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[58] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__13_n_5),
        .Q(p_0_in[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[59] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__13_n_4),
        .Q(p_0_in[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[60] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__14_n_7),
        .Q(p_0_in[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[61] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__14_n_6),
        .Q(p_0_in[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[62] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__14_n_5),
        .Q(p_0_in[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Sig_Buffer_reg[63] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(Sig_Buffer0__0_carry__14_n_4),
        .Q(p_0_in[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[0] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\SignalOutput_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[10] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\SignalOutput_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[11] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\SignalOutput_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[12] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\SignalOutput_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[13] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\SignalOutput_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[14] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\SignalOutput_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[15] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\SignalOutput_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[16] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[16]),
        .Q(\SignalOutput_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[17] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[17]),
        .Q(\SignalOutput_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[18] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[18]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[19] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[19]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[1] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\SignalOutput_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[20] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[20]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[21] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[21]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[22] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[22]),
        .Q(data3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[23] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[23]),
        .Q(data3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[24] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[24]),
        .Q(data3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[25] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[25]),
        .Q(data3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[26] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[26]),
        .Q(data3[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[27] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[27]),
        .Q(data3[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[28] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[28]),
        .Q(data3[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[29] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[29]),
        .Q(data3[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[2] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\SignalOutput_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[30] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[30]),
        .Q(data3[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[31] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[31]),
        .Q(data3[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[3] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\SignalOutput_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[4] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\SignalOutput_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[5] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\SignalOutput_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[6] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\SignalOutput_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[7] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\SignalOutput_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[8] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\SignalOutput_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SignalOutput_reg[9] 
       (.C(AD_CLK_in),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\SignalOutput_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__0_i_1
       (.I0(PLL_Guess_Freq[7]),
        .I1(\SignalOutput_reg_n_0_[7] ),
        .O(\PLL_Guess_Freq[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__0_i_2
       (.I0(PLL_Guess_Freq[6]),
        .I1(\SignalOutput_reg_n_0_[6] ),
        .O(\PLL_Guess_Freq[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__0_i_3
       (.I0(PLL_Guess_Freq[5]),
        .I1(\SignalOutput_reg_n_0_[5] ),
        .O(\PLL_Guess_Freq[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__0_i_4
       (.I0(PLL_Guess_Freq[4]),
        .I1(\SignalOutput_reg_n_0_[4] ),
        .O(\PLL_Guess_Freq[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__1_i_1
       (.I0(PLL_Guess_Freq[11]),
        .I1(\SignalOutput_reg_n_0_[11] ),
        .O(\PLL_Guess_Freq[11] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__1_i_2
       (.I0(PLL_Guess_Freq[10]),
        .I1(\SignalOutput_reg_n_0_[10] ),
        .O(\PLL_Guess_Freq[11] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__1_i_3
       (.I0(PLL_Guess_Freq[9]),
        .I1(\SignalOutput_reg_n_0_[9] ),
        .O(\PLL_Guess_Freq[11] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__1_i_4
       (.I0(PLL_Guess_Freq[8]),
        .I1(\SignalOutput_reg_n_0_[8] ),
        .O(\PLL_Guess_Freq[11] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__2_i_1
       (.I0(PLL_Guess_Freq[15]),
        .I1(\SignalOutput_reg_n_0_[15] ),
        .O(\PLL_Guess_Freq[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__2_i_2
       (.I0(PLL_Guess_Freq[14]),
        .I1(\SignalOutput_reg_n_0_[14] ),
        .O(\PLL_Guess_Freq[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__2_i_3
       (.I0(PLL_Guess_Freq[13]),
        .I1(\SignalOutput_reg_n_0_[13] ),
        .O(\PLL_Guess_Freq[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__2_i_4
       (.I0(PLL_Guess_Freq[12]),
        .I1(\SignalOutput_reg_n_0_[12] ),
        .O(\PLL_Guess_Freq[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__3_i_1
       (.I0(PLL_Guess_Freq[19]),
        .I1(data3[1]),
        .O(\PLL_Guess_Freq[19] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__3_i_2
       (.I0(PLL_Guess_Freq[18]),
        .I1(data3[0]),
        .O(\PLL_Guess_Freq[19] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__3_i_3
       (.I0(PLL_Guess_Freq[17]),
        .I1(\SignalOutput_reg_n_0_[17] ),
        .O(\PLL_Guess_Freq[19] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__3_i_4
       (.I0(PLL_Guess_Freq[16]),
        .I1(\SignalOutput_reg_n_0_[16] ),
        .O(\PLL_Guess_Freq[19] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__4_i_1
       (.I0(PLL_Guess_Freq[23]),
        .I1(data3[5]),
        .O(\PLL_Guess_Freq[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__4_i_2
       (.I0(PLL_Guess_Freq[22]),
        .I1(data3[4]),
        .O(\PLL_Guess_Freq[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__4_i_3
       (.I0(PLL_Guess_Freq[21]),
        .I1(data3[3]),
        .O(\PLL_Guess_Freq[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__4_i_4
       (.I0(PLL_Guess_Freq[20]),
        .I1(data3[2]),
        .O(\PLL_Guess_Freq[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__5_i_1
       (.I0(PLL_Guess_Freq[27]),
        .I1(data3[9]),
        .O(\PLL_Guess_Freq[27] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__5_i_2
       (.I0(PLL_Guess_Freq[26]),
        .I1(data3[8]),
        .O(\PLL_Guess_Freq[27] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__5_i_3
       (.I0(PLL_Guess_Freq[25]),
        .I1(data3[7]),
        .O(\PLL_Guess_Freq[27] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__5_i_4
       (.I0(PLL_Guess_Freq[24]),
        .I1(data3[6]),
        .O(\PLL_Guess_Freq[27] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__6_i_1
       (.I0(PLL_Guess_Freq[31]),
        .I1(data3[13]),
        .O(\PLL_Guess_Freq[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__6_i_2
       (.I0(PLL_Guess_Freq[30]),
        .I1(data3[12]),
        .O(\PLL_Guess_Freq[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__6_i_3
       (.I0(PLL_Guess_Freq[29]),
        .I1(data3[11]),
        .O(\PLL_Guess_Freq[31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry__6_i_4
       (.I0(PLL_Guess_Freq[28]),
        .I1(data3[10]),
        .O(\PLL_Guess_Freq[31] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry_i_1
       (.I0(PLL_Guess_Freq[3]),
        .I1(\SignalOutput_reg_n_0_[3] ),
        .O(\PLL_Guess_Freq[3] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry_i_2
       (.I0(PLL_Guess_Freq[2]),
        .I1(\SignalOutput_reg_n_0_[2] ),
        .O(\PLL_Guess_Freq[3] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry_i_3
       (.I0(PLL_Guess_Freq[1]),
        .I1(\SignalOutput_reg_n_0_[1] ),
        .O(\PLL_Guess_Freq[3] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    phase0_carry_i_4
       (.I0(PLL_Guess_Freq[0]),
        .I1(\SignalOutput_reg_n_0_[0] ),
        .O(\PLL_Guess_Freq[3] [0]));
endmodule

(* CHECK_LICENSE_TYPE = "system_Custom_System_0_0,Custom_System,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "Custom_System,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (PLL_Guess_Freq,
    Internal_Debug_Freq,
    ADC_Override,
    Debug_Signal_Select,
    Control_Kp,
    Control_Ki,
    Control_Kd,
    s_axis_tdata_ADC_Stream_in,
    s_axis_tvalid_ADC_Stream_in,
    s_axis_tready_ADC_Stream_in,
    DAC_Stream_out,
    AD_CLK_in,
    Sys_CLK_in,
    Reset);
  input [31:0]PLL_Guess_Freq;
  input [31:0]Internal_Debug_Freq;
  input ADC_Override;
  input [2:0]Debug_Signal_Select;
  input [31:0]Control_Kp;
  input [31:0]Control_Ki;
  input [31:0]Control_Kd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_ADC_Stream_in TDATA" *) input [31:0]s_axis_tdata_ADC_Stream_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_ADC_Stream_in TVALID" *) input s_axis_tvalid_ADC_Stream_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_ADC_Stream_in TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_ADC_Stream_in, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0" *) output s_axis_tready_ADC_Stream_in;
  output [31:0]DAC_Stream_out;
  input AD_CLK_in;
  input Sys_CLK_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 Reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME Reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output Reset;

  wire \<const0> ;
  wire \<const1> ;
  wire ADC_Override;
  wire AD_CLK_in;
  wire [31:0]Control_Kd;
  wire [31:0]Control_Ki;
  wire [31:0]Control_Kp;
  wire [29:0]\^DAC_Stream_out ;
  wire [2:0]Debug_Signal_Select;
  wire [31:0]Internal_Debug_Freq;
  wire [31:0]PLL_Guess_Freq;
  wire [14:0]\Test_Filter/ARG ;
  wire \Test_Filter/p_1_in116_in ;
  wire \Test_Filter/p_1_in126_in ;
  wire \Test_Filter/p_1_in16_in ;
  wire \Test_Filter/p_1_in26_in ;
  wire \Test_Filter/p_1_in31_in ;
  wire \Test_Filter/p_1_in71_in ;
  wire \Test_Filter/p_1_in76_in ;
  wire [15:0]\Test_Filter/section_result3 ;
  wire \delay_section1[0][15]_i_133_n_0 ;
  wire \delay_section1[0][15]_i_134_n_0 ;
  wire \delay_section1[0][15]_i_135_n_0 ;
  wire \delay_section1[0][15]_i_136_n_0 ;
  wire \delay_section1[0][15]_i_137_n_0 ;
  wire \delay_section1[0][15]_i_21_n_0 ;
  wire \delay_section1[0][15]_i_22_n_0 ;
  wire \delay_section1[0][15]_i_23_n_0 ;
  wire \delay_section1[0][15]_i_24_n_0 ;
  wire \delay_section1[0][15]_i_26_n_0 ;
  wire \delay_section1[0][15]_i_27_n_0 ;
  wire \delay_section1[0][15]_i_28_n_0 ;
  wire \delay_section1[0][15]_i_29_n_0 ;
  wire \delay_section1[0][15]_i_32_n_0 ;
  wire \delay_section1[0][15]_i_33_n_0 ;
  wire \delay_section1[0][15]_i_34_n_0 ;
  wire \delay_section1[0][15]_i_35_n_0 ;
  wire \delay_section1[0][15]_i_36_n_0 ;
  wire \delay_section1[0][15]_i_37_n_0 ;
  wire \delay_section1[0][15]_i_38_n_0 ;
  wire \delay_section1[0][15]_i_39_n_0 ;
  wire \delay_section1[0][15]_i_41_n_0 ;
  wire \delay_section1[0][15]_i_42_n_0 ;
  wire \delay_section1[0][15]_i_43_n_0 ;
  wire \delay_section1[0][15]_i_44_n_0 ;
  wire \delay_section1[0][15]_i_47_n_0 ;
  wire \delay_section1[0][15]_i_48_n_0 ;
  wire \delay_section1[0][15]_i_53_n_0 ;
  wire \delay_section1[0][15]_i_56_n_0 ;
  wire \delay_section1[0][15]_i_58_n_0 ;
  wire \delay_section1[0][15]_i_59_n_0 ;
  wire \delay_section1[0][15]_i_60_n_0 ;
  wire \delay_section1[0][15]_i_61_n_0 ;
  wire \delay_section1[0][15]_i_62_n_0 ;
  wire \delay_section1[0][15]_i_63_n_0 ;
  wire \delay_section1[0][15]_i_65_n_0 ;
  wire \delay_section1[0][15]_i_66_n_0 ;
  wire \delay_section1[0][15]_i_67_n_0 ;
  wire \delay_section1[0][15]_i_68_n_0 ;
  wire \delay_section1[0][15]_i_69_n_0 ;
  wire \delay_section1[0][15]_i_70_n_0 ;
  wire \delay_section1[0][15]_i_71_n_0 ;
  wire \delay_section1[0][15]_i_72_n_0 ;
  wire \delay_section1[0][15]_i_74_n_0 ;
  wire \delay_section1[0][15]_i_75_n_0 ;
  wire \delay_section1[0][15]_i_76_n_0 ;
  wire \delay_section1[0][15]_i_77_n_0 ;
  wire \delay_section1[0][15]_i_80_n_0 ;
  wire \delay_section1[0][15]_i_81_n_0 ;
  wire \delay_section1[0][15]_i_82_n_0 ;
  wire \delay_section1[0][15]_i_96_n_0 ;
  wire \delay_section1[0][3]_i_10_n_0 ;
  wire \delay_section1[0][3]_i_16_n_0 ;
  wire \delay_section1[0][3]_i_17_n_0 ;
  wire \delay_section1[0][3]_i_18_n_0 ;
  wire \delay_section1[0][3]_i_19_n_0 ;
  wire \delay_section1[0][3]_i_20_n_0 ;
  wire \delay_section1[0][3]_i_21_n_0 ;
  wire \delay_section1[0][3]_i_22_n_0 ;
  wire \delay_section1[0][3]_i_23_n_0 ;
  wire \delay_section1[0][3]_i_27_n_0 ;
  wire \delay_section1[0][3]_i_28_n_0 ;
  wire \delay_section1[0][3]_i_29_n_0 ;
  wire \delay_section1[0][3]_i_30_n_0 ;
  wire \delay_section1[0][3]_i_31_n_0 ;
  wire \delay_section1[0][3]_i_32_n_0 ;
  wire \delay_section1[0][3]_i_33_n_0 ;
  wire \delay_section1[0][3]_i_34_n_0 ;
  wire \delay_section1[0][3]_i_35_n_0 ;
  wire \delay_section1[0][3]_i_47_n_0 ;
  wire \delay_section1[0][3]_i_48_n_0 ;
  wire \delay_section1[0][3]_i_49_n_0 ;
  wire \delay_section1[0][3]_i_50_n_0 ;
  wire \delay_section1[0][3]_i_7_n_0 ;
  wire \delay_section1[0][3]_i_8_n_0 ;
  wire \delay_section1[0][3]_i_9_n_0 ;
  wire \delay_section1_reg[0][15]_i_20_n_0 ;
  wire \delay_section1_reg[0][15]_i_20_n_1 ;
  wire \delay_section1_reg[0][15]_i_20_n_2 ;
  wire \delay_section1_reg[0][15]_i_20_n_3 ;
  wire \delay_section1_reg[0][15]_i_20_n_4 ;
  wire \delay_section1_reg[0][15]_i_20_n_5 ;
  wire \delay_section1_reg[0][15]_i_20_n_6 ;
  wire \delay_section1_reg[0][15]_i_20_n_7 ;
  wire \delay_section1_reg[0][15]_i_30_n_0 ;
  wire \delay_section1_reg[0][15]_i_30_n_1 ;
  wire \delay_section1_reg[0][15]_i_30_n_2 ;
  wire \delay_section1_reg[0][15]_i_30_n_3 ;
  wire \delay_section1_reg[0][15]_i_30_n_4 ;
  wire \delay_section1_reg[0][15]_i_30_n_5 ;
  wire \delay_section1_reg[0][15]_i_30_n_6 ;
  wire \delay_section1_reg[0][15]_i_30_n_7 ;
  wire \delay_section1_reg[0][15]_i_31_n_0 ;
  wire \delay_section1_reg[0][15]_i_31_n_1 ;
  wire \delay_section1_reg[0][15]_i_31_n_2 ;
  wire \delay_section1_reg[0][15]_i_31_n_3 ;
  wire \delay_section1_reg[0][15]_i_31_n_4 ;
  wire \delay_section1_reg[0][15]_i_31_n_5 ;
  wire \delay_section1_reg[0][15]_i_31_n_6 ;
  wire \delay_section1_reg[0][15]_i_31_n_7 ;
  wire \delay_section1_reg[0][15]_i_40_n_0 ;
  wire \delay_section1_reg[0][15]_i_40_n_1 ;
  wire \delay_section1_reg[0][15]_i_40_n_2 ;
  wire \delay_section1_reg[0][15]_i_40_n_3 ;
  wire \delay_section1_reg[0][15]_i_40_n_4 ;
  wire \delay_section1_reg[0][15]_i_40_n_5 ;
  wire \delay_section1_reg[0][15]_i_40_n_6 ;
  wire \delay_section1_reg[0][15]_i_40_n_7 ;
  wire \delay_section1_reg[0][15]_i_49_n_0 ;
  wire \delay_section1_reg[0][15]_i_49_n_1 ;
  wire \delay_section1_reg[0][15]_i_49_n_2 ;
  wire \delay_section1_reg[0][15]_i_49_n_3 ;
  wire \delay_section1_reg[0][15]_i_52_n_0 ;
  wire \delay_section1_reg[0][15]_i_52_n_1 ;
  wire \delay_section1_reg[0][15]_i_52_n_2 ;
  wire \delay_section1_reg[0][15]_i_52_n_3 ;
  wire \delay_section1_reg[0][15]_i_57_n_0 ;
  wire \delay_section1_reg[0][15]_i_57_n_1 ;
  wire \delay_section1_reg[0][15]_i_57_n_2 ;
  wire \delay_section1_reg[0][15]_i_57_n_3 ;
  wire \delay_section1_reg[0][15]_i_64_n_0 ;
  wire \delay_section1_reg[0][15]_i_64_n_1 ;
  wire \delay_section1_reg[0][15]_i_64_n_2 ;
  wire \delay_section1_reg[0][15]_i_64_n_3 ;
  wire \delay_section1_reg[0][3]_i_15_n_0 ;
  wire \delay_section1_reg[0][3]_i_15_n_1 ;
  wire \delay_section1_reg[0][3]_i_15_n_2 ;
  wire \delay_section1_reg[0][3]_i_15_n_3 ;
  wire \delay_section1_reg[0][3]_i_15_n_4 ;
  wire \delay_section1_reg[0][3]_i_15_n_5 ;
  wire \delay_section1_reg[0][3]_i_15_n_6 ;
  wire \delay_section1_reg[0][3]_i_15_n_7 ;
  wire \delay_section1_reg[0][3]_i_6_n_0 ;
  wire \delay_section1_reg[0][3]_i_6_n_1 ;
  wire \delay_section1_reg[0][3]_i_6_n_2 ;
  wire \delay_section1_reg[0][3]_i_6_n_3 ;
  wire \delay_section1_reg[0][3]_i_6_n_4 ;
  wire \delay_section1_reg[0][3]_i_6_n_5 ;
  wire \delay_section1_reg[0][3]_i_6_n_6 ;
  wire \delay_section1_reg[0][3]_i_6_n_7 ;
  wire \delay_section2[0][11]_i_10_n_0 ;
  wire \delay_section2[0][11]_i_11_n_0 ;
  wire \delay_section2[0][11]_i_12_n_0 ;
  wire \delay_section2[0][11]_i_5_n_0 ;
  wire \delay_section2[0][11]_i_6_n_0 ;
  wire \delay_section2[0][11]_i_7_n_0 ;
  wire \delay_section2[0][11]_i_8_n_0 ;
  wire \delay_section2[0][11]_i_9_n_0 ;
  wire \delay_section2[0][14]_i_10_n_0 ;
  wire \delay_section2[0][14]_i_11_n_0 ;
  wire \delay_section2[0][14]_i_12_n_0 ;
  wire \delay_section2[0][14]_i_13_n_0 ;
  wire \delay_section2[0][14]_i_28_n_0 ;
  wire \delay_section2[0][14]_i_5_n_0 ;
  wire \delay_section2[0][14]_i_6_n_0 ;
  wire \delay_section2[0][14]_i_7_n_0 ;
  wire \delay_section2[0][14]_i_8_n_0 ;
  wire \delay_section2[0][15]_i_119_n_0 ;
  wire \delay_section2[0][15]_i_120_n_0 ;
  wire \delay_section2[0][15]_i_121_n_0 ;
  wire \delay_section2[0][15]_i_132_n_0 ;
  wire \delay_section2[0][15]_i_133_n_0 ;
  wire \delay_section2[0][15]_i_134_n_0 ;
  wire \delay_section2[0][15]_i_135_n_0 ;
  wire \delay_section2[0][15]_i_139_n_0 ;
  wire \delay_section2[0][15]_i_140_n_0 ;
  wire \delay_section2[0][15]_i_141_n_0 ;
  wire \delay_section2[0][15]_i_144_n_0 ;
  wire \delay_section2[0][15]_i_145_n_0 ;
  wire \delay_section2[0][15]_i_19_n_0 ;
  wire \delay_section2[0][15]_i_200_n_0 ;
  wire \delay_section2[0][15]_i_204_n_0 ;
  wire \delay_section2[0][15]_i_20_n_0 ;
  wire \delay_section2[0][15]_i_21_n_0 ;
  wire \delay_section2[0][15]_i_22_n_0 ;
  wire \delay_section2[0][15]_i_24_n_0 ;
  wire \delay_section2[0][15]_i_25_n_0 ;
  wire \delay_section2[0][15]_i_26_n_0 ;
  wire \delay_section2[0][15]_i_27_n_0 ;
  wire \delay_section2[0][15]_i_31_n_0 ;
  wire \delay_section2[0][15]_i_32_n_0 ;
  wire \delay_section2[0][15]_i_33_n_0 ;
  wire \delay_section2[0][15]_i_34_n_0 ;
  wire \delay_section2[0][15]_i_36_n_0 ;
  wire \delay_section2[0][15]_i_37_n_0 ;
  wire \delay_section2[0][15]_i_38_n_0 ;
  wire \delay_section2[0][15]_i_42_n_0 ;
  wire \delay_section2[0][15]_i_43_n_0 ;
  wire \delay_section2[0][15]_i_44_n_0 ;
  wire \delay_section2[0][15]_i_45_n_0 ;
  wire \delay_section2[0][15]_i_47_n_0 ;
  wire \delay_section2[0][15]_i_48_n_0 ;
  wire \delay_section2[0][15]_i_49_n_0 ;
  wire \delay_section2[0][15]_i_50_n_0 ;
  wire \delay_section2[0][15]_i_54_n_0 ;
  wire \delay_section2[0][15]_i_55_n_0 ;
  wire \delay_section2[0][15]_i_56_n_0 ;
  wire \delay_section2[0][15]_i_57_n_0 ;
  wire \delay_section2[0][15]_i_58_n_0 ;
  wire \delay_section2[0][15]_i_59_n_0 ;
  wire \delay_section2[0][15]_i_60_n_0 ;
  wire \delay_section2[0][15]_i_61_n_0 ;
  wire \delay_section2[0][15]_i_62_n_0 ;
  wire \delay_section2[0][15]_i_63_n_0 ;
  wire \delay_section2[0][15]_i_64_n_0 ;
  wire \delay_section2[0][15]_i_65_n_0 ;
  wire \delay_section2[0][15]_i_67_n_0 ;
  wire \delay_section2[0][15]_i_71_n_0 ;
  wire \delay_section2[0][15]_i_80_n_0 ;
  wire \delay_section2[0][15]_i_83_n_0 ;
  wire \delay_section2[0][15]_i_84_n_0 ;
  wire \delay_section2[0][15]_i_85_n_0 ;
  wire \delay_section2[0][15]_i_86_n_0 ;
  wire \delay_section2[0][15]_i_87_n_0 ;
  wire \delay_section2[0][15]_i_88_n_0 ;
  wire \delay_section2[0][15]_i_89_n_0 ;
  wire \delay_section2[0][15]_i_90_n_0 ;
  wire \delay_section2[0][3]_i_10_n_0 ;
  wire \delay_section2[0][3]_i_11_n_0 ;
  wire \delay_section2[0][3]_i_12_n_0 ;
  wire \delay_section2[0][3]_i_13_n_0 ;
  wire \delay_section2[0][3]_i_15_n_0 ;
  wire \delay_section2[0][3]_i_16_n_0 ;
  wire \delay_section2[0][3]_i_9_n_0 ;
  wire \delay_section2[0][7]_i_4_n_0 ;
  wire \delay_section2[0][7]_i_5_n_0 ;
  wire \delay_section2[0][7]_i_6_n_0 ;
  wire \delay_section2[0][7]_i_7_n_0 ;
  wire \delay_section2_reg[0][11]_i_4_n_0 ;
  wire \delay_section2_reg[0][11]_i_4_n_1 ;
  wire \delay_section2_reg[0][11]_i_4_n_2 ;
  wire \delay_section2_reg[0][11]_i_4_n_3 ;
  wire \delay_section2_reg[0][11]_i_4_n_4 ;
  wire \delay_section2_reg[0][11]_i_4_n_5 ;
  wire \delay_section2_reg[0][11]_i_4_n_6 ;
  wire \delay_section2_reg[0][11]_i_4_n_7 ;
  wire \delay_section2_reg[0][14]_i_4_n_0 ;
  wire \delay_section2_reg[0][14]_i_4_n_1 ;
  wire \delay_section2_reg[0][14]_i_4_n_2 ;
  wire \delay_section2_reg[0][14]_i_4_n_3 ;
  wire \delay_section2_reg[0][14]_i_4_n_4 ;
  wire \delay_section2_reg[0][14]_i_4_n_5 ;
  wire \delay_section2_reg[0][14]_i_4_n_6 ;
  wire \delay_section2_reg[0][14]_i_4_n_7 ;
  wire \delay_section2_reg[0][15]_i_17_n_0 ;
  wire \delay_section2_reg[0][15]_i_17_n_1 ;
  wire \delay_section2_reg[0][15]_i_17_n_2 ;
  wire \delay_section2_reg[0][15]_i_17_n_3 ;
  wire \delay_section2_reg[0][15]_i_17_n_4 ;
  wire \delay_section2_reg[0][15]_i_17_n_5 ;
  wire \delay_section2_reg[0][15]_i_17_n_6 ;
  wire \delay_section2_reg[0][15]_i_17_n_7 ;
  wire \delay_section2_reg[0][15]_i_18_n_0 ;
  wire \delay_section2_reg[0][15]_i_18_n_1 ;
  wire \delay_section2_reg[0][15]_i_18_n_2 ;
  wire \delay_section2_reg[0][15]_i_18_n_3 ;
  wire \delay_section2_reg[0][15]_i_18_n_4 ;
  wire \delay_section2_reg[0][15]_i_18_n_5 ;
  wire \delay_section2_reg[0][15]_i_18_n_6 ;
  wire \delay_section2_reg[0][15]_i_18_n_7 ;
  wire \delay_section2_reg[0][15]_i_193_n_0 ;
  wire \delay_section2_reg[0][15]_i_193_n_1 ;
  wire \delay_section2_reg[0][15]_i_193_n_2 ;
  wire \delay_section2_reg[0][15]_i_193_n_3 ;
  wire \delay_section2_reg[0][15]_i_193_n_4 ;
  wire \delay_section2_reg[0][15]_i_193_n_5 ;
  wire \delay_section2_reg[0][15]_i_193_n_6 ;
  wire \delay_section2_reg[0][15]_i_193_n_7 ;
  wire \delay_section2_reg[0][15]_i_29_n_0 ;
  wire \delay_section2_reg[0][15]_i_29_n_1 ;
  wire \delay_section2_reg[0][15]_i_29_n_2 ;
  wire \delay_section2_reg[0][15]_i_29_n_3 ;
  wire \delay_section2_reg[0][15]_i_29_n_4 ;
  wire \delay_section2_reg[0][15]_i_29_n_5 ;
  wire \delay_section2_reg[0][15]_i_29_n_6 ;
  wire \delay_section2_reg[0][15]_i_29_n_7 ;
  wire \delay_section2_reg[0][15]_i_30_n_0 ;
  wire \delay_section2_reg[0][15]_i_30_n_1 ;
  wire \delay_section2_reg[0][15]_i_30_n_2 ;
  wire \delay_section2_reg[0][15]_i_30_n_3 ;
  wire \delay_section2_reg[0][15]_i_30_n_4 ;
  wire \delay_section2_reg[0][15]_i_30_n_5 ;
  wire \delay_section2_reg[0][15]_i_30_n_6 ;
  wire \delay_section2_reg[0][15]_i_30_n_7 ;
  wire \delay_section2_reg[0][15]_i_53_n_0 ;
  wire \delay_section2_reg[0][15]_i_53_n_1 ;
  wire \delay_section2_reg[0][15]_i_53_n_2 ;
  wire \delay_section2_reg[0][15]_i_53_n_3 ;
  wire \delay_section2_reg[0][15]_i_53_n_4 ;
  wire \delay_section2_reg[0][15]_i_53_n_5 ;
  wire \delay_section2_reg[0][15]_i_53_n_6 ;
  wire \delay_section2_reg[0][15]_i_53_n_7 ;
  wire \delay_section2_reg[0][15]_i_82_n_0 ;
  wire \delay_section2_reg[0][15]_i_82_n_1 ;
  wire \delay_section2_reg[0][15]_i_82_n_2 ;
  wire \delay_section2_reg[0][15]_i_82_n_3 ;
  wire \delay_section2_reg[0][15]_i_82_n_4 ;
  wire \delay_section2_reg[0][15]_i_82_n_5 ;
  wire \delay_section2_reg[0][15]_i_82_n_6 ;
  wire \delay_section2_reg[0][15]_i_82_n_7 ;
  wire \delay_section3[0][15]_i_139_n_0 ;
  wire \delay_section3[0][15]_i_141_n_0 ;
  wire \delay_section3[0][15]_i_20_n_0 ;
  wire \delay_section3[0][15]_i_21_n_0 ;
  wire \delay_section3[0][15]_i_22_n_0 ;
  wire \delay_section3[0][15]_i_23_n_0 ;
  wire \delay_section3[0][15]_i_25_n_0 ;
  wire \delay_section3[0][15]_i_26_n_0 ;
  wire \delay_section3[0][15]_i_27_n_0 ;
  wire \delay_section3[0][15]_i_28_n_0 ;
  wire \delay_section3[0][15]_i_31_n_0 ;
  wire \delay_section3[0][15]_i_32_n_0 ;
  wire \delay_section3[0][15]_i_33_n_0 ;
  wire \delay_section3[0][15]_i_34_n_0 ;
  wire \delay_section3[0][15]_i_35_n_0 ;
  wire \delay_section3[0][15]_i_36_n_0 ;
  wire \delay_section3[0][15]_i_37_n_0 ;
  wire \delay_section3[0][15]_i_38_n_0 ;
  wire \delay_section3[0][15]_i_40_n_0 ;
  wire \delay_section3[0][15]_i_41_n_0 ;
  wire \delay_section3[0][15]_i_42_n_0 ;
  wire \delay_section3[0][15]_i_46_n_0 ;
  wire \delay_section3[0][15]_i_47_n_0 ;
  wire \delay_section3[0][15]_i_48_n_0 ;
  wire \delay_section3[0][15]_i_49_n_0 ;
  wire \delay_section3[0][15]_i_51_n_0 ;
  wire \delay_section3[0][15]_i_52_n_0 ;
  wire \delay_section3[0][15]_i_53_n_0 ;
  wire \delay_section3[0][15]_i_54_n_0 ;
  wire \delay_section3[0][15]_i_56_n_0 ;
  wire \delay_section3[0][15]_i_58_n_0 ;
  wire \delay_section3[0][15]_i_59_n_0 ;
  wire \delay_section3[0][15]_i_60_n_0 ;
  wire \delay_section3[0][15]_i_61_n_0 ;
  wire \delay_section3[0][15]_i_62_n_0 ;
  wire \delay_section3[0][15]_i_63_n_0 ;
  wire \delay_section3[0][15]_i_64_n_0 ;
  wire \delay_section3[0][15]_i_65_n_0 ;
  wire \delay_section3[0][15]_i_67_n_0 ;
  wire \delay_section3[0][15]_i_71_n_0 ;
  wire \delay_section3[0][15]_i_81_n_0 ;
  wire \delay_section3[0][15]_i_82_n_0 ;
  wire \delay_section3[0][15]_i_83_n_0 ;
  wire \delay_section3[0][15]_i_84_n_0 ;
  wire \delay_section3[0][3]_i_10_n_0 ;
  wire \delay_section3[0][3]_i_126_n_0 ;
  wire \delay_section3[0][3]_i_127_n_0 ;
  wire \delay_section3[0][3]_i_16_n_0 ;
  wire \delay_section3[0][3]_i_17_n_0 ;
  wire \delay_section3[0][3]_i_18_n_0 ;
  wire \delay_section3[0][3]_i_19_n_0 ;
  wire \delay_section3[0][3]_i_20_n_0 ;
  wire \delay_section3[0][3]_i_21_n_0 ;
  wire \delay_section3[0][3]_i_22_n_0 ;
  wire \delay_section3[0][3]_i_23_n_0 ;
  wire \delay_section3[0][3]_i_27_n_0 ;
  wire \delay_section3[0][3]_i_28_n_0 ;
  wire \delay_section3[0][3]_i_29_n_0 ;
  wire \delay_section3[0][3]_i_30_n_0 ;
  wire \delay_section3[0][3]_i_31_n_0 ;
  wire \delay_section3[0][3]_i_32_n_0 ;
  wire \delay_section3[0][3]_i_33_n_0 ;
  wire \delay_section3[0][3]_i_34_n_0 ;
  wire \delay_section3[0][3]_i_47_n_0 ;
  wire \delay_section3[0][3]_i_48_n_0 ;
  wire \delay_section3[0][3]_i_49_n_0 ;
  wire \delay_section3[0][3]_i_50_n_0 ;
  wire \delay_section3[0][3]_i_51_n_0 ;
  wire \delay_section3[0][3]_i_52_n_0 ;
  wire \delay_section3[0][3]_i_53_n_0 ;
  wire \delay_section3[0][3]_i_54_n_0 ;
  wire \delay_section3[0][3]_i_55_n_0 ;
  wire \delay_section3[0][3]_i_64_n_0 ;
  wire \delay_section3[0][3]_i_65_n_0 ;
  wire \delay_section3[0][3]_i_7_n_0 ;
  wire \delay_section3[0][3]_i_89_n_0 ;
  wire \delay_section3[0][3]_i_8_n_0 ;
  wire \delay_section3[0][3]_i_90_n_0 ;
  wire \delay_section3[0][3]_i_91_n_0 ;
  wire \delay_section3[0][3]_i_92_n_0 ;
  wire \delay_section3[0][3]_i_93_n_0 ;
  wire \delay_section3[0][3]_i_9_n_0 ;
  wire \delay_section3[0][7]_i_10_n_0 ;
  wire \delay_section3[0][7]_i_11_n_0 ;
  wire \delay_section3[0][7]_i_12_n_0 ;
  wire \delay_section3[0][7]_i_5_n_0 ;
  wire \delay_section3[0][7]_i_6_n_0 ;
  wire \delay_section3[0][7]_i_7_n_0 ;
  wire \delay_section3[0][7]_i_8_n_0 ;
  wire \delay_section3[0][7]_i_9_n_0 ;
  wire \delay_section3_reg[0][15]_i_18_n_0 ;
  wire \delay_section3_reg[0][15]_i_18_n_1 ;
  wire \delay_section3_reg[0][15]_i_18_n_2 ;
  wire \delay_section3_reg[0][15]_i_18_n_3 ;
  wire \delay_section3_reg[0][15]_i_18_n_4 ;
  wire \delay_section3_reg[0][15]_i_18_n_5 ;
  wire \delay_section3_reg[0][15]_i_18_n_6 ;
  wire \delay_section3_reg[0][15]_i_18_n_7 ;
  wire \delay_section3_reg[0][15]_i_19_n_0 ;
  wire \delay_section3_reg[0][15]_i_19_n_1 ;
  wire \delay_section3_reg[0][15]_i_19_n_2 ;
  wire \delay_section3_reg[0][15]_i_19_n_3 ;
  wire \delay_section3_reg[0][15]_i_19_n_4 ;
  wire \delay_section3_reg[0][15]_i_19_n_5 ;
  wire \delay_section3_reg[0][15]_i_19_n_6 ;
  wire \delay_section3_reg[0][15]_i_19_n_7 ;
  wire \delay_section3_reg[0][15]_i_29_n_0 ;
  wire \delay_section3_reg[0][15]_i_29_n_1 ;
  wire \delay_section3_reg[0][15]_i_29_n_2 ;
  wire \delay_section3_reg[0][15]_i_29_n_3 ;
  wire \delay_section3_reg[0][15]_i_29_n_4 ;
  wire \delay_section3_reg[0][15]_i_29_n_5 ;
  wire \delay_section3_reg[0][15]_i_29_n_6 ;
  wire \delay_section3_reg[0][15]_i_29_n_7 ;
  wire \delay_section3_reg[0][15]_i_30_n_0 ;
  wire \delay_section3_reg[0][15]_i_30_n_1 ;
  wire \delay_section3_reg[0][15]_i_30_n_2 ;
  wire \delay_section3_reg[0][15]_i_30_n_3 ;
  wire \delay_section3_reg[0][15]_i_30_n_4 ;
  wire \delay_section3_reg[0][15]_i_30_n_5 ;
  wire \delay_section3_reg[0][15]_i_30_n_6 ;
  wire \delay_section3_reg[0][15]_i_30_n_7 ;
  wire \delay_section3_reg[0][3]_i_15_n_0 ;
  wire \delay_section3_reg[0][3]_i_15_n_1 ;
  wire \delay_section3_reg[0][3]_i_15_n_2 ;
  wire \delay_section3_reg[0][3]_i_15_n_3 ;
  wire \delay_section3_reg[0][3]_i_15_n_4 ;
  wire \delay_section3_reg[0][3]_i_15_n_5 ;
  wire \delay_section3_reg[0][3]_i_15_n_6 ;
  wire \delay_section3_reg[0][3]_i_15_n_7 ;
  wire \delay_section3_reg[0][3]_i_26_n_0 ;
  wire \delay_section3_reg[0][3]_i_26_n_1 ;
  wire \delay_section3_reg[0][3]_i_26_n_2 ;
  wire \delay_section3_reg[0][3]_i_26_n_3 ;
  wire \delay_section3_reg[0][3]_i_26_n_4 ;
  wire \delay_section3_reg[0][3]_i_26_n_5 ;
  wire \delay_section3_reg[0][3]_i_26_n_6 ;
  wire \delay_section3_reg[0][3]_i_26_n_7 ;
  wire \delay_section3_reg[0][3]_i_6_n_0 ;
  wire \delay_section3_reg[0][3]_i_6_n_1 ;
  wire \delay_section3_reg[0][3]_i_6_n_2 ;
  wire \delay_section3_reg[0][3]_i_6_n_3 ;
  wire \delay_section3_reg[0][3]_i_6_n_4 ;
  wire \delay_section3_reg[0][3]_i_6_n_5 ;
  wire \delay_section3_reg[0][3]_i_6_n_6 ;
  wire \delay_section3_reg[0][3]_i_6_n_7 ;
  wire \delay_section3_reg[0][7]_i_4_n_0 ;
  wire \delay_section3_reg[0][7]_i_4_n_1 ;
  wire \delay_section3_reg[0][7]_i_4_n_2 ;
  wire \delay_section3_reg[0][7]_i_4_n_3 ;
  wire \delay_section3_reg[0][7]_i_4_n_4 ;
  wire \delay_section3_reg[0][7]_i_4_n_5 ;
  wire \delay_section3_reg[0][7]_i_4_n_6 ;
  wire \delay_section3_reg[0][7]_i_4_n_7 ;
  wire inst_n_0;
  wire inst_n_1;
  wire inst_n_10;
  wire inst_n_100;
  wire inst_n_101;
  wire inst_n_102;
  wire inst_n_103;
  wire inst_n_104;
  wire inst_n_105;
  wire inst_n_106;
  wire inst_n_107;
  wire inst_n_108;
  wire inst_n_109;
  wire inst_n_11;
  wire inst_n_110;
  wire inst_n_111;
  wire inst_n_112;
  wire inst_n_113;
  wire inst_n_114;
  wire inst_n_115;
  wire inst_n_116;
  wire inst_n_117;
  wire inst_n_118;
  wire inst_n_119;
  wire inst_n_12;
  wire inst_n_120;
  wire inst_n_121;
  wire inst_n_122;
  wire inst_n_123;
  wire inst_n_124;
  wire inst_n_125;
  wire inst_n_126;
  wire inst_n_127;
  wire inst_n_128;
  wire inst_n_129;
  wire inst_n_13;
  wire inst_n_130;
  wire inst_n_131;
  wire inst_n_132;
  wire inst_n_133;
  wire inst_n_134;
  wire inst_n_135;
  wire inst_n_136;
  wire inst_n_137;
  wire inst_n_138;
  wire inst_n_139;
  wire inst_n_14;
  wire inst_n_141;
  wire inst_n_142;
  wire inst_n_143;
  wire inst_n_144;
  wire inst_n_145;
  wire inst_n_146;
  wire inst_n_147;
  wire inst_n_148;
  wire inst_n_149;
  wire inst_n_15;
  wire inst_n_150;
  wire inst_n_151;
  wire inst_n_152;
  wire inst_n_153;
  wire inst_n_154;
  wire inst_n_155;
  wire inst_n_156;
  wire inst_n_157;
  wire inst_n_158;
  wire inst_n_159;
  wire inst_n_16;
  wire inst_n_160;
  wire inst_n_161;
  wire inst_n_162;
  wire inst_n_163;
  wire inst_n_164;
  wire inst_n_165;
  wire inst_n_166;
  wire inst_n_167;
  wire inst_n_168;
  wire inst_n_169;
  wire inst_n_17;
  wire inst_n_170;
  wire inst_n_171;
  wire inst_n_172;
  wire inst_n_173;
  wire inst_n_174;
  wire inst_n_175;
  wire inst_n_176;
  wire inst_n_177;
  wire inst_n_178;
  wire inst_n_18;
  wire inst_n_180;
  wire inst_n_181;
  wire inst_n_182;
  wire inst_n_183;
  wire inst_n_184;
  wire inst_n_185;
  wire inst_n_186;
  wire inst_n_187;
  wire inst_n_188;
  wire inst_n_189;
  wire inst_n_19;
  wire inst_n_190;
  wire inst_n_191;
  wire inst_n_192;
  wire inst_n_193;
  wire inst_n_194;
  wire inst_n_195;
  wire inst_n_196;
  wire inst_n_197;
  wire inst_n_198;
  wire inst_n_199;
  wire inst_n_2;
  wire inst_n_20;
  wire inst_n_200;
  wire inst_n_201;
  wire inst_n_202;
  wire inst_n_203;
  wire inst_n_204;
  wire inst_n_205;
  wire inst_n_206;
  wire inst_n_207;
  wire inst_n_208;
  wire inst_n_209;
  wire inst_n_21;
  wire inst_n_210;
  wire inst_n_211;
  wire inst_n_212;
  wire inst_n_213;
  wire inst_n_214;
  wire inst_n_215;
  wire inst_n_216;
  wire inst_n_217;
  wire inst_n_218;
  wire inst_n_219;
  wire inst_n_22;
  wire inst_n_220;
  wire inst_n_221;
  wire inst_n_222;
  wire inst_n_223;
  wire inst_n_224;
  wire inst_n_225;
  wire inst_n_226;
  wire inst_n_227;
  wire inst_n_228;
  wire inst_n_229;
  wire inst_n_23;
  wire inst_n_230;
  wire inst_n_231;
  wire inst_n_232;
  wire inst_n_233;
  wire inst_n_234;
  wire inst_n_235;
  wire inst_n_236;
  wire inst_n_237;
  wire inst_n_238;
  wire inst_n_239;
  wire inst_n_24;
  wire inst_n_240;
  wire inst_n_241;
  wire inst_n_242;
  wire inst_n_243;
  wire inst_n_244;
  wire inst_n_245;
  wire inst_n_246;
  wire inst_n_247;
  wire inst_n_248;
  wire inst_n_249;
  wire inst_n_25;
  wire inst_n_250;
  wire inst_n_251;
  wire inst_n_252;
  wire inst_n_253;
  wire inst_n_255;
  wire inst_n_256;
  wire inst_n_257;
  wire inst_n_258;
  wire inst_n_259;
  wire inst_n_26;
  wire inst_n_260;
  wire inst_n_261;
  wire inst_n_262;
  wire inst_n_263;
  wire inst_n_264;
  wire inst_n_265;
  wire inst_n_266;
  wire inst_n_267;
  wire inst_n_268;
  wire inst_n_269;
  wire inst_n_27;
  wire inst_n_270;
  wire inst_n_271;
  wire inst_n_272;
  wire inst_n_273;
  wire inst_n_274;
  wire inst_n_275;
  wire inst_n_276;
  wire inst_n_277;
  wire inst_n_278;
  wire inst_n_279;
  wire inst_n_28;
  wire inst_n_280;
  wire inst_n_281;
  wire inst_n_282;
  wire inst_n_283;
  wire inst_n_285;
  wire inst_n_286;
  wire inst_n_287;
  wire inst_n_288;
  wire inst_n_289;
  wire inst_n_29;
  wire inst_n_290;
  wire inst_n_291;
  wire inst_n_292;
  wire inst_n_293;
  wire inst_n_294;
  wire inst_n_295;
  wire inst_n_296;
  wire inst_n_297;
  wire inst_n_298;
  wire inst_n_299;
  wire inst_n_3;
  wire inst_n_30;
  wire inst_n_300;
  wire inst_n_301;
  wire inst_n_302;
  wire inst_n_303;
  wire inst_n_304;
  wire inst_n_305;
  wire inst_n_306;
  wire inst_n_307;
  wire inst_n_308;
  wire inst_n_309;
  wire inst_n_31;
  wire inst_n_310;
  wire inst_n_311;
  wire inst_n_312;
  wire inst_n_313;
  wire inst_n_314;
  wire inst_n_315;
  wire inst_n_316;
  wire inst_n_317;
  wire inst_n_318;
  wire inst_n_319;
  wire inst_n_32;
  wire inst_n_320;
  wire inst_n_321;
  wire inst_n_322;
  wire inst_n_323;
  wire inst_n_324;
  wire inst_n_325;
  wire inst_n_326;
  wire inst_n_327;
  wire inst_n_328;
  wire inst_n_329;
  wire inst_n_33;
  wire inst_n_330;
  wire inst_n_331;
  wire inst_n_332;
  wire inst_n_333;
  wire inst_n_334;
  wire inst_n_335;
  wire inst_n_336;
  wire inst_n_35;
  wire inst_n_36;
  wire inst_n_37;
  wire inst_n_38;
  wire inst_n_39;
  wire inst_n_4;
  wire inst_n_40;
  wire inst_n_41;
  wire inst_n_42;
  wire inst_n_43;
  wire inst_n_44;
  wire inst_n_45;
  wire inst_n_46;
  wire inst_n_47;
  wire inst_n_48;
  wire inst_n_49;
  wire inst_n_5;
  wire inst_n_50;
  wire inst_n_51;
  wire inst_n_52;
  wire inst_n_53;
  wire inst_n_54;
  wire inst_n_55;
  wire inst_n_56;
  wire inst_n_57;
  wire inst_n_58;
  wire inst_n_59;
  wire inst_n_6;
  wire inst_n_60;
  wire inst_n_61;
  wire inst_n_62;
  wire inst_n_63;
  wire inst_n_64;
  wire inst_n_65;
  wire inst_n_66;
  wire inst_n_67;
  wire inst_n_68;
  wire inst_n_69;
  wire inst_n_7;
  wire inst_n_70;
  wire inst_n_71;
  wire inst_n_72;
  wire inst_n_73;
  wire inst_n_74;
  wire inst_n_75;
  wire inst_n_76;
  wire inst_n_77;
  wire inst_n_78;
  wire inst_n_79;
  wire inst_n_8;
  wire inst_n_80;
  wire inst_n_82;
  wire inst_n_83;
  wire inst_n_84;
  wire inst_n_85;
  wire inst_n_86;
  wire inst_n_87;
  wire inst_n_88;
  wire inst_n_89;
  wire inst_n_9;
  wire inst_n_90;
  wire inst_n_91;
  wire inst_n_92;
  wire inst_n_93;
  wire inst_n_94;
  wire inst_n_95;
  wire inst_n_96;
  wire inst_n_97;
  wire inst_n_98;
  wire inst_n_99;
  wire \output_register[14]_i_11_n_0 ;
  wire \output_register[14]_i_12_n_0 ;
  wire \output_register[14]_i_13_n_0 ;
  wire \output_register[14]_i_14_n_0 ;
  wire \output_register[14]_i_15_n_0 ;
  wire \output_register[14]_i_16_n_0 ;
  wire \output_register[14]_i_17_n_0 ;
  wire \output_register[14]_i_18_n_0 ;
  wire \output_register[14]_i_19_n_0 ;
  wire \output_register[14]_i_20_n_0 ;
  wire \output_register[14]_i_21_n_0 ;
  wire \output_register[14]_i_22_n_0 ;
  wire \output_register[14]_i_23_n_0 ;
  wire \output_register[14]_i_24_n_0 ;
  wire \output_register[14]_i_25_n_0 ;
  wire \output_register[14]_i_26_n_0 ;
  wire \output_register[14]_i_27_n_0 ;
  wire \output_register[14]_i_28_n_0 ;
  wire \output_register[14]_i_29_n_0 ;
  wire \output_register[14]_i_30_n_0 ;
  wire \output_register[14]_i_31_n_0 ;
  wire \output_register[14]_i_32_n_0 ;
  wire \output_register[14]_i_33_n_0 ;
  wire \output_register[14]_i_34_n_0 ;
  wire \output_register[14]_i_36_n_0 ;
  wire \output_register[14]_i_38_n_0 ;
  wire \output_register[14]_i_39_n_0 ;
  wire \output_register[14]_i_40_n_0 ;
  wire \output_register[14]_i_41_n_0 ;
  wire \output_register[14]_i_42_n_0 ;
  wire \output_register[14]_i_43_n_0 ;
  wire \output_register[14]_i_44_n_0 ;
  wire \output_register[14]_i_45_n_0 ;
  wire \output_register[14]_i_46_n_0 ;
  wire \output_register[14]_i_47_n_0 ;
  wire \output_register[14]_i_48_n_0 ;
  wire \output_register[14]_i_49_n_0 ;
  wire \output_register[14]_i_51_n_0 ;
  wire \output_register[14]_i_52_n_0 ;
  wire \output_register[14]_i_53_n_0 ;
  wire \output_register[14]_i_54_n_0 ;
  wire \output_register[14]_i_55_n_0 ;
  wire \output_register[14]_i_56_n_0 ;
  wire \output_register[14]_i_58_n_0 ;
  wire \output_register[14]_i_59_n_0 ;
  wire \output_register[14]_i_60_n_0 ;
  wire \output_register[14]_i_61_n_0 ;
  wire \output_register[14]_i_62_n_0 ;
  wire \output_register[15]_i_10_n_0 ;
  wire \output_register[15]_i_11_n_0 ;
  wire \output_register[15]_i_12_n_0 ;
  wire \output_register[15]_i_13_n_0 ;
  wire \output_register[15]_i_14_n_0 ;
  wire \output_register[15]_i_15_n_0 ;
  wire \output_register[15]_i_16_n_0 ;
  wire \output_register[15]_i_17_n_0 ;
  wire \output_register[15]_i_18_n_0 ;
  wire \output_register[15]_i_19_n_0 ;
  wire \output_register[15]_i_20_n_0 ;
  wire \output_register[15]_i_21_n_0 ;
  wire \output_register[15]_i_22_n_0 ;
  wire \output_register[15]_i_24_n_0 ;
  wire \output_register[15]_i_25_n_0 ;
  wire \output_register[15]_i_28_n_0 ;
  wire \output_register[15]_i_29_n_0 ;
  wire \output_register[15]_i_30_n_0 ;
  wire \output_register[15]_i_31_n_0 ;
  wire \output_register[15]_i_33_n_0 ;
  wire \output_register[15]_i_34_n_0 ;
  wire \output_register[15]_i_35_n_0 ;
  wire \output_register[15]_i_36_n_0 ;
  wire \output_register[15]_i_40_n_0 ;
  wire \output_register[15]_i_41_n_0 ;
  wire \output_register[15]_i_42_n_0 ;
  wire \output_register[15]_i_43_n_0 ;
  wire \output_register[15]_i_47_n_0 ;
  wire \output_register[15]_i_50_n_0 ;
  wire \output_register[15]_i_51_n_0 ;
  wire \output_register[15]_i_52_n_0 ;
  wire \output_register[15]_i_53_n_0 ;
  wire \output_register[15]_i_54_n_0 ;
  wire \output_register[15]_i_55_n_0 ;
  wire \output_register[15]_i_5_n_0 ;
  wire \output_register[15]_i_9_n_0 ;
  wire \output_register[3]_i_10_n_0 ;
  wire \output_register[3]_i_11_n_0 ;
  wire \output_register[3]_i_12_n_0 ;
  wire \output_register[3]_i_13_n_0 ;
  wire \output_register[3]_i_14_n_0 ;
  wire \output_register[3]_i_15_n_0 ;
  wire \output_register[3]_i_17_n_0 ;
  wire \output_register[3]_i_19_n_0 ;
  wire \output_register[3]_i_20_n_0 ;
  wire \output_register[3]_i_21_n_0 ;
  wire \output_register[3]_i_22_n_0 ;
  wire \output_register[3]_i_23_n_0 ;
  wire \output_register[3]_i_24_n_0 ;
  wire \output_register[3]_i_25_n_0 ;
  wire \output_register[3]_i_3_n_0 ;
  wire \output_register[3]_i_6_n_0 ;
  wire \output_register[3]_i_7_n_0 ;
  wire \output_register[3]_i_8_n_0 ;
  wire \output_register[3]_i_9_n_0 ;
  wire \output_register_reg[11]_i_2_n_0 ;
  wire \output_register_reg[11]_i_2_n_1 ;
  wire \output_register_reg[11]_i_2_n_2 ;
  wire \output_register_reg[11]_i_2_n_3 ;
  wire \output_register_reg[11]_i_2_n_4 ;
  wire \output_register_reg[11]_i_2_n_5 ;
  wire \output_register_reg[11]_i_2_n_6 ;
  wire \output_register_reg[11]_i_2_n_7 ;
  wire \output_register_reg[14]_i_10_n_0 ;
  wire \output_register_reg[14]_i_10_n_1 ;
  wire \output_register_reg[14]_i_10_n_2 ;
  wire \output_register_reg[14]_i_10_n_3 ;
  wire \output_register_reg[14]_i_10_n_4 ;
  wire \output_register_reg[14]_i_10_n_5 ;
  wire \output_register_reg[14]_i_10_n_6 ;
  wire \output_register_reg[14]_i_10_n_7 ;
  wire \output_register_reg[14]_i_35_n_0 ;
  wire \output_register_reg[14]_i_35_n_1 ;
  wire \output_register_reg[14]_i_35_n_2 ;
  wire \output_register_reg[14]_i_35_n_3 ;
  wire \output_register_reg[14]_i_35_n_4 ;
  wire \output_register_reg[14]_i_35_n_5 ;
  wire \output_register_reg[14]_i_35_n_6 ;
  wire \output_register_reg[14]_i_35_n_7 ;
  wire \output_register_reg[14]_i_37_n_0 ;
  wire \output_register_reg[14]_i_37_n_1 ;
  wire \output_register_reg[14]_i_37_n_2 ;
  wire \output_register_reg[14]_i_37_n_3 ;
  wire \output_register_reg[14]_i_50_n_0 ;
  wire \output_register_reg[14]_i_50_n_1 ;
  wire \output_register_reg[14]_i_50_n_2 ;
  wire \output_register_reg[14]_i_50_n_3 ;
  wire \output_register_reg[14]_i_50_n_4 ;
  wire \output_register_reg[14]_i_50_n_5 ;
  wire \output_register_reg[14]_i_50_n_6 ;
  wire \output_register_reg[14]_i_50_n_7 ;
  wire \output_register_reg[14]_i_7_n_0 ;
  wire \output_register_reg[14]_i_7_n_1 ;
  wire \output_register_reg[14]_i_7_n_2 ;
  wire \output_register_reg[14]_i_7_n_3 ;
  wire \output_register_reg[14]_i_7_n_5 ;
  wire \output_register_reg[14]_i_7_n_6 ;
  wire \output_register_reg[14]_i_7_n_7 ;
  wire \output_register_reg[14]_i_8_n_0 ;
  wire \output_register_reg[14]_i_8_n_1 ;
  wire \output_register_reg[14]_i_8_n_2 ;
  wire \output_register_reg[14]_i_8_n_3 ;
  wire \output_register_reg[14]_i_8_n_4 ;
  wire \output_register_reg[14]_i_8_n_5 ;
  wire \output_register_reg[14]_i_8_n_6 ;
  wire \output_register_reg[14]_i_8_n_7 ;
  wire \output_register_reg[14]_i_9_n_0 ;
  wire \output_register_reg[14]_i_9_n_1 ;
  wire \output_register_reg[14]_i_9_n_2 ;
  wire \output_register_reg[14]_i_9_n_3 ;
  wire \output_register_reg[14]_i_9_n_4 ;
  wire \output_register_reg[14]_i_9_n_5 ;
  wire \output_register_reg[14]_i_9_n_6 ;
  wire \output_register_reg[14]_i_9_n_7 ;
  wire \output_register_reg[15]_i_23_n_0 ;
  wire \output_register_reg[15]_i_23_n_1 ;
  wire \output_register_reg[15]_i_23_n_2 ;
  wire \output_register_reg[15]_i_23_n_3 ;
  wire \output_register_reg[15]_i_26_n_0 ;
  wire \output_register_reg[15]_i_26_n_1 ;
  wire \output_register_reg[15]_i_26_n_2 ;
  wire \output_register_reg[15]_i_26_n_3 ;
  wire \output_register_reg[15]_i_26_n_4 ;
  wire \output_register_reg[15]_i_26_n_5 ;
  wire \output_register_reg[15]_i_26_n_6 ;
  wire \output_register_reg[15]_i_26_n_7 ;
  wire \output_register_reg[15]_i_27_n_0 ;
  wire \output_register_reg[15]_i_27_n_1 ;
  wire \output_register_reg[15]_i_27_n_2 ;
  wire \output_register_reg[15]_i_27_n_3 ;
  wire \output_register_reg[15]_i_38_n_0 ;
  wire \output_register_reg[15]_i_38_n_1 ;
  wire \output_register_reg[15]_i_38_n_2 ;
  wire \output_register_reg[15]_i_38_n_3 ;
  wire \output_register_reg[15]_i_38_n_4 ;
  wire \output_register_reg[15]_i_38_n_5 ;
  wire \output_register_reg[15]_i_38_n_6 ;
  wire \output_register_reg[15]_i_38_n_7 ;
  wire \output_register_reg[15]_i_39_n_0 ;
  wire \output_register_reg[15]_i_39_n_1 ;
  wire \output_register_reg[15]_i_39_n_2 ;
  wire \output_register_reg[15]_i_39_n_3 ;
  wire \output_register_reg[15]_i_3_n_0 ;
  wire \output_register_reg[15]_i_3_n_1 ;
  wire \output_register_reg[15]_i_3_n_2 ;
  wire \output_register_reg[15]_i_3_n_3 ;
  wire \output_register_reg[15]_i_3_n_4 ;
  wire \output_register_reg[15]_i_3_n_5 ;
  wire \output_register_reg[15]_i_3_n_6 ;
  wire \output_register_reg[15]_i_3_n_7 ;
  wire \output_register_reg[15]_i_4_n_7 ;
  wire \output_register_reg[15]_i_6_n_0 ;
  wire \output_register_reg[15]_i_6_n_1 ;
  wire \output_register_reg[15]_i_6_n_2 ;
  wire \output_register_reg[15]_i_6_n_3 ;
  wire \output_register_reg[15]_i_6_n_4 ;
  wire \output_register_reg[15]_i_6_n_5 ;
  wire \output_register_reg[15]_i_6_n_6 ;
  wire \output_register_reg[15]_i_6_n_7 ;
  wire \output_register_reg[15]_i_7_n_1 ;
  wire \output_register_reg[15]_i_7_n_3 ;
  wire \output_register_reg[15]_i_7_n_6 ;
  wire \output_register_reg[15]_i_7_n_7 ;
  wire \output_register_reg[15]_i_8_n_0 ;
  wire \output_register_reg[15]_i_8_n_1 ;
  wire \output_register_reg[15]_i_8_n_2 ;
  wire \output_register_reg[15]_i_8_n_3 ;
  wire \output_register_reg[15]_i_8_n_4 ;
  wire \output_register_reg[15]_i_8_n_5 ;
  wire \output_register_reg[15]_i_8_n_6 ;
  wire \output_register_reg[15]_i_8_n_7 ;
  wire \output_register_reg[3]_i_16_n_0 ;
  wire \output_register_reg[3]_i_16_n_1 ;
  wire \output_register_reg[3]_i_16_n_2 ;
  wire \output_register_reg[3]_i_16_n_3 ;
  wire \output_register_reg[3]_i_16_n_4 ;
  wire \output_register_reg[3]_i_16_n_5 ;
  wire \output_register_reg[3]_i_16_n_6 ;
  wire \output_register_reg[3]_i_16_n_7 ;
  wire \output_register_reg[3]_i_18_n_0 ;
  wire \output_register_reg[3]_i_18_n_1 ;
  wire \output_register_reg[3]_i_18_n_2 ;
  wire \output_register_reg[3]_i_18_n_3 ;
  wire \output_register_reg[3]_i_18_n_4 ;
  wire \output_register_reg[3]_i_18_n_5 ;
  wire \output_register_reg[3]_i_18_n_6 ;
  wire \output_register_reg[3]_i_18_n_7 ;
  wire \output_register_reg[3]_i_2_n_0 ;
  wire \output_register_reg[3]_i_2_n_1 ;
  wire \output_register_reg[3]_i_2_n_2 ;
  wire \output_register_reg[3]_i_2_n_3 ;
  wire \output_register_reg[3]_i_2_n_4 ;
  wire \output_register_reg[3]_i_2_n_5 ;
  wire \output_register_reg[3]_i_4_n_0 ;
  wire \output_register_reg[3]_i_4_n_1 ;
  wire \output_register_reg[3]_i_4_n_2 ;
  wire \output_register_reg[3]_i_4_n_3 ;
  wire \output_register_reg[3]_i_4_n_4 ;
  wire \output_register_reg[3]_i_4_n_5 ;
  wire \output_register_reg[3]_i_4_n_6 ;
  wire \output_register_reg[3]_i_4_n_7 ;
  wire \output_register_reg[3]_i_5_n_0 ;
  wire \output_register_reg[3]_i_5_n_1 ;
  wire \output_register_reg[3]_i_5_n_2 ;
  wire \output_register_reg[3]_i_5_n_3 ;
  wire \output_register_reg[3]_i_5_n_4 ;
  wire \output_register_reg[3]_i_5_n_5 ;
  wire \output_register_reg[3]_i_5_n_6 ;
  wire \output_register_reg[3]_i_5_n_7 ;
  wire \output_register_reg[7]_i_2_n_0 ;
  wire \output_register_reg[7]_i_2_n_1 ;
  wire \output_register_reg[7]_i_2_n_2 ;
  wire \output_register_reg[7]_i_2_n_3 ;
  wire \output_register_reg[7]_i_2_n_4 ;
  wire \output_register_reg[7]_i_2_n_5 ;
  wire \output_register_reg[7]_i_2_n_6 ;
  wire \output_register_reg[7]_i_2_n_7 ;
  wire [31:0]s_axis_tdata_ADC_Stream_in;
  wire \sos_pipeline1[15]_i_5_n_0 ;
  wire \sos_pipeline2[15]_i_5_n_0 ;
  wire [3:3]\NLW_delay_section1_reg[0][15]_i_49_O_UNCONNECTED ;
  wire [3:3]\NLW_output_register_reg[14]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_output_register_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_output_register_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_output_register_reg[15]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_output_register_reg[15]_i_32_CO_UNCONNECTED ;
  wire [3:1]\NLW_output_register_reg[15]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_output_register_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_output_register_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_output_register_reg[15]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_output_register_reg[15]_i_7_O_UNCONNECTED ;
  wire [1:0]\NLW_output_register_reg[3]_i_2_O_UNCONNECTED ;

  assign DAC_Stream_out[31] = \<const0> ;
  assign DAC_Stream_out[30] = \<const0> ;
  assign DAC_Stream_out[29:16] = \^DAC_Stream_out [29:16];
  assign DAC_Stream_out[15] = \<const0> ;
  assign DAC_Stream_out[14] = \<const0> ;
  assign DAC_Stream_out[13] = \^DAC_Stream_out [13];
  assign DAC_Stream_out[12] = \^DAC_Stream_out [13];
  assign DAC_Stream_out[11:0] = \^DAC_Stream_out [11:0];
  assign Reset = \<const0> ;
  assign s_axis_tready_ADC_Stream_in = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][15]_i_133 
       (.I0(inst_n_62),
        .I1(inst_n_68),
        .I2(inst_n_66),
        .I3(inst_n_70),
        .O(\delay_section1[0][15]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][15]_i_134 
       (.I0(inst_n_84),
        .I1(inst_n_65),
        .I2(inst_n_71),
        .I3(inst_n_76),
        .O(\delay_section1[0][15]_i_134_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][15]_i_135 
       (.I0(inst_n_72),
        .I1(inst_n_73),
        .I2(inst_n_63),
        .I3(inst_n_79),
        .O(\delay_section1[0][15]_i_135_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][15]_i_136 
       (.I0(inst_n_69),
        .I1(inst_n_75),
        .I2(inst_n_67),
        .I3(inst_n_77),
        .O(\delay_section1[0][15]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section1[0][15]_i_137 
       (.I0(inst_n_74),
        .I1(inst_n_78),
        .I2(inst_n_64),
        .I3(inst_n_80),
        .O(\delay_section1[0][15]_i_137_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_21 
       (.I0(\Test_Filter/p_1_in116_in ),
        .I1(inst_n_86),
        .O(\delay_section1[0][15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_22 
       (.I0(\Test_Filter/p_1_in116_in ),
        .I1(inst_n_87),
        .O(\delay_section1[0][15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_23 
       (.I0(inst_n_88),
        .I1(\Test_Filter/p_1_in116_in ),
        .O(\delay_section1[0][15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_24 
       (.I0(\delay_section1_reg[0][15]_i_20_n_4 ),
        .I1(inst_n_35),
        .O(\delay_section1[0][15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][15]_i_26 
       (.I0(inst_n_90),
        .I1(inst_n_89),
        .O(\delay_section1[0][15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_27 
       (.I0(inst_n_91),
        .I1(inst_n_90),
        .O(\delay_section1[0][15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_28 
       (.I0(inst_n_85),
        .I1(inst_n_91),
        .O(\delay_section1[0][15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_29 
       (.I0(inst_n_86),
        .I1(inst_n_85),
        .O(\delay_section1[0][15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_32 
       (.I0(\delay_section1_reg[0][15]_i_30_n_5 ),
        .I1(inst_n_26),
        .O(\delay_section1[0][15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_33 
       (.I0(\delay_section1_reg[0][15]_i_30_n_6 ),
        .I1(inst_n_27),
        .O(\delay_section1[0][15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_34 
       (.I0(\delay_section1_reg[0][15]_i_30_n_7 ),
        .I1(inst_n_28),
        .O(\delay_section1[0][15]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_35 
       (.I0(\delay_section1_reg[0][15]_i_31_n_4 ),
        .I1(inst_n_29),
        .O(\delay_section1[0][15]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_36 
       (.I0(\delay_section1_reg[0][15]_i_20_n_5 ),
        .I1(inst_n_30),
        .O(\delay_section1[0][15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_37 
       (.I0(\delay_section1_reg[0][15]_i_20_n_6 ),
        .I1(inst_n_31),
        .O(\delay_section1[0][15]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_38 
       (.I0(\delay_section1_reg[0][15]_i_20_n_7 ),
        .I1(inst_n_32),
        .O(\delay_section1[0][15]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_39 
       (.I0(\delay_section1_reg[0][15]_i_30_n_4 ),
        .I1(inst_n_33),
        .O(\delay_section1[0][15]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_41 
       (.I0(\delay_section1_reg[0][15]_i_31_n_5 ),
        .I1(inst_n_22),
        .O(\delay_section1[0][15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_42 
       (.I0(\delay_section1_reg[0][15]_i_31_n_6 ),
        .I1(inst_n_23),
        .O(\delay_section1[0][15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_43 
       (.I0(\delay_section1_reg[0][15]_i_31_n_7 ),
        .I1(inst_n_24),
        .O(\delay_section1[0][15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_44 
       (.I0(\delay_section1_reg[0][15]_i_40_n_4 ),
        .I1(inst_n_25),
        .O(\delay_section1[0][15]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][15]_i_47 
       (.I0(inst_n_5),
        .I1(inst_n_4),
        .O(\delay_section1[0][15]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_48 
       (.I0(inst_n_0),
        .I1(inst_n_5),
        .O(\delay_section1[0][15]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_53 
       (.I0(\Test_Filter/ARG [12]),
        .I1(\Test_Filter/ARG [13]),
        .O(\delay_section1[0][15]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_56 
       (.I0(\Test_Filter/ARG [10]),
        .I1(inst_n_59),
        .O(\delay_section1[0][15]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_58 
       (.I0(\Test_Filter/ARG [9]),
        .I1(inst_n_60),
        .O(\delay_section1[0][15]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_59 
       (.I0(\Test_Filter/ARG [8]),
        .I1(inst_n_61),
        .O(\delay_section1[0][15]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_60 
       (.I0(\Test_Filter/ARG [7]),
        .I1(inst_n_55),
        .O(\delay_section1[0][15]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_61 
       (.I0(\Test_Filter/ARG [6]),
        .I1(inst_n_56),
        .O(\delay_section1[0][15]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section1[0][15]_i_62 
       (.I0(\Test_Filter/ARG [14]),
        .I1(\delay_section1_reg[0][15]_i_49_n_0 ),
        .O(\delay_section1[0][15]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_63 
       (.I0(\Test_Filter/ARG [13]),
        .I1(\Test_Filter/ARG [14]),
        .O(\delay_section1[0][15]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_65 
       (.I0(\Test_Filter/ARG [5]),
        .I1(inst_n_57),
        .O(\delay_section1[0][15]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_66 
       (.I0(\Test_Filter/ARG [4]),
        .I1(inst_n_58),
        .O(\delay_section1[0][15]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_67 
       (.I0(\Test_Filter/ARG [3]),
        .I1(inst_n_51),
        .O(\delay_section1[0][15]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_68 
       (.I0(\Test_Filter/ARG [2]),
        .I1(inst_n_52),
        .O(\delay_section1[0][15]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_69 
       (.I0(\Test_Filter/ARG [1]),
        .I1(inst_n_53),
        .O(\delay_section1[0][15]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_70 
       (.I0(\Test_Filter/ARG [0]),
        .I1(inst_n_54),
        .O(\delay_section1[0][15]_i_70_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_71 
       (.I0(inst_n_47),
        .O(\delay_section1[0][15]_i_71_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_72 
       (.I0(inst_n_48),
        .O(\delay_section1[0][15]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_74 
       (.I0(inst_n_49),
        .O(\delay_section1[0][15]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_75 
       (.I0(inst_n_50),
        .O(\delay_section1[0][15]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_76 
       (.I0(inst_n_43),
        .O(\delay_section1[0][15]_i_76_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][15]_i_77 
       (.I0(inst_n_44),
        .O(\delay_section1[0][15]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_80 
       (.I0(inst_n_1),
        .I1(inst_n_0),
        .O(\delay_section1[0][15]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_81 
       (.I0(inst_n_2),
        .I1(inst_n_1),
        .O(\delay_section1[0][15]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][15]_i_82 
       (.I0(inst_n_3),
        .I1(inst_n_2),
        .O(\delay_section1[0][15]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \delay_section1[0][15]_i_96 
       (.I0(inst_n_83),
        .I1(\delay_section1[0][15]_i_133_n_0 ),
        .I2(\delay_section1[0][15]_i_134_n_0 ),
        .I3(\delay_section1[0][15]_i_135_n_0 ),
        .I4(\delay_section1[0][15]_i_136_n_0 ),
        .I5(\delay_section1[0][15]_i_137_n_0 ),
        .O(\delay_section1[0][15]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_10 
       (.I0(\delay_section1_reg[0][3]_i_6_n_4 ),
        .I1(inst_n_21),
        .O(\delay_section1[0][3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_16 
       (.I0(\delay_section1_reg[0][3]_i_6_n_5 ),
        .I1(inst_n_14),
        .O(\delay_section1[0][3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_17 
       (.I0(\delay_section1_reg[0][3]_i_6_n_6 ),
        .I1(inst_n_15),
        .O(\delay_section1[0][3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_18 
       (.I0(\delay_section1_reg[0][3]_i_6_n_7 ),
        .I1(inst_n_16),
        .O(\delay_section1[0][3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_19 
       (.I0(\delay_section1_reg[0][3]_i_15_n_4 ),
        .I1(inst_n_17),
        .O(\delay_section1[0][3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_20 
       (.I0(inst_n_45),
        .O(\delay_section1[0][3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_21 
       (.I0(inst_n_46),
        .O(\delay_section1[0][3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_22 
       (.I0(inst_n_39),
        .O(\delay_section1[0][3]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_23 
       (.I0(inst_n_40),
        .O(\delay_section1[0][3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_27 
       (.I0(\delay_section1_reg[0][3]_i_15_n_5 ),
        .I1(inst_n_10),
        .O(\delay_section1[0][3]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_28 
       (.I0(\delay_section1_reg[0][3]_i_15_n_6 ),
        .I1(inst_n_11),
        .O(\delay_section1[0][3]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_29 
       (.I0(\delay_section1_reg[0][3]_i_15_n_7 ),
        .I1(inst_n_12),
        .O(\delay_section1[0][3]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_30 
       (.I0(inst_n_38),
        .I1(inst_n_13),
        .O(\delay_section1[0][3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_31 
       (.I0(inst_n_38),
        .O(\delay_section1[0][3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_32 
       (.I0(inst_n_41),
        .O(\delay_section1[0][3]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_33 
       (.I0(inst_n_42),
        .O(\delay_section1[0][3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_34 
       (.I0(inst_n_36),
        .O(\delay_section1[0][3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_35 
       (.I0(inst_n_37),
        .O(\delay_section1[0][3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_47 
       (.I0(inst_n_6),
        .O(\delay_section1[0][3]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_48 
       (.I0(inst_n_7),
        .O(\delay_section1[0][3]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_49 
       (.I0(inst_n_8),
        .O(\delay_section1[0][3]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section1[0][3]_i_50 
       (.I0(inst_n_9),
        .O(\delay_section1[0][3]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_7 
       (.I0(\delay_section1_reg[0][15]_i_40_n_5 ),
        .I1(inst_n_18),
        .O(\delay_section1[0][3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_8 
       (.I0(\delay_section1_reg[0][15]_i_40_n_6 ),
        .I1(inst_n_19),
        .O(\delay_section1[0][3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section1[0][3]_i_9 
       (.I0(\delay_section1_reg[0][15]_i_40_n_7 ),
        .I1(inst_n_20),
        .O(\delay_section1[0][3]_i_9_n_0 ));
  CARRY4 \delay_section1_reg[0][15]_i_20 
       (.CI(\delay_section1_reg[0][15]_i_30_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_20_n_0 ,\delay_section1_reg[0][15]_i_20_n_1 ,\delay_section1_reg[0][15]_i_20_n_2 ,\delay_section1_reg[0][15]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI(\Test_Filter/ARG [9:6]),
        .O({\delay_section1_reg[0][15]_i_20_n_4 ,\delay_section1_reg[0][15]_i_20_n_5 ,\delay_section1_reg[0][15]_i_20_n_6 ,\delay_section1_reg[0][15]_i_20_n_7 }),
        .S({\delay_section1[0][15]_i_58_n_0 ,\delay_section1[0][15]_i_59_n_0 ,\delay_section1[0][15]_i_60_n_0 ,\delay_section1[0][15]_i_61_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_30 
       (.CI(\delay_section1_reg[0][15]_i_31_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_30_n_0 ,\delay_section1_reg[0][15]_i_30_n_1 ,\delay_section1_reg[0][15]_i_30_n_2 ,\delay_section1_reg[0][15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI(\Test_Filter/ARG [5:2]),
        .O({\delay_section1_reg[0][15]_i_30_n_4 ,\delay_section1_reg[0][15]_i_30_n_5 ,\delay_section1_reg[0][15]_i_30_n_6 ,\delay_section1_reg[0][15]_i_30_n_7 }),
        .S({\delay_section1[0][15]_i_65_n_0 ,\delay_section1[0][15]_i_66_n_0 ,\delay_section1[0][15]_i_67_n_0 ,\delay_section1[0][15]_i_68_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_31 
       (.CI(\delay_section1_reg[0][15]_i_40_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_31_n_0 ,\delay_section1_reg[0][15]_i_31_n_1 ,\delay_section1_reg[0][15]_i_31_n_2 ,\delay_section1_reg[0][15]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\Test_Filter/ARG [1:0],1'b0,1'b0}),
        .O({\delay_section1_reg[0][15]_i_31_n_4 ,\delay_section1_reg[0][15]_i_31_n_5 ,\delay_section1_reg[0][15]_i_31_n_6 ,\delay_section1_reg[0][15]_i_31_n_7 }),
        .S({\delay_section1[0][15]_i_69_n_0 ,\delay_section1[0][15]_i_70_n_0 ,\delay_section1[0][15]_i_71_n_0 ,\delay_section1[0][15]_i_72_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_40 
       (.CI(\delay_section1_reg[0][3]_i_6_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_40_n_0 ,\delay_section1_reg[0][15]_i_40_n_1 ,\delay_section1_reg[0][15]_i_40_n_2 ,\delay_section1_reg[0][15]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section1_reg[0][15]_i_40_n_4 ,\delay_section1_reg[0][15]_i_40_n_5 ,\delay_section1_reg[0][15]_i_40_n_6 ,\delay_section1_reg[0][15]_i_40_n_7 }),
        .S({\delay_section1[0][15]_i_74_n_0 ,\delay_section1[0][15]_i_75_n_0 ,\delay_section1[0][15]_i_76_n_0 ,\delay_section1[0][15]_i_77_n_0 }));
  CARRY4 \delay_section1_reg[0][15]_i_49 
       (.CI(\delay_section1_reg[0][15]_i_52_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_49_n_0 ,\delay_section1_reg[0][15]_i_49_n_1 ,\delay_section1_reg[0][15]_i_49_n_2 ,\delay_section1_reg[0][15]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b0,1'b0}),
        .O({\NLW_delay_section1_reg[0][15]_i_49_O_UNCONNECTED [3],\Test_Filter/ARG [14:12]}),
        .S({\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in }));
  CARRY4 \delay_section1_reg[0][15]_i_52 
       (.CI(\delay_section1_reg[0][15]_i_57_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_52_n_0 ,\delay_section1_reg[0][15]_i_52_n_1 ,\delay_section1_reg[0][15]_i_52_n_2 ,\delay_section1_reg[0][15]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Test_Filter/ARG [11:8]),
        .S({\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in }));
  CARRY4 \delay_section1_reg[0][15]_i_57 
       (.CI(\delay_section1_reg[0][15]_i_64_n_0 ),
        .CO({\delay_section1_reg[0][15]_i_57_n_0 ,\delay_section1_reg[0][15]_i_57_n_1 ,\delay_section1_reg[0][15]_i_57_n_2 ,\delay_section1_reg[0][15]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Test_Filter/ARG [7:4]),
        .S({\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in }));
  CARRY4 \delay_section1_reg[0][15]_i_64 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][15]_i_64_n_0 ,\delay_section1_reg[0][15]_i_64_n_1 ,\delay_section1_reg[0][15]_i_64_n_2 ,\delay_section1_reg[0][15]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inst_n_83}),
        .O(\Test_Filter/ARG [3:0]),
        .S({\Test_Filter/p_1_in126_in ,\Test_Filter/p_1_in126_in ,inst_n_82,\delay_section1[0][15]_i_96_n_0 }));
  CARRY4 \delay_section1_reg[0][3]_i_15 
       (.CI(1'b0),
        .CO({\delay_section1_reg[0][3]_i_15_n_0 ,\delay_section1_reg[0][3]_i_15_n_1 ,\delay_section1_reg[0][3]_i_15_n_2 ,\delay_section1_reg[0][3]_i_15_n_3 }),
        .CYINIT(\delay_section1[0][3]_i_31_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section1_reg[0][3]_i_15_n_4 ,\delay_section1_reg[0][3]_i_15_n_5 ,\delay_section1_reg[0][3]_i_15_n_6 ,\delay_section1_reg[0][3]_i_15_n_7 }),
        .S({\delay_section1[0][3]_i_32_n_0 ,\delay_section1[0][3]_i_33_n_0 ,\delay_section1[0][3]_i_34_n_0 ,\delay_section1[0][3]_i_35_n_0 }));
  CARRY4 \delay_section1_reg[0][3]_i_6 
       (.CI(\delay_section1_reg[0][3]_i_15_n_0 ),
        .CO({\delay_section1_reg[0][3]_i_6_n_0 ,\delay_section1_reg[0][3]_i_6_n_1 ,\delay_section1_reg[0][3]_i_6_n_2 ,\delay_section1_reg[0][3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section1_reg[0][3]_i_6_n_4 ,\delay_section1_reg[0][3]_i_6_n_5 ,\delay_section1_reg[0][3]_i_6_n_6 ,\delay_section1_reg[0][3]_i_6_n_7 }),
        .S({\delay_section1[0][3]_i_20_n_0 ,\delay_section1[0][3]_i_21_n_0 ,\delay_section1[0][3]_i_22_n_0 ,\delay_section1[0][3]_i_23_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_10 
       (.I0(inst_n_187),
        .I1(inst_n_166),
        .O(\delay_section2[0][11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_11 
       (.I0(inst_n_188),
        .I1(inst_n_167),
        .O(\delay_section2[0][11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][11]_i_12 
       (.I0(inst_n_168),
        .O(\delay_section2[0][11]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_5 
       (.I0(\delay_section2_reg[0][14]_i_4_n_6 ),
        .I1(inst_n_132),
        .O(\delay_section2[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_6 
       (.I0(\delay_section2_reg[0][14]_i_4_n_7 ),
        .I1(inst_n_133),
        .O(\delay_section2[0][11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_7 
       (.I0(\delay_section2_reg[0][11]_i_4_n_4 ),
        .I1(inst_n_134),
        .O(\delay_section2[0][11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_8 
       (.I0(\delay_section2_reg[0][11]_i_4_n_5 ),
        .I1(inst_n_135),
        .O(\delay_section2[0][11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][11]_i_9 
       (.I0(inst_n_186),
        .I1(inst_n_165),
        .O(\delay_section2[0][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_10 
       (.I0(inst_n_190),
        .I1(inst_n_169),
        .O(\delay_section2[0][14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_11 
       (.I0(inst_n_191),
        .I1(inst_n_170),
        .O(\delay_section2[0][14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_12 
       (.I0(inst_n_192),
        .I1(inst_n_171),
        .O(\delay_section2[0][14]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_13 
       (.I0(inst_n_185),
        .I1(inst_n_172),
        .O(\delay_section2[0][14]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section2[0][14]_i_28 
       (.I0(inst_n_184),
        .I1(inst_n_182),
        .I2(inst_n_181),
        .I3(inst_n_183),
        .O(\delay_section2[0][14]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_5 
       (.I0(\delay_section2_reg[0][15]_i_18_n_6 ),
        .I1(inst_n_136),
        .O(\delay_section2[0][14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_6 
       (.I0(\delay_section2_reg[0][15]_i_18_n_7 ),
        .I1(inst_n_137),
        .O(\delay_section2[0][14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_7 
       (.I0(\delay_section2_reg[0][14]_i_4_n_4 ),
        .I1(inst_n_138),
        .O(\delay_section2[0][14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][14]_i_8 
       (.I0(\delay_section2_reg[0][14]_i_4_n_5 ),
        .I1(inst_n_139),
        .O(\delay_section2[0][14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_119 
       (.I0(inst_n_148),
        .I1(inst_n_152),
        .O(\delay_section2[0][15]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_120 
       (.I0(inst_n_149),
        .I1(inst_n_148),
        .O(\delay_section2[0][15]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_121 
       (.I0(inst_n_150),
        .I1(inst_n_149),
        .O(\delay_section2[0][15]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_132 
       (.I0(\delay_section2_reg[0][15]_i_193_n_4 ),
        .O(\delay_section2[0][15]_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_133 
       (.I0(\delay_section2_reg[0][15]_i_193_n_5 ),
        .O(\delay_section2[0][15]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_134 
       (.I0(\delay_section2_reg[0][15]_i_193_n_6 ),
        .O(\delay_section2[0][15]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_135 
       (.I0(\delay_section2_reg[0][15]_i_193_n_7 ),
        .O(\delay_section2[0][15]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_139 
       (.I0(inst_n_98),
        .I1(inst_n_94),
        .O(\delay_section2[0][15]_i_139_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section2[0][15]_i_140 
       (.I0(inst_n_96),
        .I1(inst_n_109),
        .O(\delay_section2[0][15]_i_140_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_section2[0][15]_i_141 
       (.I0(inst_n_97),
        .I1(inst_n_110),
        .O(\delay_section2[0][15]_i_141_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section2[0][15]_i_144 
       (.I0(inst_n_109),
        .I1(inst_n_96),
        .I2(inst_n_95),
        .I3(inst_n_99),
        .O(\delay_section2[0][15]_i_144_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section2[0][15]_i_145 
       (.I0(inst_n_110),
        .I1(inst_n_97),
        .I2(inst_n_96),
        .I3(inst_n_109),
        .O(\delay_section2[0][15]_i_145_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_19 
       (.I0(\Test_Filter/p_1_in71_in ),
        .I1(\delay_section2_reg[0][15]_i_17_n_6 ),
        .O(\delay_section2[0][15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_20 
       (.I0(\Test_Filter/p_1_in71_in ),
        .I1(\delay_section2_reg[0][15]_i_17_n_7 ),
        .O(\delay_section2[0][15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_200 
       (.I0(inst_n_106),
        .I1(inst_n_105),
        .O(\delay_section2[0][15]_i_200_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_204 
       (.I0(inst_n_147),
        .O(\delay_section2[0][15]_i_204_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_21 
       (.I0(\delay_section2_reg[0][15]_i_18_n_4 ),
        .I1(\Test_Filter/p_1_in71_in ),
        .O(\delay_section2[0][15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_22 
       (.I0(\delay_section2_reg[0][15]_i_18_n_5 ),
        .I1(inst_n_141),
        .O(\delay_section2[0][15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][15]_i_24 
       (.I0(inst_n_198),
        .I1(inst_n_197),
        .O(\delay_section2[0][15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_25 
       (.I0(\delay_section2_reg[0][15]_i_17_n_4 ),
        .I1(inst_n_198),
        .O(\delay_section2[0][15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_26 
       (.I0(\delay_section2_reg[0][15]_i_17_n_5 ),
        .I1(\delay_section2_reg[0][15]_i_17_n_4 ),
        .O(\delay_section2[0][15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_27 
       (.I0(\delay_section2_reg[0][15]_i_17_n_6 ),
        .I1(\delay_section2_reg[0][15]_i_17_n_5 ),
        .O(\delay_section2[0][15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_31 
       (.I0(\delay_section2_reg[0][15]_i_29_n_6 ),
        .I1(inst_n_124),
        .O(\delay_section2[0][15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_32 
       (.I0(\delay_section2_reg[0][15]_i_29_n_7 ),
        .I1(inst_n_125),
        .O(\delay_section2[0][15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_33 
       (.I0(\delay_section2_reg[0][15]_i_30_n_4 ),
        .I1(inst_n_126),
        .O(\delay_section2[0][15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_34 
       (.I0(\delay_section2_reg[0][15]_i_30_n_5 ),
        .I1(inst_n_127),
        .O(\delay_section2[0][15]_i_34_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \delay_section2[0][15]_i_36 
       (.I0(inst_n_102),
        .I1(inst_n_100),
        .I2(inst_n_103),
        .O(\delay_section2[0][15]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h0F78)) 
    \delay_section2[0][15]_i_37 
       (.I0(inst_n_102),
        .I1(inst_n_100),
        .I2(inst_n_111),
        .I3(inst_n_101),
        .O(\delay_section2[0][15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h6999)) 
    \delay_section2[0][15]_i_38 
       (.I0(\delay_section2[0][15]_i_36_n_0 ),
        .I1(inst_n_101),
        .I2(inst_n_100),
        .I3(inst_n_102),
        .O(\delay_section2[0][15]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_42 
       (.I0(inst_n_177),
        .I1(inst_n_196),
        .O(\delay_section2[0][15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_43 
       (.I0(inst_n_178),
        .I1(inst_n_177),
        .O(\delay_section2[0][15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_44 
       (.I0(\Test_Filter/p_1_in76_in ),
        .I1(inst_n_178),
        .O(\delay_section2[0][15]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_45 
       (.I0(\Test_Filter/p_1_in76_in ),
        .I1(inst_n_180),
        .O(\delay_section2[0][15]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_47 
       (.I0(inst_n_193),
        .I1(inst_n_173),
        .O(\delay_section2[0][15]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_48 
       (.I0(inst_n_194),
        .I1(inst_n_174),
        .O(\delay_section2[0][15]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_49 
       (.I0(inst_n_195),
        .I1(inst_n_175),
        .O(\delay_section2[0][15]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_50 
       (.I0(inst_n_189),
        .I1(inst_n_176),
        .O(\delay_section2[0][15]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_54 
       (.I0(\delay_section2_reg[0][15]_i_30_n_6 ),
        .I1(inst_n_120),
        .O(\delay_section2[0][15]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_55 
       (.I0(\delay_section2_reg[0][15]_i_30_n_7 ),
        .I1(inst_n_121),
        .O(\delay_section2[0][15]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_56 
       (.I0(\delay_section2_reg[0][15]_i_53_n_4 ),
        .I1(inst_n_122),
        .O(\delay_section2[0][15]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_57 
       (.I0(\delay_section2_reg[0][15]_i_53_n_5 ),
        .I1(inst_n_123),
        .O(\delay_section2[0][15]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_58 
       (.I0(inst_n_161),
        .O(\delay_section2[0][15]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_59 
       (.I0(inst_n_162),
        .O(\delay_section2[0][15]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_60 
       (.I0(inst_n_163),
        .O(\delay_section2[0][15]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_61 
       (.I0(inst_n_164),
        .O(\delay_section2[0][15]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_62 
       (.I0(inst_n_157),
        .O(\delay_section2[0][15]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_63 
       (.I0(inst_n_158),
        .O(\delay_section2[0][15]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_64 
       (.I0(inst_n_159),
        .O(\delay_section2[0][15]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_65 
       (.I0(inst_n_160),
        .O(\delay_section2[0][15]_i_65_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \delay_section2[0][15]_i_67 
       (.I0(inst_n_103),
        .I1(inst_n_100),
        .I2(inst_n_104),
        .O(\delay_section2[0][15]_i_67_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \delay_section2[0][15]_i_71 
       (.I0(inst_n_102),
        .I1(inst_n_100),
        .I2(inst_n_103),
        .I3(\delay_section2[0][15]_i_67_n_0 ),
        .O(\delay_section2[0][15]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][15]_i_80 
       (.I0(inst_n_152),
        .I1(inst_n_151),
        .O(\delay_section2[0][15]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_83 
       (.I0(\delay_section2_reg[0][15]_i_53_n_6 ),
        .I1(inst_n_116),
        .O(\delay_section2[0][15]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_84 
       (.I0(\delay_section2_reg[0][15]_i_53_n_7 ),
        .I1(inst_n_117),
        .O(\delay_section2[0][15]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_85 
       (.I0(\delay_section2_reg[0][15]_i_82_n_4 ),
        .I1(inst_n_118),
        .O(\delay_section2[0][15]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][15]_i_86 
       (.I0(\delay_section2_reg[0][15]_i_82_n_5 ),
        .I1(inst_n_119),
        .O(\delay_section2[0][15]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_87 
       (.I0(inst_n_153),
        .O(\delay_section2[0][15]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_88 
       (.I0(inst_n_154),
        .O(\delay_section2[0][15]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_89 
       (.I0(inst_n_155),
        .O(\delay_section2[0][15]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][15]_i_90 
       (.I0(inst_n_156),
        .O(\delay_section2[0][15]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][3]_i_10 
       (.I0(\delay_section2_reg[0][15]_i_82_n_6 ),
        .I1(inst_n_112),
        .O(\delay_section2[0][3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][3]_i_11 
       (.I0(\delay_section2_reg[0][15]_i_82_n_7 ),
        .I1(inst_n_113),
        .O(\delay_section2[0][3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section2[0][3]_i_12 
       (.I0(inst_n_146),
        .I1(inst_n_114),
        .O(\delay_section2[0][3]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][3]_i_13 
       (.I0(inst_n_115),
        .O(\delay_section2[0][3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][3]_i_15 
       (.I0(inst_n_107),
        .I1(inst_n_106),
        .O(\delay_section2[0][3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][3]_i_16 
       (.I0(inst_n_108),
        .I1(inst_n_107),
        .O(\delay_section2[0][3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section2[0][3]_i_9 
       (.I0(inst_n_146),
        .O(\delay_section2[0][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][7]_i_4 
       (.I0(\delay_section2_reg[0][11]_i_4_n_6 ),
        .I1(inst_n_128),
        .O(\delay_section2[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][7]_i_5 
       (.I0(\delay_section2_reg[0][11]_i_4_n_7 ),
        .I1(inst_n_129),
        .O(\delay_section2[0][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][7]_i_6 
       (.I0(\delay_section2_reg[0][15]_i_29_n_4 ),
        .I1(inst_n_130),
        .O(\delay_section2[0][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section2[0][7]_i_7 
       (.I0(\delay_section2_reg[0][15]_i_29_n_5 ),
        .I1(inst_n_131),
        .O(\delay_section2[0][7]_i_7_n_0 ));
  CARRY4 \delay_section2_reg[0][11]_i_4 
       (.CI(\delay_section2_reg[0][15]_i_29_n_0 ),
        .CO({\delay_section2_reg[0][11]_i_4_n_0 ,\delay_section2_reg[0][11]_i_4_n_1 ,\delay_section2_reg[0][11]_i_4_n_2 ,\delay_section2_reg[0][11]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_186,inst_n_187,inst_n_188,1'b0}),
        .O({\delay_section2_reg[0][11]_i_4_n_4 ,\delay_section2_reg[0][11]_i_4_n_5 ,\delay_section2_reg[0][11]_i_4_n_6 ,\delay_section2_reg[0][11]_i_4_n_7 }),
        .S({\delay_section2[0][11]_i_9_n_0 ,\delay_section2[0][11]_i_10_n_0 ,\delay_section2[0][11]_i_11_n_0 ,\delay_section2[0][11]_i_12_n_0 }));
  CARRY4 \delay_section2_reg[0][14]_i_4 
       (.CI(\delay_section2_reg[0][11]_i_4_n_0 ),
        .CO({\delay_section2_reg[0][14]_i_4_n_0 ,\delay_section2_reg[0][14]_i_4_n_1 ,\delay_section2_reg[0][14]_i_4_n_2 ,\delay_section2_reg[0][14]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_190,inst_n_191,inst_n_192,inst_n_185}),
        .O({\delay_section2_reg[0][14]_i_4_n_4 ,\delay_section2_reg[0][14]_i_4_n_5 ,\delay_section2_reg[0][14]_i_4_n_6 ,\delay_section2_reg[0][14]_i_4_n_7 }),
        .S({\delay_section2[0][14]_i_10_n_0 ,\delay_section2[0][14]_i_11_n_0 ,\delay_section2[0][14]_i_12_n_0 ,\delay_section2[0][14]_i_13_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_17 
       (.CI(\delay_section2_reg[0][15]_i_18_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_17_n_0 ,\delay_section2_reg[0][15]_i_17_n_1 ,\delay_section2_reg[0][15]_i_17_n_2 ,\delay_section2_reg[0][15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_177,inst_n_178,\Test_Filter/p_1_in76_in ,inst_n_180}),
        .O({\delay_section2_reg[0][15]_i_17_n_4 ,\delay_section2_reg[0][15]_i_17_n_5 ,\delay_section2_reg[0][15]_i_17_n_6 ,\delay_section2_reg[0][15]_i_17_n_7 }),
        .S({\delay_section2[0][15]_i_42_n_0 ,\delay_section2[0][15]_i_43_n_0 ,\delay_section2[0][15]_i_44_n_0 ,\delay_section2[0][15]_i_45_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_18 
       (.CI(\delay_section2_reg[0][14]_i_4_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_18_n_0 ,\delay_section2_reg[0][15]_i_18_n_1 ,\delay_section2_reg[0][15]_i_18_n_2 ,\delay_section2_reg[0][15]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_193,inst_n_194,inst_n_195,inst_n_189}),
        .O({\delay_section2_reg[0][15]_i_18_n_4 ,\delay_section2_reg[0][15]_i_18_n_5 ,\delay_section2_reg[0][15]_i_18_n_6 ,\delay_section2_reg[0][15]_i_18_n_7 }),
        .S({\delay_section2[0][15]_i_47_n_0 ,\delay_section2[0][15]_i_48_n_0 ,\delay_section2[0][15]_i_49_n_0 ,\delay_section2[0][15]_i_50_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \delay_section2_reg[0][15]_i_193 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][15]_i_193_n_0 ,\delay_section2_reg[0][15]_i_193_n_1 ,\delay_section2_reg[0][15]_i_193_n_2 ,\delay_section2_reg[0][15]_i_193_n_3 }),
        .CYINIT(inst_n_146),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section2_reg[0][15]_i_193_n_4 ,\delay_section2_reg[0][15]_i_193_n_5 ,\delay_section2_reg[0][15]_i_193_n_6 ,\delay_section2_reg[0][15]_i_193_n_7 }),
        .S({inst_n_142,inst_n_143,inst_n_144,inst_n_145}));
  CARRY4 \delay_section2_reg[0][15]_i_29 
       (.CI(\delay_section2_reg[0][15]_i_30_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_29_n_0 ,\delay_section2_reg[0][15]_i_29_n_1 ,\delay_section2_reg[0][15]_i_29_n_2 ,\delay_section2_reg[0][15]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section2_reg[0][15]_i_29_n_4 ,\delay_section2_reg[0][15]_i_29_n_5 ,\delay_section2_reg[0][15]_i_29_n_6 ,\delay_section2_reg[0][15]_i_29_n_7 }),
        .S({\delay_section2[0][15]_i_58_n_0 ,\delay_section2[0][15]_i_59_n_0 ,\delay_section2[0][15]_i_60_n_0 ,\delay_section2[0][15]_i_61_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_30 
       (.CI(\delay_section2_reg[0][15]_i_53_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_30_n_0 ,\delay_section2_reg[0][15]_i_30_n_1 ,\delay_section2_reg[0][15]_i_30_n_2 ,\delay_section2_reg[0][15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section2_reg[0][15]_i_30_n_4 ,\delay_section2_reg[0][15]_i_30_n_5 ,\delay_section2_reg[0][15]_i_30_n_6 ,\delay_section2_reg[0][15]_i_30_n_7 }),
        .S({\delay_section2[0][15]_i_62_n_0 ,\delay_section2[0][15]_i_63_n_0 ,\delay_section2[0][15]_i_64_n_0 ,\delay_section2[0][15]_i_65_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_53 
       (.CI(\delay_section2_reg[0][15]_i_82_n_0 ),
        .CO({\delay_section2_reg[0][15]_i_53_n_0 ,\delay_section2_reg[0][15]_i_53_n_1 ,\delay_section2_reg[0][15]_i_53_n_2 ,\delay_section2_reg[0][15]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section2_reg[0][15]_i_53_n_4 ,\delay_section2_reg[0][15]_i_53_n_5 ,\delay_section2_reg[0][15]_i_53_n_6 ,\delay_section2_reg[0][15]_i_53_n_7 }),
        .S({\delay_section2[0][15]_i_87_n_0 ,\delay_section2[0][15]_i_88_n_0 ,\delay_section2[0][15]_i_89_n_0 ,\delay_section2[0][15]_i_90_n_0 }));
  CARRY4 \delay_section2_reg[0][15]_i_82 
       (.CI(1'b0),
        .CO({\delay_section2_reg[0][15]_i_82_n_0 ,\delay_section2_reg[0][15]_i_82_n_1 ,\delay_section2_reg[0][15]_i_82_n_2 ,\delay_section2_reg[0][15]_i_82_n_3 }),
        .CYINIT(inst_n_146),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section2_reg[0][15]_i_82_n_4 ,\delay_section2_reg[0][15]_i_82_n_5 ,\delay_section2_reg[0][15]_i_82_n_6 ,\delay_section2_reg[0][15]_i_82_n_7 }),
        .S({\delay_section2[0][15]_i_132_n_0 ,\delay_section2[0][15]_i_133_n_0 ,\delay_section2[0][15]_i_134_n_0 ,\delay_section2[0][15]_i_135_n_0 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section3[0][15]_i_139 
       (.I0(inst_n_263),
        .I1(inst_n_262),
        .I2(inst_n_259),
        .I3(inst_n_264),
        .O(\delay_section3[0][15]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \delay_section3[0][15]_i_141 
       (.I0(inst_n_261),
        .I1(inst_n_260),
        .I2(inst_n_265),
        .I3(inst_n_258),
        .O(\delay_section3[0][15]_i_141_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_20 
       (.I0(\Test_Filter/p_1_in26_in ),
        .I1(\delay_section3_reg[0][15]_i_18_n_5 ),
        .O(\delay_section3[0][15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_21 
       (.I0(\Test_Filter/p_1_in26_in ),
        .I1(\delay_section3_reg[0][15]_i_18_n_6 ),
        .O(\delay_section3[0][15]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_22 
       (.I0(\delay_section3_reg[0][15]_i_18_n_7 ),
        .I1(\Test_Filter/p_1_in26_in ),
        .O(\delay_section3[0][15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_23 
       (.I0(\delay_section3_reg[0][15]_i_19_n_4 ),
        .I1(inst_n_285),
        .O(\delay_section3[0][15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section3[0][15]_i_25 
       (.I0(inst_n_282),
        .I1(inst_n_281),
        .O(\delay_section3[0][15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_26 
       (.I0(inst_n_283),
        .I1(inst_n_282),
        .O(\delay_section3[0][15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_27 
       (.I0(\delay_section3_reg[0][15]_i_18_n_4 ),
        .I1(inst_n_283),
        .O(\delay_section3[0][15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_28 
       (.I0(\delay_section3_reg[0][15]_i_18_n_5 ),
        .I1(\delay_section3_reg[0][15]_i_18_n_4 ),
        .O(\delay_section3[0][15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_31 
       (.I0(\delay_section3_reg[0][15]_i_29_n_5 ),
        .I1(inst_n_308),
        .O(\delay_section3[0][15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_32 
       (.I0(\delay_section3_reg[0][15]_i_29_n_6 ),
        .I1(inst_n_309),
        .O(\delay_section3[0][15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_33 
       (.I0(\delay_section3_reg[0][15]_i_29_n_7 ),
        .I1(inst_n_310),
        .O(\delay_section3[0][15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_34 
       (.I0(\delay_section3_reg[0][15]_i_30_n_4 ),
        .I1(inst_n_311),
        .O(\delay_section3[0][15]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_35 
       (.I0(\delay_section3_reg[0][15]_i_19_n_5 ),
        .I1(inst_n_312),
        .O(\delay_section3[0][15]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_36 
       (.I0(\delay_section3_reg[0][15]_i_19_n_6 ),
        .I1(inst_n_313),
        .O(\delay_section3[0][15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_37 
       (.I0(\delay_section3_reg[0][15]_i_19_n_7 ),
        .I1(inst_n_314),
        .O(\delay_section3[0][15]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_38 
       (.I0(\delay_section3_reg[0][15]_i_29_n_4 ),
        .I1(inst_n_315),
        .O(\delay_section3[0][15]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h4A)) 
    \delay_section3[0][15]_i_40 
       (.I0(inst_n_218),
        .I1(inst_n_219),
        .I2(inst_n_217),
        .O(\delay_section3[0][15]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h556A)) 
    \delay_section3[0][15]_i_41 
       (.I0(inst_n_286),
        .I1(inst_n_218),
        .I2(inst_n_217),
        .I3(inst_n_287),
        .O(\delay_section3[0][15]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'hEC13)) 
    \delay_section3[0][15]_i_42 
       (.I0(inst_n_219),
        .I1(inst_n_218),
        .I2(inst_n_217),
        .I3(inst_n_287),
        .O(\delay_section3[0][15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_46 
       (.I0(inst_n_280),
        .I1(inst_n_279),
        .O(\delay_section3[0][15]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_47 
       (.I0(\Test_Filter/p_1_in31_in ),
        .I1(inst_n_280),
        .O(\delay_section3[0][15]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_48 
       (.I0(\Test_Filter/p_1_in31_in ),
        .I1(inst_n_274),
        .O(\delay_section3[0][15]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_49 
       (.I0(inst_n_275),
        .I1(inst_n_255),
        .O(\delay_section3[0][15]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_51 
       (.I0(inst_n_276),
        .I1(inst_n_256),
        .O(\delay_section3[0][15]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_52 
       (.I0(inst_n_277),
        .I1(inst_n_257),
        .O(\delay_section3[0][15]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_53 
       (.I0(inst_n_270),
        .I1(inst_n_250),
        .O(\delay_section3[0][15]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_54 
       (.I0(inst_n_271),
        .I1(inst_n_251),
        .O(\delay_section3[0][15]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_56 
       (.I0(inst_n_279),
        .I1(inst_n_278),
        .O(\delay_section3[0][15]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_58 
       (.I0(inst_n_272),
        .I1(inst_n_252),
        .O(\delay_section3[0][15]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_59 
       (.I0(inst_n_273),
        .I1(inst_n_253),
        .O(\delay_section3[0][15]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_60 
       (.I0(inst_n_266),
        .I1(inst_n_246),
        .O(\delay_section3[0][15]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_61 
       (.I0(inst_n_267),
        .I1(inst_n_247),
        .O(\delay_section3[0][15]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_62 
       (.I0(inst_n_268),
        .I1(inst_n_248),
        .O(\delay_section3[0][15]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_63 
       (.I0(inst_n_269),
        .I1(inst_n_249),
        .O(\delay_section3[0][15]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_64 
       (.I0(inst_n_242),
        .O(\delay_section3[0][15]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][15]_i_65 
       (.I0(inst_n_243),
        .O(\delay_section3[0][15]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h4A)) 
    \delay_section3[0][15]_i_67 
       (.I0(inst_n_219),
        .I1(inst_n_220),
        .I2(inst_n_217),
        .O(\delay_section3[0][15]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'hC9C3)) 
    \delay_section3[0][15]_i_71 
       (.I0(inst_n_220),
        .I1(inst_n_218),
        .I2(inst_n_219),
        .I3(inst_n_217),
        .O(\delay_section3[0][15]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \delay_section3[0][15]_i_81 
       (.I0(inst_n_222),
        .I1(inst_n_226),
        .O(\delay_section3[0][15]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_82 
       (.I0(inst_n_223),
        .I1(inst_n_222),
        .O(\delay_section3[0][15]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_83 
       (.I0(inst_n_224),
        .I1(inst_n_223),
        .O(\delay_section3[0][15]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][15]_i_84 
       (.I0(inst_n_225),
        .I1(inst_n_224),
        .O(\delay_section3[0][15]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_10 
       (.I0(\delay_section3_reg[0][3]_i_6_n_4 ),
        .I1(inst_n_303),
        .O(\delay_section3[0][3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \delay_section3[0][3]_i_126 
       (.I0(inst_n_205),
        .I1(inst_n_204),
        .I2(inst_n_203),
        .O(\delay_section3[0][3]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_127 
       (.I0(inst_n_206),
        .I1(inst_n_205),
        .O(\delay_section3[0][3]_i_127_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_16 
       (.I0(\delay_section3_reg[0][3]_i_6_n_5 ),
        .I1(inst_n_296),
        .O(\delay_section3[0][3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_17 
       (.I0(\delay_section3_reg[0][3]_i_6_n_6 ),
        .I1(inst_n_297),
        .O(\delay_section3[0][3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_18 
       (.I0(\delay_section3_reg[0][3]_i_6_n_7 ),
        .I1(inst_n_298),
        .O(\delay_section3[0][3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_19 
       (.I0(\delay_section3_reg[0][3]_i_15_n_4 ),
        .I1(inst_n_299),
        .O(\delay_section3[0][3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_20 
       (.I0(inst_n_240),
        .O(\delay_section3[0][3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_21 
       (.I0(inst_n_241),
        .O(\delay_section3[0][3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_22 
       (.I0(inst_n_234),
        .O(\delay_section3[0][3]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_23 
       (.I0(inst_n_235),
        .O(\delay_section3[0][3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_27 
       (.I0(\delay_section3_reg[0][3]_i_15_n_5 ),
        .I1(inst_n_292),
        .O(\delay_section3[0][3]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_28 
       (.I0(\delay_section3_reg[0][3]_i_15_n_6 ),
        .I1(inst_n_293),
        .O(\delay_section3[0][3]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_29 
       (.I0(\delay_section3_reg[0][3]_i_15_n_7 ),
        .I1(inst_n_294),
        .O(\delay_section3[0][3]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_30 
       (.I0(\delay_section3_reg[0][3]_i_26_n_4 ),
        .I1(inst_n_295),
        .O(\delay_section3[0][3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_31 
       (.I0(inst_n_236),
        .O(\delay_section3[0][3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_32 
       (.I0(inst_n_237),
        .O(\delay_section3[0][3]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_33 
       (.I0(inst_n_230),
        .O(\delay_section3[0][3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_34 
       (.I0(inst_n_231),
        .O(\delay_section3[0][3]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_47 
       (.I0(\delay_section3_reg[0][3]_i_26_n_5 ),
        .I1(inst_n_288),
        .O(\delay_section3[0][3]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_48 
       (.I0(\delay_section3_reg[0][3]_i_26_n_6 ),
        .I1(inst_n_289),
        .O(\delay_section3[0][3]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_49 
       (.I0(\delay_section3_reg[0][3]_i_26_n_7 ),
        .I1(inst_n_290),
        .O(\delay_section3[0][3]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_50 
       (.I0(inst_n_229),
        .I1(inst_n_291),
        .O(\delay_section3[0][3]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_51 
       (.I0(inst_n_229),
        .O(\delay_section3[0][3]_i_51_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_52 
       (.I0(inst_n_232),
        .O(\delay_section3[0][3]_i_52_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_53 
       (.I0(inst_n_233),
        .O(\delay_section3[0][3]_i_53_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_54 
       (.I0(inst_n_227),
        .O(\delay_section3[0][3]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_55 
       (.I0(inst_n_228),
        .O(\delay_section3[0][3]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section3[0][3]_i_64 
       (.I0(inst_n_216),
        .I1(inst_n_212),
        .I2(inst_n_215),
        .I3(inst_n_211),
        .O(\delay_section3[0][3]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section3[0][3]_i_65 
       (.I0(inst_n_207),
        .I1(inst_n_213),
        .I2(inst_n_216),
        .I3(inst_n_212),
        .O(\delay_section3[0][3]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_7 
       (.I0(\delay_section3_reg[0][7]_i_4_n_5 ),
        .I1(inst_n_300),
        .O(\delay_section3[0][3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_8 
       (.I0(\delay_section3_reg[0][7]_i_4_n_6 ),
        .I1(inst_n_301),
        .O(\delay_section3[0][3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section3[0][3]_i_89 
       (.I0(inst_n_208),
        .I1(inst_n_214),
        .I2(inst_n_207),
        .I3(inst_n_213),
        .O(\delay_section3[0][3]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][3]_i_9 
       (.I0(\delay_section3_reg[0][7]_i_4_n_7 ),
        .I1(inst_n_302),
        .O(\delay_section3[0][3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section3[0][3]_i_90 
       (.I0(inst_n_209),
        .I1(inst_n_201),
        .I2(inst_n_208),
        .I3(inst_n_214),
        .O(\delay_section3[0][3]_i_90_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section3[0][3]_i_91 
       (.I0(inst_n_210),
        .I1(inst_n_202),
        .I2(inst_n_209),
        .I3(inst_n_201),
        .O(\delay_section3[0][3]_i_91_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \delay_section3[0][3]_i_92 
       (.I0(inst_n_204),
        .I1(inst_n_203),
        .I2(inst_n_210),
        .I3(inst_n_202),
        .O(\delay_section3[0][3]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][3]_i_93 
       (.I0(inst_n_221),
        .O(\delay_section3[0][3]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][7]_i_10 
       (.I0(inst_n_245),
        .O(\delay_section3[0][7]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][7]_i_11 
       (.I0(inst_n_238),
        .O(\delay_section3[0][7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][7]_i_12 
       (.I0(inst_n_239),
        .O(\delay_section3[0][7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_5 
       (.I0(\delay_section3_reg[0][15]_i_30_n_5 ),
        .I1(inst_n_304),
        .O(\delay_section3[0][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_6 
       (.I0(\delay_section3_reg[0][15]_i_30_n_6 ),
        .I1(inst_n_305),
        .O(\delay_section3[0][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_7 
       (.I0(\delay_section3_reg[0][15]_i_30_n_7 ),
        .I1(inst_n_306),
        .O(\delay_section3[0][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_section3[0][7]_i_8 
       (.I0(\delay_section3_reg[0][7]_i_4_n_4 ),
        .I1(inst_n_307),
        .O(\delay_section3[0][7]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \delay_section3[0][7]_i_9 
       (.I0(inst_n_244),
        .O(\delay_section3[0][7]_i_9_n_0 ));
  CARRY4 \delay_section3_reg[0][15]_i_18 
       (.CI(\delay_section3_reg[0][15]_i_19_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_18_n_0 ,\delay_section3_reg[0][15]_i_18_n_1 ,\delay_section3_reg[0][15]_i_18_n_2 ,\delay_section3_reg[0][15]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_280,\Test_Filter/p_1_in31_in ,inst_n_274,inst_n_275}),
        .O({\delay_section3_reg[0][15]_i_18_n_4 ,\delay_section3_reg[0][15]_i_18_n_5 ,\delay_section3_reg[0][15]_i_18_n_6 ,\delay_section3_reg[0][15]_i_18_n_7 }),
        .S({\delay_section3[0][15]_i_46_n_0 ,\delay_section3[0][15]_i_47_n_0 ,\delay_section3[0][15]_i_48_n_0 ,\delay_section3[0][15]_i_49_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_19 
       (.CI(\delay_section3_reg[0][15]_i_29_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_19_n_0 ,\delay_section3_reg[0][15]_i_19_n_1 ,\delay_section3_reg[0][15]_i_19_n_2 ,\delay_section3_reg[0][15]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_276,inst_n_277,inst_n_270,inst_n_271}),
        .O({\delay_section3_reg[0][15]_i_19_n_4 ,\delay_section3_reg[0][15]_i_19_n_5 ,\delay_section3_reg[0][15]_i_19_n_6 ,\delay_section3_reg[0][15]_i_19_n_7 }),
        .S({\delay_section3[0][15]_i_51_n_0 ,\delay_section3[0][15]_i_52_n_0 ,\delay_section3[0][15]_i_53_n_0 ,\delay_section3[0][15]_i_54_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_29 
       (.CI(\delay_section3_reg[0][15]_i_30_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_29_n_0 ,\delay_section3_reg[0][15]_i_29_n_1 ,\delay_section3_reg[0][15]_i_29_n_2 ,\delay_section3_reg[0][15]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_272,inst_n_273,inst_n_266,inst_n_267}),
        .O({\delay_section3_reg[0][15]_i_29_n_4 ,\delay_section3_reg[0][15]_i_29_n_5 ,\delay_section3_reg[0][15]_i_29_n_6 ,\delay_section3_reg[0][15]_i_29_n_7 }),
        .S({\delay_section3[0][15]_i_58_n_0 ,\delay_section3[0][15]_i_59_n_0 ,\delay_section3[0][15]_i_60_n_0 ,\delay_section3[0][15]_i_61_n_0 }));
  CARRY4 \delay_section3_reg[0][15]_i_30 
       (.CI(\delay_section3_reg[0][7]_i_4_n_0 ),
        .CO({\delay_section3_reg[0][15]_i_30_n_0 ,\delay_section3_reg[0][15]_i_30_n_1 ,\delay_section3_reg[0][15]_i_30_n_2 ,\delay_section3_reg[0][15]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({inst_n_268,inst_n_269,1'b0,1'b0}),
        .O({\delay_section3_reg[0][15]_i_30_n_4 ,\delay_section3_reg[0][15]_i_30_n_5 ,\delay_section3_reg[0][15]_i_30_n_6 ,\delay_section3_reg[0][15]_i_30_n_7 }),
        .S({\delay_section3[0][15]_i_62_n_0 ,\delay_section3[0][15]_i_63_n_0 ,\delay_section3[0][15]_i_64_n_0 ,\delay_section3[0][15]_i_65_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_15 
       (.CI(\delay_section3_reg[0][3]_i_26_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_15_n_0 ,\delay_section3_reg[0][3]_i_15_n_1 ,\delay_section3_reg[0][3]_i_15_n_2 ,\delay_section3_reg[0][3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section3_reg[0][3]_i_15_n_4 ,\delay_section3_reg[0][3]_i_15_n_5 ,\delay_section3_reg[0][3]_i_15_n_6 ,\delay_section3_reg[0][3]_i_15_n_7 }),
        .S({\delay_section3[0][3]_i_31_n_0 ,\delay_section3[0][3]_i_32_n_0 ,\delay_section3[0][3]_i_33_n_0 ,\delay_section3[0][3]_i_34_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_26 
       (.CI(1'b0),
        .CO({\delay_section3_reg[0][3]_i_26_n_0 ,\delay_section3_reg[0][3]_i_26_n_1 ,\delay_section3_reg[0][3]_i_26_n_2 ,\delay_section3_reg[0][3]_i_26_n_3 }),
        .CYINIT(\delay_section3[0][3]_i_51_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section3_reg[0][3]_i_26_n_4 ,\delay_section3_reg[0][3]_i_26_n_5 ,\delay_section3_reg[0][3]_i_26_n_6 ,\delay_section3_reg[0][3]_i_26_n_7 }),
        .S({\delay_section3[0][3]_i_52_n_0 ,\delay_section3[0][3]_i_53_n_0 ,\delay_section3[0][3]_i_54_n_0 ,\delay_section3[0][3]_i_55_n_0 }));
  CARRY4 \delay_section3_reg[0][3]_i_6 
       (.CI(\delay_section3_reg[0][3]_i_15_n_0 ),
        .CO({\delay_section3_reg[0][3]_i_6_n_0 ,\delay_section3_reg[0][3]_i_6_n_1 ,\delay_section3_reg[0][3]_i_6_n_2 ,\delay_section3_reg[0][3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section3_reg[0][3]_i_6_n_4 ,\delay_section3_reg[0][3]_i_6_n_5 ,\delay_section3_reg[0][3]_i_6_n_6 ,\delay_section3_reg[0][3]_i_6_n_7 }),
        .S({\delay_section3[0][3]_i_20_n_0 ,\delay_section3[0][3]_i_21_n_0 ,\delay_section3[0][3]_i_22_n_0 ,\delay_section3[0][3]_i_23_n_0 }));
  CARRY4 \delay_section3_reg[0][7]_i_4 
       (.CI(\delay_section3_reg[0][3]_i_6_n_0 ),
        .CO({\delay_section3_reg[0][7]_i_4_n_0 ,\delay_section3_reg[0][7]_i_4_n_1 ,\delay_section3_reg[0][7]_i_4_n_2 ,\delay_section3_reg[0][7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\delay_section3_reg[0][7]_i_4_n_4 ,\delay_section3_reg[0][7]_i_4_n_5 ,\delay_section3_reg[0][7]_i_4_n_6 ,\delay_section3_reg[0][7]_i_4_n_7 }),
        .S({\delay_section3[0][7]_i_9_n_0 ,\delay_section3[0][7]_i_10_n_0 ,\delay_section3[0][7]_i_11_n_0 ,\delay_section3[0][7]_i_12_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Custom_System inst
       (.ADC_Override(ADC_Override),
        .AD_CLK_in(AD_CLK_in),
        .ARG(\Test_Filter/ARG [14:10]),
        .CO(inst_n_4),
        .Control_Kd(Control_Kd),
        .Control_Ki(Control_Ki),
        .Control_Kp(Control_Kp),
        .DAC_Stream_out({\^DAC_Stream_out [29:16],\^DAC_Stream_out [13],\^DAC_Stream_out [11:0]}),
        .DI({\delay_section2[0][15]_i_139_n_0 ,\delay_section2[0][15]_i_140_n_0 ,\delay_section2[0][15]_i_141_n_0 }),
        .Debug_Signal_Select(Debug_Signal_Select),
        .Internal_Debug_Freq(Internal_Debug_Freq),
        .O({inst_n_0,inst_n_1,inst_n_2,inst_n_3}),
        .PLL_Guess_Freq(PLL_Guess_Freq),
        .S({\delay_section1[0][15]_i_80_n_0 ,\delay_section1[0][15]_i_81_n_0 ,\delay_section1[0][15]_i_82_n_0 }),
        .\delay_section1[0][15]_i_23 (\delay_section1_reg[0][15]_i_20_n_0 ),
        .\delay_section1[0][15]_i_23_0 ({\delay_section1[0][15]_i_53_n_0 ,\delay_section1[0][15]_i_56_n_0 }),
        .\delay_section1[0][15]_i_24 ({\delay_section1[0][15]_i_47_n_0 ,\delay_section1[0][15]_i_48_n_0 }),
        .\delay_section1[0][15]_i_28 ({\delay_section1[0][15]_i_62_n_0 ,\delay_section1[0][15]_i_63_n_0 }),
        .\delay_section1[0][15]_i_63 (inst_n_89),
        .\delay_section1[0][15]_i_63_0 ({inst_n_90,inst_n_91}),
        .\delay_section1[0][15]_i_8 ({\delay_section1[0][15]_i_26_n_0 ,\delay_section1[0][15]_i_27_n_0 ,\delay_section1[0][15]_i_28_n_0 ,\delay_section1[0][15]_i_29_n_0 }),
        .\delay_section1[0][3]_i_11 ({\delay_section1[0][3]_i_27_n_0 ,\delay_section1[0][3]_i_28_n_0 ,\delay_section1[0][3]_i_29_n_0 ,\delay_section1[0][3]_i_30_n_0 }),
        .\delay_section1[0][3]_i_12 ({\delay_section1_reg[0][3]_i_6_n_4 ,\delay_section1_reg[0][3]_i_6_n_5 ,\delay_section1_reg[0][3]_i_6_n_6 ,\delay_section1_reg[0][3]_i_6_n_7 }),
        .\delay_section1[0][3]_i_12_0 ({\delay_section1[0][3]_i_7_n_0 ,\delay_section1[0][3]_i_8_n_0 ,\delay_section1[0][3]_i_9_n_0 ,\delay_section1[0][3]_i_10_n_0 }),
        .\delay_section1[0][3]_i_13 ({\delay_section1[0][3]_i_47_n_0 ,\delay_section1[0][3]_i_48_n_0 ,\delay_section1[0][3]_i_49_n_0 ,\delay_section1[0][3]_i_50_n_0 }),
        .\delay_section1[0][3]_i_13_0 ({\delay_section1_reg[0][3]_i_15_n_4 ,\delay_section1_reg[0][3]_i_15_n_5 ,\delay_section1_reg[0][3]_i_15_n_6 ,\delay_section1_reg[0][3]_i_15_n_7 }),
        .\delay_section1[0][3]_i_13_1 ({\delay_section1[0][3]_i_16_n_0 ,\delay_section1[0][3]_i_17_n_0 ,\delay_section1[0][3]_i_18_n_0 ,\delay_section1[0][3]_i_19_n_0 }),
        .\delay_section1_reg[0][0] ({inst_n_36,inst_n_37,inst_n_38}),
        .\delay_section1_reg[0][0]_0 ({inst_n_39,inst_n_40,inst_n_41,inst_n_42}),
        .\delay_section1_reg[0][0]_1 ({inst_n_43,inst_n_44,inst_n_45,inst_n_46}),
        .\delay_section1_reg[0][11] ({inst_n_51,inst_n_52,inst_n_53,inst_n_54}),
        .\delay_section1_reg[0][11]_i_2 ({\delay_section1_reg[0][15]_i_30_n_4 ,\delay_section1_reg[0][15]_i_30_n_5 ,\delay_section1_reg[0][15]_i_30_n_6 ,\delay_section1_reg[0][15]_i_30_n_7 }),
        .\delay_section1_reg[0][11]_i_2_0 ({\delay_section1[0][15]_i_36_n_0 ,\delay_section1[0][15]_i_37_n_0 ,\delay_section1[0][15]_i_38_n_0 ,\delay_section1[0][15]_i_39_n_0 }),
        .\delay_section1_reg[0][12] ({inst_n_55,inst_n_56,inst_n_57,inst_n_58}),
        .\delay_section1_reg[0][14] (inst_n_92),
        .\delay_section1_reg[0][14]_0 (inst_n_93),
        .\delay_section1_reg[0][14]_i_2 ({\delay_section1_reg[0][15]_i_20_n_4 ,\delay_section1_reg[0][15]_i_20_n_5 ,\delay_section1_reg[0][15]_i_20_n_6 ,\delay_section1_reg[0][15]_i_20_n_7 }),
        .\delay_section1_reg[0][14]_i_2_0 ({\delay_section1[0][15]_i_21_n_0 ,\delay_section1[0][15]_i_22_n_0 ,\delay_section1[0][15]_i_23_n_0 ,\delay_section1[0][15]_i_24_n_0 }),
        .\delay_section1_reg[0][15] ({inst_n_59,inst_n_60,inst_n_61}),
        .\delay_section1_reg[0][15]_0 ({inst_n_85,inst_n_86,inst_n_87,inst_n_88}),
        .\delay_section1_reg[0][3]_i_2 ({\delay_section1_reg[0][15]_i_40_n_4 ,\delay_section1_reg[0][15]_i_40_n_5 ,\delay_section1_reg[0][15]_i_40_n_6 ,\delay_section1_reg[0][15]_i_40_n_7 }),
        .\delay_section1_reg[0][3]_i_2_0 ({\delay_section1[0][15]_i_41_n_0 ,\delay_section1[0][15]_i_42_n_0 ,\delay_section1[0][15]_i_43_n_0 ,\delay_section1[0][15]_i_44_n_0 }),
        .\delay_section1_reg[0][7]_i_2 ({\delay_section1_reg[0][15]_i_31_n_4 ,\delay_section1_reg[0][15]_i_31_n_5 ,\delay_section1_reg[0][15]_i_31_n_6 ,\delay_section1_reg[0][15]_i_31_n_7 }),
        .\delay_section1_reg[0][7]_i_2_0 ({\delay_section1[0][15]_i_32_n_0 ,\delay_section1[0][15]_i_33_n_0 ,\delay_section1[0][15]_i_34_n_0 ,\delay_section1[0][15]_i_35_n_0 }),
        .\delay_section1_reg[0][8] ({inst_n_47,inst_n_48,inst_n_49,inst_n_50}),
        .\delay_section1_reg[1][0] ({inst_n_6,inst_n_7,inst_n_8,inst_n_9}),
        .\delay_section1_reg[1][10] ({inst_n_22,inst_n_23,inst_n_24,inst_n_25}),
        .\delay_section1_reg[1][13] ({inst_n_26,inst_n_27,inst_n_28,inst_n_29}),
        .\delay_section1_reg[1][13]_0 ({inst_n_30,inst_n_31,inst_n_32,inst_n_33}),
        .\delay_section1_reg[1][13]_1 ({\Test_Filter/p_1_in116_in ,inst_n_35}),
        .\delay_section1_reg[1][14] (inst_n_5),
        .\delay_section1_reg[1][4] ({inst_n_10,inst_n_11,inst_n_12,inst_n_13}),
        .\delay_section1_reg[1][5] ({inst_n_14,inst_n_15,inst_n_16,inst_n_17}),
        .\delay_section1_reg[1][5]_0 ({inst_n_18,inst_n_19,inst_n_20,inst_n_21}),
        .\delay_section2[0][14]_i_15 ({inst_n_185,inst_n_186,inst_n_187,inst_n_188}),
        .\delay_section2[0][14]_i_8 (\delay_section2[0][15]_i_67_n_0 ),
        .\delay_section2[0][14]_i_8_0 (\delay_section2[0][15]_i_71_n_0 ),
        .\delay_section2[0][15]_i_22 (\delay_section2[0][15]_i_36_n_0 ),
        .\delay_section2[0][15]_i_22_0 ({\delay_section2[0][15]_i_37_n_0 ,\delay_section2[0][15]_i_38_n_0 }),
        .\delay_section2[0][15]_i_24 (\delay_section2_reg[0][15]_i_17_n_0 ),
        .\delay_section2[0][15]_i_38 ({\Test_Filter/p_1_in71_in ,inst_n_141}),
        .\delay_section2[0][15]_i_4 ({\delay_section2_reg[0][15]_i_17_n_4 ,\delay_section2_reg[0][15]_i_17_n_5 ,\delay_section2_reg[0][15]_i_17_n_6 ,\delay_section2_reg[0][15]_i_17_n_7 }),
        .\delay_section2[0][15]_i_4_0 ({\delay_section2[0][15]_i_24_n_0 ,\delay_section2[0][15]_i_25_n_0 ,\delay_section2[0][15]_i_26_n_0 ,\delay_section2[0][15]_i_27_n_0 }),
        .\delay_section2[0][15]_i_50 ({\delay_section2[0][15]_i_119_n_0 ,\delay_section2[0][15]_i_120_n_0 ,\delay_section2[0][15]_i_121_n_0 }),
        .\delay_section2[0][15]_i_51 (inst_n_197),
        .\delay_section2[0][15]_i_51_0 (inst_n_198),
        .\delay_section2[0][15]_i_57 ({\delay_section2[0][15]_i_144_n_0 ,\delay_section2[0][15]_i_145_n_0 }),
        .\delay_section2[0][15]_i_86 (\delay_section2[0][15]_i_200_n_0 ),
        .\delay_section2[0][15]_i_90 (\delay_section2_reg[0][15]_i_193_n_0 ),
        .\delay_section2[0][15]_i_90_0 (\delay_section2[0][15]_i_204_n_0 ),
        .\delay_section2[0][3]_i_13 ({\delay_section2[0][3]_i_15_n_0 ,\delay_section2[0][3]_i_16_n_0 }),
        .\delay_section2[0][3]_i_4 (\delay_section2[0][3]_i_9_n_0 ),
        .\delay_section2[0][3]_i_4_0 ({\delay_section2[0][3]_i_10_n_0 ,\delay_section2[0][3]_i_11_n_0 ,\delay_section2[0][3]_i_12_n_0 ,\delay_section2[0][3]_i_13_n_0 }),
        .\delay_section2[0][3]_i_4_1 ({\delay_section2_reg[0][15]_i_30_n_4 ,\delay_section2_reg[0][15]_i_30_n_5 ,\delay_section2_reg[0][15]_i_30_n_6 ,\delay_section2_reg[0][15]_i_30_n_7 }),
        .\delay_section2[0][3]_i_4_2 ({\delay_section2[0][15]_i_31_n_0 ,\delay_section2[0][15]_i_32_n_0 ,\delay_section2[0][15]_i_33_n_0 ,\delay_section2[0][15]_i_34_n_0 }),
        .\delay_section2[0][3]_i_5 ({\delay_section2_reg[0][15]_i_53_n_4 ,\delay_section2_reg[0][15]_i_53_n_5 ,\delay_section2_reg[0][15]_i_53_n_6 ,\delay_section2_reg[0][15]_i_53_n_7 }),
        .\delay_section2[0][3]_i_5_0 ({\delay_section2[0][15]_i_54_n_0 ,\delay_section2[0][15]_i_55_n_0 ,\delay_section2[0][15]_i_56_n_0 ,\delay_section2[0][15]_i_57_n_0 }),
        .\delay_section2[0][3]_i_6 ({\delay_section2_reg[0][15]_i_82_n_4 ,\delay_section2_reg[0][15]_i_82_n_5 ,\delay_section2_reg[0][15]_i_82_n_6 ,\delay_section2_reg[0][15]_i_82_n_7 }),
        .\delay_section2[0][3]_i_6_0 ({\delay_section2[0][15]_i_83_n_0 ,\delay_section2[0][15]_i_84_n_0 ,\delay_section2[0][15]_i_85_n_0 ,\delay_section2[0][15]_i_86_n_0 }),
        .\delay_section2_reg[0][10] ({inst_n_161,inst_n_162,inst_n_163,inst_n_164}),
        .\delay_section2_reg[0][11]_i_2 ({\delay_section2_reg[0][14]_i_4_n_4 ,\delay_section2_reg[0][14]_i_4_n_5 ,\delay_section2_reg[0][14]_i_4_n_6 ,\delay_section2_reg[0][14]_i_4_n_7 }),
        .\delay_section2_reg[0][11]_i_2_0 ({\delay_section2[0][14]_i_5_n_0 ,\delay_section2[0][14]_i_6_n_0 ,\delay_section2[0][14]_i_7_n_0 ,\delay_section2[0][14]_i_8_n_0 }),
        .\delay_section2_reg[0][14] ({inst_n_169,inst_n_170,inst_n_171,inst_n_172}),
        .\delay_section2_reg[0][14]_0 (inst_n_199),
        .\delay_section2_reg[0][14]_1 (inst_n_200),
        .\delay_section2_reg[0][14]_i_2 ({\delay_section2_reg[0][15]_i_18_n_4 ,\delay_section2_reg[0][15]_i_18_n_5 ,\delay_section2_reg[0][15]_i_18_n_6 ,\delay_section2_reg[0][15]_i_18_n_7 }),
        .\delay_section2_reg[0][14]_i_2_0 ({\delay_section2[0][15]_i_19_n_0 ,\delay_section2[0][15]_i_20_n_0 ,\delay_section2[0][15]_i_21_n_0 ,\delay_section2[0][15]_i_22_n_0 }),
        .\delay_section2_reg[0][14]_i_9 (\delay_section2[0][14]_i_28_n_0 ),
        .\delay_section2_reg[0][15] ({inst_n_148,inst_n_149,inst_n_150}),
        .\delay_section2_reg[0][15]_0 (inst_n_151),
        .\delay_section2_reg[0][15]_1 (inst_n_152),
        .\delay_section2_reg[0][15]_2 ({inst_n_165,inst_n_166,inst_n_167,inst_n_168}),
        .\delay_section2_reg[0][15]_3 ({inst_n_173,inst_n_174,inst_n_175,inst_n_176}),
        .\delay_section2_reg[0][15]_i_17 (\delay_section2[0][15]_i_80_n_0 ),
        .\delay_section2_reg[0][2] (inst_n_146),
        .\delay_section2_reg[0][2]_0 ({inst_n_153,inst_n_154,inst_n_155,inst_n_156}),
        .\delay_section2_reg[0][3]_i_2 ({\delay_section2_reg[0][15]_i_29_n_4 ,\delay_section2_reg[0][15]_i_29_n_5 ,\delay_section2_reg[0][15]_i_29_n_6 ,\delay_section2_reg[0][15]_i_29_n_7 }),
        .\delay_section2_reg[0][3]_i_2_0 ({\delay_section2[0][7]_i_4_n_0 ,\delay_section2[0][7]_i_5_n_0 ,\delay_section2[0][7]_i_6_n_0 ,\delay_section2[0][7]_i_7_n_0 }),
        .\delay_section2_reg[0][6] ({inst_n_142,inst_n_143,inst_n_144,inst_n_145}),
        .\delay_section2_reg[0][6]_0 (inst_n_147),
        .\delay_section2_reg[0][6]_1 ({inst_n_157,inst_n_158,inst_n_159,inst_n_160}),
        .\delay_section2_reg[0][7]_i_2 ({\delay_section2_reg[0][11]_i_4_n_4 ,\delay_section2_reg[0][11]_i_4_n_5 ,\delay_section2_reg[0][11]_i_4_n_6 ,\delay_section2_reg[0][11]_i_4_n_7 }),
        .\delay_section2_reg[0][7]_i_2_0 ({\delay_section2[0][11]_i_5_n_0 ,\delay_section2[0][11]_i_6_n_0 ,\delay_section2[0][11]_i_7_n_0 ,\delay_section2[0][11]_i_8_n_0 }),
        .\delay_section2_reg[1][0] ({inst_n_112,inst_n_113,inst_n_114,inst_n_115}),
        .\delay_section2_reg[1][0]_0 ({inst_n_120,inst_n_121,inst_n_122,inst_n_123}),
        .\delay_section2_reg[1][10] ({inst_n_98,inst_n_99}),
        .\delay_section2_reg[1][12] ({inst_n_132,inst_n_133,inst_n_134,inst_n_135}),
        .\delay_section2_reg[1][14] (inst_n_100),
        .\delay_section2_reg[1][14]_0 ({inst_n_101,inst_n_102,inst_n_103,inst_n_104}),
        .\delay_section2_reg[1][14]_1 (inst_n_111),
        .\delay_section2_reg[1][14]_2 ({inst_n_136,inst_n_137,inst_n_138,inst_n_139}),
        .\delay_section2_reg[1][1] ({inst_n_116,inst_n_117,inst_n_118,inst_n_119}),
        .\delay_section2_reg[1][2] ({inst_n_105,inst_n_106,inst_n_107,inst_n_108}),
        .\delay_section2_reg[1][4] ({inst_n_94,inst_n_95,inst_n_96,inst_n_97}),
        .\delay_section2_reg[1][4]_0 ({inst_n_124,inst_n_125,inst_n_126,inst_n_127}),
        .\delay_section2_reg[1][6] ({inst_n_109,inst_n_110}),
        .\delay_section2_reg[1][8] ({inst_n_128,inst_n_129,inst_n_130,inst_n_131}),
        .\delay_section3[0][15]_i_23 (\delay_section3[0][15]_i_40_n_0 ),
        .\delay_section3[0][15]_i_23_0 ({\delay_section3[0][15]_i_41_n_0 ,\delay_section3[0][15]_i_42_n_0 }),
        .\delay_section3[0][15]_i_27 (\delay_section3_reg[0][15]_i_18_n_0 ),
        .\delay_section3[0][15]_i_27_0 (\delay_section3[0][15]_i_56_n_0 ),
        .\delay_section3[0][15]_i_38 (\delay_section3[0][15]_i_67_n_0 ),
        .\delay_section3[0][15]_i_38_0 (\delay_section3[0][15]_i_71_n_0 ),
        .\delay_section3[0][15]_i_42 ({\Test_Filter/p_1_in26_in ,inst_n_285}),
        .\delay_section3[0][15]_i_52 ({\delay_section3[0][15]_i_81_n_0 ,\delay_section3[0][15]_i_82_n_0 ,\delay_section3[0][15]_i_83_n_0 ,\delay_section3[0][15]_i_84_n_0 }),
        .\delay_section3[0][15]_i_56 (inst_n_281),
        .\delay_section3[0][15]_i_56_0 ({inst_n_282,inst_n_283}),
        .\delay_section3[0][15]_i_8 ({\delay_section3_reg[0][15]_i_18_n_4 ,\delay_section3_reg[0][15]_i_18_n_5 ,\delay_section3_reg[0][15]_i_18_n_6 ,\delay_section3_reg[0][15]_i_18_n_7 }),
        .\delay_section3[0][15]_i_84 ({\Test_Filter/p_1_in31_in ,inst_n_255,inst_n_256,inst_n_257}),
        .\delay_section3[0][15]_i_8_0 ({\delay_section3[0][15]_i_25_n_0 ,\delay_section3[0][15]_i_26_n_0 ,\delay_section3[0][15]_i_27_n_0 ,\delay_section3[0][15]_i_28_n_0 }),
        .\delay_section3[0][3]_i_11 ({\delay_section3_reg[0][3]_i_6_n_4 ,\delay_section3_reg[0][3]_i_6_n_5 ,\delay_section3_reg[0][3]_i_6_n_6 ,\delay_section3_reg[0][3]_i_6_n_7 }),
        .\delay_section3[0][3]_i_11_0 ({\delay_section3[0][3]_i_7_n_0 ,\delay_section3[0][3]_i_8_n_0 ,\delay_section3[0][3]_i_9_n_0 ,\delay_section3[0][3]_i_10_n_0 }),
        .\delay_section3[0][3]_i_12 ({\delay_section3_reg[0][3]_i_26_n_4 ,\delay_section3_reg[0][3]_i_26_n_5 ,\delay_section3_reg[0][3]_i_26_n_6 ,\delay_section3_reg[0][3]_i_26_n_7 }),
        .\delay_section3[0][3]_i_12_0 ({\delay_section3[0][3]_i_27_n_0 ,\delay_section3[0][3]_i_28_n_0 ,\delay_section3[0][3]_i_29_n_0 ,\delay_section3[0][3]_i_30_n_0 }),
        .\delay_section3[0][3]_i_13 ({\delay_section3[0][3]_i_47_n_0 ,\delay_section3[0][3]_i_48_n_0 ,\delay_section3[0][3]_i_49_n_0 ,\delay_section3[0][3]_i_50_n_0 }),
        .\delay_section3[0][3]_i_13_0 ({\delay_section3_reg[0][3]_i_15_n_4 ,\delay_section3_reg[0][3]_i_15_n_5 ,\delay_section3_reg[0][3]_i_15_n_6 ,\delay_section3_reg[0][3]_i_15_n_7 }),
        .\delay_section3[0][3]_i_13_1 ({\delay_section3[0][3]_i_16_n_0 ,\delay_section3[0][3]_i_17_n_0 ,\delay_section3[0][3]_i_18_n_0 ,\delay_section3[0][3]_i_19_n_0 }),
        .\delay_section3[0][3]_i_19 ({\delay_section3[0][3]_i_64_n_0 ,\delay_section3[0][3]_i_65_n_0 }),
        .\delay_section3[0][3]_i_30 ({\delay_section3[0][3]_i_89_n_0 ,\delay_section3[0][3]_i_90_n_0 ,\delay_section3[0][3]_i_91_n_0 ,\delay_section3[0][3]_i_92_n_0 }),
        .\delay_section3[0][3]_i_50 ({\delay_section3[0][3]_i_126_n_0 ,\delay_section3[0][3]_i_127_n_0 }),
        .\delay_section3[0][3]_i_53 (\delay_section3[0][3]_i_93_n_0 ),
        .\delay_section3[0][3]_i_92 ({inst_n_292,inst_n_293,inst_n_294,inst_n_295}),
        .\delay_section3_reg[0][0] ({inst_n_227,inst_n_228,inst_n_229}),
        .\delay_section3_reg[0][0]_0 ({inst_n_230,inst_n_231,inst_n_232,inst_n_233}),
        .\delay_section3_reg[0][10] ({inst_n_325,inst_n_326,inst_n_327,inst_n_328}),
        .\delay_section3_reg[0][11] ({inst_n_222,inst_n_223,inst_n_224,inst_n_225}),
        .\delay_section3_reg[0][11]_0 ({inst_n_242,inst_n_243,inst_n_244,inst_n_245}),
        .\delay_section3_reg[0][11]_i_2 ({\delay_section3_reg[0][15]_i_29_n_4 ,\delay_section3_reg[0][15]_i_29_n_5 ,\delay_section3_reg[0][15]_i_29_n_6 ,\delay_section3_reg[0][15]_i_29_n_7 }),
        .\delay_section3_reg[0][11]_i_2_0 ({\delay_section3[0][15]_i_35_n_0 ,\delay_section3[0][15]_i_36_n_0 ,\delay_section3[0][15]_i_37_n_0 ,\delay_section3[0][15]_i_38_n_0 }),
        .\delay_section3_reg[0][13] ({inst_n_329,inst_n_330,inst_n_331,inst_n_332}),
        .\delay_section3_reg[0][14] (inst_n_316),
        .\delay_section3_reg[0][14]_0 (inst_n_317),
        .\delay_section3_reg[0][14]_i_2 ({\delay_section3_reg[0][15]_i_19_n_4 ,\delay_section3_reg[0][15]_i_19_n_5 ,\delay_section3_reg[0][15]_i_19_n_6 ,\delay_section3_reg[0][15]_i_19_n_7 }),
        .\delay_section3_reg[0][14]_i_2_0 ({\delay_section3[0][15]_i_20_n_0 ,\delay_section3[0][15]_i_21_n_0 ,\delay_section3[0][15]_i_22_n_0 ,\delay_section3[0][15]_i_23_n_0 }),
        .\delay_section3_reg[0][15] ({inst_n_246,inst_n_247,inst_n_248,inst_n_249}),
        .\delay_section3_reg[0][15]_0 ({inst_n_250,inst_n_251,inst_n_252,inst_n_253}),
        .\delay_section3_reg[0][15]_i_57 (\delay_section3[0][15]_i_139_n_0 ),
        .\delay_section3_reg[0][15]_i_57_0 (\delay_section3[0][15]_i_141_n_0 ),
        .\delay_section3_reg[0][15]_i_78 ({inst_n_274,inst_n_275,inst_n_276,inst_n_277}),
        .\delay_section3_reg[0][15]_i_78_0 ({inst_n_278,inst_n_279,inst_n_280}),
        .\delay_section3_reg[0][15]_i_80 (inst_n_226),
        .\delay_section3_reg[0][2] ({inst_n_318,inst_n_319,inst_n_320}),
        .\delay_section3_reg[0][3] ({inst_n_238,inst_n_239,inst_n_240,inst_n_241}),
        .\delay_section3_reg[0][3]_i_2 ({\delay_section3_reg[0][7]_i_4_n_4 ,\delay_section3_reg[0][7]_i_4_n_5 ,\delay_section3_reg[0][7]_i_4_n_6 ,\delay_section3_reg[0][7]_i_4_n_7 }),
        .\delay_section3_reg[0][3]_i_2_0 ({\delay_section3[0][7]_i_5_n_0 ,\delay_section3[0][7]_i_6_n_0 ,\delay_section3[0][7]_i_7_n_0 ,\delay_section3[0][7]_i_8_n_0 }),
        .\delay_section3_reg[0][4] ({inst_n_234,inst_n_235,inst_n_236,inst_n_237}),
        .\delay_section3_reg[0][6] (inst_n_221),
        .\delay_section3_reg[0][6]_0 ({inst_n_321,inst_n_322,inst_n_323,inst_n_324}),
        .\delay_section3_reg[0][7]_i_2 ({\delay_section3_reg[0][15]_i_30_n_4 ,\delay_section3_reg[0][15]_i_30_n_5 ,\delay_section3_reg[0][15]_i_30_n_6 ,\delay_section3_reg[0][15]_i_30_n_7 }),
        .\delay_section3_reg[0][7]_i_2_0 ({\delay_section3[0][15]_i_31_n_0 ,\delay_section3[0][15]_i_32_n_0 ,\delay_section3[0][15]_i_33_n_0 ,\delay_section3[0][15]_i_34_n_0 }),
        .\delay_section3_reg[1][0] ({inst_n_204,inst_n_205,inst_n_206}),
        .\delay_section3_reg[1][0]_0 ({inst_n_288,inst_n_289,inst_n_290,inst_n_291}),
        .\delay_section3_reg[1][0]_1 ({inst_n_296,inst_n_297,inst_n_298,inst_n_299}),
        .\delay_section3_reg[1][11] ({inst_n_308,inst_n_309,inst_n_310,inst_n_311}),
        .\delay_section3_reg[1][12] ({inst_n_215,inst_n_216}),
        .\delay_section3_reg[1][13] ({inst_n_218,inst_n_219,inst_n_220}),
        .\delay_section3_reg[1][14] (inst_n_217),
        .\delay_section3_reg[1][14]_0 (inst_n_286),
        .\delay_section3_reg[1][14]_1 (inst_n_287),
        .\delay_section3_reg[1][14]_2 ({inst_n_312,inst_n_313,inst_n_314,inst_n_315}),
        .\delay_section3_reg[1][15] ({inst_n_333,inst_n_334,inst_n_335,inst_n_336}),
        .\delay_section3_reg[1][2] ({inst_n_201,inst_n_202,inst_n_203}),
        .\delay_section3_reg[1][3] ({inst_n_300,inst_n_301,inst_n_302,inst_n_303}),
        .\delay_section3_reg[1][4] ({inst_n_211,inst_n_212,inst_n_213,inst_n_214}),
        .\delay_section3_reg[1][7] ({inst_n_304,inst_n_305,inst_n_306,inst_n_307}),
        .\delay_section3_reg[1][8] ({inst_n_207,inst_n_208,inst_n_209,inst_n_210}),
        .\input_register_reg[0] ({inst_n_62,inst_n_63,inst_n_64}),
        .\input_register_reg[0]_0 ({inst_n_65,inst_n_66,inst_n_67,inst_n_68}),
        .\input_register_reg[10] ({inst_n_73,inst_n_74,inst_n_75,inst_n_76}),
        .\input_register_reg[12] ({\Test_Filter/p_1_in126_in ,inst_n_82,inst_n_83,inst_n_84}),
        .\input_register_reg[1] ({inst_n_69,inst_n_70,inst_n_71,inst_n_72}),
        .\input_register_reg[9] ({inst_n_77,inst_n_78,inst_n_79,inst_n_80}),
        .\output_register_reg[11] ({\output_register_reg[11]_i_2_n_4 ,\output_register_reg[11]_i_2_n_5 ,\output_register_reg[11]_i_2_n_6 ,\output_register_reg[11]_i_2_n_7 }),
        .\output_register_reg[14] (\Test_Filter/p_1_in16_in ),
        .\output_register_reg[14]_0 ({\output_register_reg[15]_i_3_n_4 ,\output_register_reg[15]_i_3_n_5 ,\output_register_reg[15]_i_3_n_6 ,\output_register_reg[15]_i_3_n_7 }),
        .\output_register_reg[14]_1 ({\output_register_reg[14]_i_8_n_4 ,\output_register_reg[14]_i_8_n_5 ,\output_register_reg[14]_i_8_n_6 ,\output_register_reg[14]_i_8_n_7 }),
        .\output_register_reg[14]_2 ({\output_register_reg[15]_i_6_n_4 ,\output_register_reg[15]_i_6_n_5 ,\output_register_reg[15]_i_6_n_6 ,\output_register_reg[15]_i_6_n_7 }),
        .\output_register_reg[14]_3 ({\output_register_reg[14]_i_9_n_4 ,\output_register_reg[14]_i_9_n_5 ,\output_register_reg[14]_i_9_n_6 ,\output_register_reg[14]_i_9_n_7 }),
        .\output_register_reg[14]_4 ({\output_register_reg[14]_i_7_n_5 ,\output_register_reg[14]_i_7_n_6 ,\output_register_reg[14]_i_7_n_7 }),
        .\output_register_reg[15] (\output_register_reg[15]_i_4_n_7 ),
        .\output_register_reg[15]_i_27 (\output_register[15]_i_47_n_0 ),
        .\output_register_reg[3] ({\output_register_reg[3]_i_2_n_4 ,\output_register_reg[3]_i_2_n_5 }),
        .\output_register_reg[7] ({\output_register_reg[7]_i_2_n_4 ,\output_register_reg[7]_i_2_n_5 ,\output_register_reg[7]_i_2_n_6 ,\output_register_reg[7]_i_2_n_7 }),
        .s_axis_tdata_ADC_Stream_in(s_axis_tdata_ADC_Stream_in[13:0]),
        .\sos_pipeline1_reg[10] (inst_n_181),
        .\sos_pipeline1_reg[14] ({inst_n_177,inst_n_178,\Test_Filter/p_1_in76_in ,inst_n_180}),
        .\sos_pipeline1_reg[14]_0 ({inst_n_189,inst_n_190,inst_n_191,inst_n_192}),
        .\sos_pipeline1_reg[14]_1 ({inst_n_193,inst_n_194,inst_n_195}),
        .\sos_pipeline1_reg[14]_2 (inst_n_196),
        .\sos_pipeline1_reg[15] (\sos_pipeline1[15]_i_5_n_0 ),
        .\sos_pipeline1_reg[7] ({inst_n_182,inst_n_183,inst_n_184}),
        .\sos_pipeline2_reg[10] ({inst_n_262,inst_n_263,inst_n_264}),
        .\sos_pipeline2_reg[14] ({inst_n_266,inst_n_267,inst_n_268,inst_n_269}),
        .\sos_pipeline2_reg[14]_0 ({inst_n_270,inst_n_271,inst_n_272,inst_n_273}),
        .\sos_pipeline2_reg[15] (inst_n_265),
        .\sos_pipeline2_reg[15]_0 (\sos_pipeline2[15]_i_5_n_0 ),
        .\sos_pipeline2_reg[4] ({inst_n_258,inst_n_259}),
        .\sos_pipeline2_reg[6] ({inst_n_260,inst_n_261}));
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \output_register[14]_i_11 
       (.I0(\Test_Filter/section_result3 [7]),
        .I1(\Test_Filter/section_result3 [4]),
        .I2(\output_register_reg[14]_i_35_n_4 ),
        .I3(\Test_Filter/section_result3 [13]),
        .I4(\output_register[14]_i_36_n_0 ),
        .O(\output_register[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \output_register[14]_i_12 
       (.I0(\Test_Filter/section_result3 [6]),
        .I1(\Test_Filter/section_result3 [3]),
        .I2(\output_register_reg[14]_i_35_n_5 ),
        .I3(\Test_Filter/section_result3 [12]),
        .I4(\output_register[14]_i_38_n_0 ),
        .O(\output_register[14]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \output_register[14]_i_13 
       (.I0(\Test_Filter/section_result3 [5]),
        .I1(\Test_Filter/section_result3 [2]),
        .I2(\output_register_reg[14]_i_35_n_6 ),
        .I3(\Test_Filter/section_result3 [11]),
        .I4(\output_register[14]_i_39_n_0 ),
        .O(\output_register[14]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \output_register[14]_i_14 
       (.I0(\Test_Filter/section_result3 [4]),
        .I1(\Test_Filter/section_result3 [1]),
        .I2(\output_register_reg[14]_i_35_n_7 ),
        .I3(\Test_Filter/section_result3 [10]),
        .I4(\output_register[14]_i_40_n_0 ),
        .O(\output_register[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \output_register[14]_i_15 
       (.I0(\output_register[14]_i_11_n_0 ),
        .I1(\Test_Filter/section_result3 [8]),
        .I2(\Test_Filter/section_result3 [5]),
        .I3(\output_register_reg[15]_i_38_n_7 ),
        .I4(\Test_Filter/section_result3 [14]),
        .I5(\output_register[14]_i_41_n_0 ),
        .O(\output_register[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \output_register[14]_i_16 
       (.I0(\output_register[14]_i_12_n_0 ),
        .I1(\Test_Filter/section_result3 [7]),
        .I2(\Test_Filter/section_result3 [4]),
        .I3(\output_register_reg[14]_i_35_n_4 ),
        .I4(\Test_Filter/section_result3 [13]),
        .I5(\output_register[14]_i_36_n_0 ),
        .O(\output_register[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \output_register[14]_i_17 
       (.I0(\output_register[14]_i_13_n_0 ),
        .I1(\Test_Filter/section_result3 [6]),
        .I2(\Test_Filter/section_result3 [3]),
        .I3(\output_register_reg[14]_i_35_n_5 ),
        .I4(\Test_Filter/section_result3 [12]),
        .I5(\output_register[14]_i_38_n_0 ),
        .O(\output_register[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \output_register[14]_i_18 
       (.I0(\output_register[14]_i_14_n_0 ),
        .I1(\Test_Filter/section_result3 [5]),
        .I2(\Test_Filter/section_result3 [2]),
        .I3(\output_register_reg[14]_i_35_n_6 ),
        .I4(\Test_Filter/section_result3 [11]),
        .I5(\output_register[14]_i_39_n_0 ),
        .O(\output_register[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h2822828882882822)) 
    \output_register[14]_i_19 
       (.I0(\output_register[14]_i_42_n_0 ),
        .I1(\Test_Filter/section_result3 [12]),
        .I2(\output_register_reg[15]_i_38_n_4 ),
        .I3(\Test_Filter/section_result3 [8]),
        .I4(\output_register_reg[15]_i_26_n_7 ),
        .I5(\Test_Filter/section_result3 [9]),
        .O(\output_register[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9699696669669699)) 
    \output_register[14]_i_20 
       (.I0(\output_register[14]_i_42_n_0 ),
        .I1(\Test_Filter/section_result3 [12]),
        .I2(\output_register_reg[15]_i_38_n_4 ),
        .I3(\Test_Filter/section_result3 [8]),
        .I4(\output_register_reg[15]_i_26_n_7 ),
        .I5(\Test_Filter/section_result3 [9]),
        .O(\output_register[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00B2B200B2FFFFB2)) 
    \output_register[14]_i_21 
       (.I0(\output_register_reg[15]_i_38_n_6 ),
        .I1(\Test_Filter/section_result3 [6]),
        .I2(\Test_Filter/section_result3 [9]),
        .I3(\Test_Filter/section_result3 [7]),
        .I4(\output_register_reg[15]_i_38_n_5 ),
        .I5(\output_register[14]_i_43_n_0 ),
        .O(\output_register[14]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFB2B200)) 
    \output_register[14]_i_22 
       (.I0(\Test_Filter/section_result3 [8]),
        .I1(\Test_Filter/section_result3 [5]),
        .I2(\output_register_reg[15]_i_38_n_7 ),
        .I3(\Test_Filter/section_result3 [14]),
        .I4(\output_register[14]_i_41_n_0 ),
        .O(\output_register[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \output_register[14]_i_23 
       (.I0(\output_register[14]_i_19_n_0 ),
        .I1(\output_register[15]_i_35_n_0 ),
        .I2(\Test_Filter/section_result3 [10]),
        .I3(\output_register_reg[15]_i_26_n_6 ),
        .I4(\output_register[14]_i_44_n_0 ),
        .I5(\Test_Filter/section_result3 [13]),
        .O(\output_register[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hA6555559555959AA)) 
    \output_register[14]_i_24 
       (.I0(\output_register[14]_i_45_n_0 ),
        .I1(\Test_Filter/section_result3 [7]),
        .I2(\output_register_reg[15]_i_38_n_5 ),
        .I3(\output_register[14]_i_46_n_0 ),
        .I4(\output_register[14]_i_47_n_0 ),
        .I5(\Test_Filter/section_result3 [11]),
        .O(\output_register[14]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9699)) 
    \output_register[14]_i_25 
       (.I0(\output_register[14]_i_21_n_0 ),
        .I1(\output_register[14]_i_48_n_0 ),
        .I2(\output_register_reg[15]_i_38_n_5 ),
        .I3(\Test_Filter/section_result3 [7]),
        .O(\output_register[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \output_register[14]_i_26 
       (.I0(\output_register[14]_i_22_n_0 ),
        .I1(\output_register[14]_i_49_n_0 ),
        .I2(\Test_Filter/section_result3 [15]),
        .I3(\Test_Filter/section_result3 [10]),
        .I4(\Test_Filter/section_result3 [7]),
        .I5(\output_register_reg[15]_i_38_n_5 ),
        .O(\output_register[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFF69FF696900FF69)) 
    \output_register[14]_i_27 
       (.I0(\Test_Filter/section_result3 [1]),
        .I1(\Test_Filter/section_result3 [4]),
        .I2(\output_register_reg[14]_i_35_n_7 ),
        .I3(\Test_Filter/section_result3 [9]),
        .I4(\Test_Filter/section_result3 [0]),
        .I5(\output_register_reg[14]_i_50_n_4 ),
        .O(\output_register[14]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h8EE8)) 
    \output_register[14]_i_28 
       (.I0(\Test_Filter/section_result3 [3]),
        .I1(\Test_Filter/section_result3 [8]),
        .I2(\output_register_reg[14]_i_50_n_4 ),
        .I3(\Test_Filter/section_result3 [0]),
        .O(\output_register[14]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \output_register[14]_i_29 
       (.I0(\Test_Filter/section_result3 [0]),
        .I1(\output_register_reg[14]_i_50_n_4 ),
        .I2(\Test_Filter/section_result3 [8]),
        .I3(\Test_Filter/section_result3 [3]),
        .O(\output_register[14]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \output_register[14]_i_30 
       (.I0(\output_register_reg[14]_i_50_n_6 ),
        .I1(\Test_Filter/section_result3 [1]),
        .I2(\Test_Filter/section_result3 [6]),
        .O(\output_register[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h65A69A599A5965A6)) 
    \output_register[14]_i_31 
       (.I0(\output_register[14]_i_27_n_0 ),
        .I1(\Test_Filter/section_result3 [4]),
        .I2(\Test_Filter/section_result3 [1]),
        .I3(\output_register_reg[14]_i_35_n_7 ),
        .I4(\Test_Filter/section_result3 [10]),
        .I5(\output_register[14]_i_40_n_0 ),
        .O(\output_register[14]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \output_register[14]_i_32 
       (.I0(\output_register[14]_i_28_n_0 ),
        .I1(\Test_Filter/section_result3 [9]),
        .I2(\output_register[14]_i_51_n_0 ),
        .I3(\Test_Filter/section_result3 [0]),
        .I4(\output_register_reg[14]_i_50_n_4 ),
        .O(\output_register[14]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \output_register[14]_i_33 
       (.I0(\output_register[14]_i_29_n_0 ),
        .I1(\Test_Filter/section_result3 [2]),
        .I2(\Test_Filter/section_result3 [7]),
        .I3(\output_register_reg[14]_i_50_n_5 ),
        .O(\output_register[14]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \output_register[14]_i_34 
       (.I0(\output_register[14]_i_30_n_0 ),
        .I1(\output_register_reg[14]_i_50_n_5 ),
        .I2(\Test_Filter/section_result3 [7]),
        .I3(\Test_Filter/section_result3 [2]),
        .O(\output_register[14]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \output_register[14]_i_36 
       (.I0(\output_register_reg[15]_i_38_n_7 ),
        .I1(\Test_Filter/section_result3 [8]),
        .I2(\Test_Filter/section_result3 [5]),
        .O(\output_register[14]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \output_register[14]_i_38 
       (.I0(\output_register_reg[14]_i_35_n_4 ),
        .I1(\Test_Filter/section_result3 [7]),
        .I2(\Test_Filter/section_result3 [4]),
        .O(\output_register[14]_i_38_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \output_register[14]_i_39 
       (.I0(\output_register_reg[14]_i_35_n_5 ),
        .I1(\Test_Filter/section_result3 [6]),
        .I2(\Test_Filter/section_result3 [3]),
        .O(\output_register[14]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \output_register[14]_i_40 
       (.I0(\output_register_reg[14]_i_35_n_6 ),
        .I1(\Test_Filter/section_result3 [5]),
        .I2(\Test_Filter/section_result3 [2]),
        .O(\output_register[14]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \output_register[14]_i_41 
       (.I0(\output_register_reg[15]_i_38_n_6 ),
        .I1(\Test_Filter/section_result3 [9]),
        .I2(\Test_Filter/section_result3 [6]),
        .O(\output_register[14]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0DD0D00DD00D0DD0)) 
    \output_register[14]_i_42 
       (.I0(\Test_Filter/section_result3 [7]),
        .I1(\output_register_reg[15]_i_38_n_5 ),
        .I2(\Test_Filter/section_result3 [11]),
        .I3(\output_register[14]_i_47_n_0 ),
        .I4(\output_register_reg[15]_i_38_n_4 ),
        .I5(\Test_Filter/section_result3 [8]),
        .O(\output_register[14]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_43 
       (.I0(\Test_Filter/section_result3 [10]),
        .I1(\Test_Filter/section_result3 [15]),
        .O(\output_register[14]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \output_register[14]_i_44 
       (.I0(\Test_Filter/section_result3 [9]),
        .I1(\output_register_reg[15]_i_26_n_7 ),
        .O(\output_register[14]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h66969969)) 
    \output_register[14]_i_45 
       (.I0(\Test_Filter/section_result3 [9]),
        .I1(\output_register_reg[15]_i_26_n_7 ),
        .I2(\Test_Filter/section_result3 [8]),
        .I3(\output_register_reg[15]_i_38_n_4 ),
        .I4(\Test_Filter/section_result3 [12]),
        .O(\output_register[14]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_46 
       (.I0(\output_register_reg[15]_i_38_n_4 ),
        .I1(\Test_Filter/section_result3 [8]),
        .O(\output_register[14]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \output_register[14]_i_47 
       (.I0(\Test_Filter/section_result3 [10]),
        .I1(\Test_Filter/section_result3 [15]),
        .O(\output_register[14]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \output_register[14]_i_48 
       (.I0(\Test_Filter/section_result3 [8]),
        .I1(\output_register_reg[15]_i_38_n_4 ),
        .I2(\Test_Filter/section_result3 [10]),
        .I3(\Test_Filter/section_result3 [15]),
        .I4(\Test_Filter/section_result3 [11]),
        .O(\output_register[14]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \output_register[14]_i_49 
       (.I0(\output_register_reg[15]_i_38_n_6 ),
        .I1(\Test_Filter/section_result3 [6]),
        .I2(\Test_Filter/section_result3 [9]),
        .O(\output_register[14]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \output_register[14]_i_51 
       (.I0(\output_register_reg[14]_i_35_n_7 ),
        .I1(\Test_Filter/section_result3 [4]),
        .I2(\Test_Filter/section_result3 [1]),
        .O(\output_register[14]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \output_register[14]_i_52 
       (.I0(\Test_Filter/section_result3 [13]),
        .I1(\Test_Filter/section_result3 [15]),
        .O(\output_register[14]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \output_register[14]_i_53 
       (.I0(\Test_Filter/section_result3 [15]),
        .I1(\Test_Filter/section_result3 [13]),
        .I2(\Test_Filter/section_result3 [14]),
        .I3(\Test_Filter/section_result3 [1]),
        .O(\output_register[14]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \output_register[14]_i_54 
       (.I0(\Test_Filter/section_result3 [13]),
        .I1(\Test_Filter/section_result3 [15]),
        .I2(\Test_Filter/section_result3 [0]),
        .O(\output_register[14]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_55 
       (.I0(\Test_Filter/section_result3 [14]),
        .I1(\Test_Filter/section_result3 [12]),
        .O(\output_register[14]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_56 
       (.I0(\Test_Filter/section_result3 [13]),
        .I1(\Test_Filter/section_result3 [11]),
        .O(\output_register[14]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \output_register[14]_i_58 
       (.I0(inst_n_322),
        .I1(inst_n_319),
        .I2(inst_n_323),
        .I3(inst_n_320),
        .I4(inst_n_324),
        .I5(inst_n_318),
        .O(\output_register[14]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_59 
       (.I0(\Test_Filter/section_result3 [12]),
        .I1(\Test_Filter/section_result3 [10]),
        .O(\output_register[14]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_60 
       (.I0(\Test_Filter/section_result3 [11]),
        .I1(\Test_Filter/section_result3 [9]),
        .O(\output_register[14]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_61 
       (.I0(\Test_Filter/section_result3 [10]),
        .I1(\Test_Filter/section_result3 [8]),
        .O(\output_register[14]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[14]_i_62 
       (.I0(\Test_Filter/section_result3 [9]),
        .I1(\Test_Filter/section_result3 [7]),
        .O(\output_register[14]_i_62_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h0BB0)) 
    \output_register[15]_i_10 
       (.I0(\output_register_reg[15]_i_8_n_7 ),
        .I1(\Test_Filter/section_result3 [13]),
        .I2(\Test_Filter/section_result3 [14]),
        .I3(\output_register_reg[15]_i_8_n_6 ),
        .O(\output_register[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_11 
       (.I0(\output_register_reg[15]_i_7_n_7 ),
        .I1(\output_register_reg[15]_i_7_n_6 ),
        .O(\output_register[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_12 
       (.I0(\output_register_reg[15]_i_8_n_4 ),
        .I1(\output_register_reg[15]_i_7_n_7 ),
        .O(\output_register[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFBB0044F)) 
    \output_register[15]_i_13 
       (.I0(\output_register_reg[15]_i_8_n_6 ),
        .I1(\Test_Filter/section_result3 [14]),
        .I2(\Test_Filter/section_result3 [15]),
        .I3(\output_register_reg[15]_i_8_n_5 ),
        .I4(\output_register_reg[15]_i_8_n_4 ),
        .O(\output_register[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \output_register[15]_i_14 
       (.I0(\output_register[15]_i_10_n_0 ),
        .I1(\output_register_reg[15]_i_8_n_5 ),
        .I2(\Test_Filter/section_result3 [15]),
        .I3(\Test_Filter/section_result3 [14]),
        .I4(\output_register_reg[15]_i_8_n_6 ),
        .O(\output_register[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h06660006)) 
    \output_register[15]_i_15 
       (.I0(\Test_Filter/section_result3 [13]),
        .I1(\output_register_reg[15]_i_8_n_7 ),
        .I2(\Test_Filter/section_result3 [12]),
        .I3(\Test_Filter/section_result3 [15]),
        .I4(\output_register_reg[15]_i_26_n_4 ),
        .O(\output_register[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFB000FBB0)) 
    \output_register[15]_i_16 
       (.I0(\output_register_reg[15]_i_26_n_6 ),
        .I1(\Test_Filter/section_result3 [10]),
        .I2(\Test_Filter/section_result3 [14]),
        .I3(\output_register_reg[15]_i_26_n_5 ),
        .I4(\Test_Filter/section_result3 [11]),
        .I5(\output_register[15]_i_33_n_0 ),
        .O(\output_register[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000659A9A65)) 
    \output_register[15]_i_17 
       (.I0(\Test_Filter/section_result3 [14]),
        .I1(\output_register_reg[15]_i_26_n_6 ),
        .I2(\Test_Filter/section_result3 [10]),
        .I3(\output_register_reg[15]_i_26_n_5 ),
        .I4(\Test_Filter/section_result3 [11]),
        .I5(\output_register[15]_i_34_n_0 ),
        .O(\output_register[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000659A9A65)) 
    \output_register[15]_i_18 
       (.I0(\Test_Filter/section_result3 [13]),
        .I1(\output_register_reg[15]_i_26_n_7 ),
        .I2(\Test_Filter/section_result3 [9]),
        .I3(\output_register_reg[15]_i_26_n_6 ),
        .I4(\Test_Filter/section_result3 [10]),
        .I5(\output_register[15]_i_35_n_0 ),
        .O(\output_register[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \output_register[15]_i_19 
       (.I0(\output_register_reg[15]_i_8_n_7 ),
        .I1(\Test_Filter/section_result3 [13]),
        .I2(\Test_Filter/section_result3 [14]),
        .I3(\output_register_reg[15]_i_8_n_6 ),
        .I4(\output_register[15]_i_15_n_0 ),
        .O(\output_register[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hA665599A599AA665)) 
    \output_register[15]_i_20 
       (.I0(\output_register[15]_i_16_n_0 ),
        .I1(\output_register_reg[15]_i_26_n_4 ),
        .I2(\Test_Filter/section_result3 [15]),
        .I3(\Test_Filter/section_result3 [12]),
        .I4(\output_register_reg[15]_i_8_n_7 ),
        .I5(\Test_Filter/section_result3 [13]),
        .O(\output_register[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h9AA6599A6559A665)) 
    \output_register[15]_i_21 
       (.I0(\output_register[15]_i_17_n_0 ),
        .I1(\output_register[15]_i_36_n_0 ),
        .I2(\Test_Filter/section_result3 [14]),
        .I3(\output_register_reg[15]_i_26_n_5 ),
        .I4(\Test_Filter/section_result3 [11]),
        .I5(\output_register[15]_i_33_n_0 ),
        .O(\output_register[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \output_register[15]_i_22 
       (.I0(\output_register[15]_i_18_n_0 ),
        .I1(\output_register[15]_i_34_n_0 ),
        .I2(\Test_Filter/section_result3 [11]),
        .I3(\output_register_reg[15]_i_26_n_5 ),
        .I4(\output_register[15]_i_36_n_0 ),
        .I5(\Test_Filter/section_result3 [14]),
        .O(\output_register[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_24 
       (.I0(\Test_Filter/section_result3 [14]),
        .I1(\Test_Filter/section_result3 [15]),
        .O(\output_register[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_25 
       (.I0(\Test_Filter/section_result3 [13]),
        .I1(\Test_Filter/section_result3 [14]),
        .O(\output_register[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_28 
       (.I0(\Test_Filter/section_result3 [12]),
        .I1(\Test_Filter/section_result3 [13]),
        .O(\output_register[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_29 
       (.I0(\Test_Filter/section_result3 [11]),
        .I1(\Test_Filter/section_result3 [12]),
        .O(\output_register[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_30 
       (.I0(\Test_Filter/section_result3 [10]),
        .I1(\Test_Filter/section_result3 [11]),
        .O(\output_register[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_31 
       (.I0(\Test_Filter/section_result3 [9]),
        .I1(\Test_Filter/section_result3 [10]),
        .O(\output_register[15]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \output_register[15]_i_33 
       (.I0(\Test_Filter/section_result3 [12]),
        .I1(\Test_Filter/section_result3 [15]),
        .I2(\output_register_reg[15]_i_26_n_4 ),
        .O(\output_register[15]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h4F04044F)) 
    \output_register[15]_i_34 
       (.I0(\output_register_reg[15]_i_26_n_7 ),
        .I1(\Test_Filter/section_result3 [9]),
        .I2(\Test_Filter/section_result3 [13]),
        .I3(\output_register_reg[15]_i_26_n_6 ),
        .I4(\Test_Filter/section_result3 [10]),
        .O(\output_register[15]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h4F04044F)) 
    \output_register[15]_i_35 
       (.I0(\output_register_reg[15]_i_38_n_4 ),
        .I1(\Test_Filter/section_result3 [8]),
        .I2(\Test_Filter/section_result3 [12]),
        .I3(\output_register_reg[15]_i_26_n_7 ),
        .I4(\Test_Filter/section_result3 [9]),
        .O(\output_register[15]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \output_register[15]_i_36 
       (.I0(\Test_Filter/section_result3 [10]),
        .I1(\output_register_reg[15]_i_26_n_6 ),
        .O(\output_register[15]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_40 
       (.I0(\Test_Filter/section_result3 [8]),
        .I1(\Test_Filter/section_result3 [9]),
        .O(\output_register[15]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_41 
       (.I0(\Test_Filter/section_result3 [7]),
        .I1(\Test_Filter/section_result3 [8]),
        .O(\output_register[15]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_42 
       (.I0(\Test_Filter/section_result3 [6]),
        .I1(\Test_Filter/section_result3 [7]),
        .O(\output_register[15]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_43 
       (.I0(\Test_Filter/section_result3 [5]),
        .I1(\Test_Filter/section_result3 [6]),
        .O(\output_register[15]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_47 
       (.I0(inst_n_317),
        .I1(inst_n_316),
        .O(\output_register[15]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_5 
       (.I0(\output_register_reg[15]_i_7_n_6 ),
        .I1(\output_register_reg[15]_i_7_n_1 ),
        .O(\output_register[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \output_register[15]_i_50 
       (.I0(\Test_Filter/section_result3 [2]),
        .I1(\Test_Filter/section_result3 [15]),
        .O(\output_register[15]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \output_register[15]_i_51 
       (.I0(\Test_Filter/section_result3 [1]),
        .I1(\Test_Filter/section_result3 [14]),
        .O(\output_register[15]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_52 
       (.I0(\Test_Filter/section_result3 [4]),
        .I1(\Test_Filter/section_result3 [5]),
        .O(\output_register[15]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \output_register[15]_i_53 
       (.I0(\Test_Filter/section_result3 [3]),
        .I1(\Test_Filter/section_result3 [4]),
        .O(\output_register[15]_i_53_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \output_register[15]_i_54 
       (.I0(\Test_Filter/section_result3 [15]),
        .I1(\Test_Filter/section_result3 [2]),
        .I2(\Test_Filter/section_result3 [3]),
        .O(\output_register[15]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h1EE1)) 
    \output_register[15]_i_55 
       (.I0(\Test_Filter/section_result3 [14]),
        .I1(\Test_Filter/section_result3 [1]),
        .I2(\Test_Filter/section_result3 [15]),
        .I3(\Test_Filter/section_result3 [2]),
        .O(\output_register[15]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hEE8E)) 
    \output_register[15]_i_9 
       (.I0(\output_register_reg[15]_i_8_n_5 ),
        .I1(\Test_Filter/section_result3 [15]),
        .I2(\Test_Filter/section_result3 [14]),
        .I3(\output_register_reg[15]_i_8_n_6 ),
        .O(\output_register[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \output_register[3]_i_10 
       (.I0(\output_register_reg[14]_i_50_n_7 ),
        .I1(\Test_Filter/section_result3 [0]),
        .I2(\Test_Filter/section_result3 [5]),
        .O(\output_register[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_11 
       (.I0(\Test_Filter/section_result3 [4]),
        .I1(\output_register_reg[3]_i_18_n_4 ),
        .O(\output_register[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_12 
       (.I0(\Test_Filter/section_result3 [3]),
        .I1(\output_register_reg[3]_i_18_n_5 ),
        .O(\output_register[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_13 
       (.I0(\Test_Filter/section_result3 [2]),
        .I1(\output_register_reg[3]_i_18_n_6 ),
        .O(\output_register[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_14 
       (.I0(\Test_Filter/section_result3 [1]),
        .I1(\output_register_reg[3]_i_18_n_7 ),
        .O(\output_register[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_15 
       (.I0(\Test_Filter/section_result3 [0]),
        .I1(\output_register_reg[3]_i_16_n_4 ),
        .O(\output_register[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \output_register[3]_i_17 
       (.I0(\output_register_reg[3]_i_16_n_6 ),
        .I1(\output_register_reg[3]_i_5_n_5 ),
        .I2(\Test_Filter/section_result3 [0]),
        .I3(\output_register_reg[3]_i_4_n_5 ),
        .O(\output_register[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_19 
       (.I0(\Test_Filter/section_result3 [4]),
        .I1(\Test_Filter/section_result3 [2]),
        .O(\output_register[3]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_20 
       (.I0(\Test_Filter/section_result3 [3]),
        .I1(\Test_Filter/section_result3 [1]),
        .O(\output_register[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_21 
       (.I0(\Test_Filter/section_result3 [2]),
        .I1(\Test_Filter/section_result3 [0]),
        .O(\output_register[3]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_22 
       (.I0(\Test_Filter/section_result3 [8]),
        .I1(\Test_Filter/section_result3 [6]),
        .O(\output_register[3]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_23 
       (.I0(\Test_Filter/section_result3 [7]),
        .I1(\Test_Filter/section_result3 [5]),
        .O(\output_register[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_24 
       (.I0(\Test_Filter/section_result3 [6]),
        .I1(\Test_Filter/section_result3 [4]),
        .O(\output_register[3]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_25 
       (.I0(\Test_Filter/section_result3 [5]),
        .I1(\Test_Filter/section_result3 [3]),
        .O(\output_register[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \output_register[3]_i_3 
       (.I0(\output_register_reg[14]_i_8_n_7 ),
        .I1(\output_register_reg[3]_i_4_n_7 ),
        .I2(\output_register_reg[3]_i_5_n_6 ),
        .I3(\output_register_reg[3]_i_4_n_6 ),
        .I4(\output_register[3]_i_6_n_0 ),
        .I5(\output_register[3]_i_7_n_0 ),
        .O(\output_register[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \output_register[3]_i_6 
       (.I0(\output_register_reg[14]_i_10_n_4 ),
        .I1(\output_register_reg[3]_i_4_n_4 ),
        .I2(\output_register_reg[3]_i_16_n_7 ),
        .I3(\output_register_reg[3]_i_5_n_7 ),
        .O(\output_register[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \output_register[3]_i_7 
       (.I0(\output_register_reg[14]_i_10_n_6 ),
        .I1(\output_register_reg[3]_i_5_n_4 ),
        .I2(\output_register_reg[14]_i_10_n_5 ),
        .I3(\output_register_reg[14]_i_10_n_7 ),
        .I4(\output_register[3]_i_17_n_0 ),
        .O(\output_register[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \output_register[3]_i_8 
       (.I0(\Test_Filter/section_result3 [6]),
        .I1(\Test_Filter/section_result3 [1]),
        .I2(\output_register_reg[14]_i_50_n_6 ),
        .O(\output_register[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \output_register[3]_i_9 
       (.I0(\output_register_reg[14]_i_50_n_6 ),
        .I1(\Test_Filter/section_result3 [1]),
        .I2(\Test_Filter/section_result3 [6]),
        .I3(\Test_Filter/section_result3 [0]),
        .I4(\output_register_reg[14]_i_50_n_7 ),
        .O(\output_register[3]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[11]_i_2 
       (.CI(\output_register_reg[7]_i_2_n_0 ),
        .CO({\output_register_reg[11]_i_2_n_0 ,\output_register_reg[11]_i_2_n_1 ,\output_register_reg[11]_i_2_n_2 ,\output_register_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_register_reg[11]_i_2_n_4 ,\output_register_reg[11]_i_2_n_5 ,\output_register_reg[11]_i_2_n_6 ,\output_register_reg[11]_i_2_n_7 }),
        .S({\output_register_reg[15]_i_6_n_4 ,\output_register_reg[15]_i_6_n_5 ,\output_register_reg[15]_i_6_n_6 ,\output_register_reg[15]_i_6_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[14]_i_10 
       (.CI(\output_register_reg[3]_i_4_n_0 ),
        .CO({\output_register_reg[14]_i_10_n_0 ,\output_register_reg[14]_i_10_n_1 ,\output_register_reg[14]_i_10_n_2 ,\output_register_reg[14]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register[14]_i_27_n_0 ,\output_register[14]_i_28_n_0 ,\output_register[14]_i_29_n_0 ,\output_register[14]_i_30_n_0 }),
        .O({\output_register_reg[14]_i_10_n_4 ,\output_register_reg[14]_i_10_n_5 ,\output_register_reg[14]_i_10_n_6 ,\output_register_reg[14]_i_10_n_7 }),
        .S({\output_register[14]_i_31_n_0 ,\output_register[14]_i_32_n_0 ,\output_register[14]_i_33_n_0 ,\output_register[14]_i_34_n_0 }));
  CARRY4 \output_register_reg[14]_i_35 
       (.CI(\output_register_reg[14]_i_50_n_0 ),
        .CO({\output_register_reg[14]_i_35_n_0 ,\output_register_reg[14]_i_35_n_1 ,\output_register_reg[14]_i_35_n_2 ,\output_register_reg[14]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register[14]_i_52_n_0 ,\Test_Filter/section_result3 [0],\Test_Filter/section_result3 [14:13]}),
        .O({\output_register_reg[14]_i_35_n_4 ,\output_register_reg[14]_i_35_n_5 ,\output_register_reg[14]_i_35_n_6 ,\output_register_reg[14]_i_35_n_7 }),
        .S({\output_register[14]_i_53_n_0 ,\output_register[14]_i_54_n_0 ,\output_register[14]_i_55_n_0 ,\output_register[14]_i_56_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[14]_i_37 
       (.CI(1'b0),
        .CO({\output_register_reg[14]_i_37_n_0 ,\output_register_reg[14]_i_37_n_1 ,\output_register_reg[14]_i_37_n_2 ,\output_register_reg[14]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inst_n_322}),
        .O(\Test_Filter/section_result3 [3:0]),
        .S({inst_n_327,inst_n_328,inst_n_321,\output_register[14]_i_58_n_0 }));
  CARRY4 \output_register_reg[14]_i_50 
       (.CI(\output_register_reg[3]_i_18_n_0 ),
        .CO({\output_register_reg[14]_i_50_n_0 ,\output_register_reg[14]_i_50_n_1 ,\output_register_reg[14]_i_50_n_2 ,\output_register_reg[14]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI(\Test_Filter/section_result3 [12:9]),
        .O({\output_register_reg[14]_i_50_n_4 ,\output_register_reg[14]_i_50_n_5 ,\output_register_reg[14]_i_50_n_6 ,\output_register_reg[14]_i_50_n_7 }),
        .S({\output_register[14]_i_59_n_0 ,\output_register[14]_i_60_n_0 ,\output_register[14]_i_61_n_0 ,\output_register[14]_i_62_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[14]_i_7 
       (.CI(\output_register_reg[11]_i_2_n_0 ),
        .CO({\output_register_reg[14]_i_7_n_0 ,\output_register_reg[14]_i_7_n_1 ,\output_register_reg[14]_i_7_n_2 ,\output_register_reg[14]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_output_register_reg[14]_i_7_O_UNCONNECTED [3],\output_register_reg[14]_i_7_n_5 ,\output_register_reg[14]_i_7_n_6 ,\output_register_reg[14]_i_7_n_7 }),
        .S({\output_register_reg[15]_i_3_n_4 ,\output_register_reg[15]_i_3_n_5 ,\output_register_reg[15]_i_3_n_6 ,\output_register_reg[15]_i_3_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[14]_i_8 
       (.CI(\output_register_reg[14]_i_10_n_0 ),
        .CO({\output_register_reg[14]_i_8_n_0 ,\output_register_reg[14]_i_8_n_1 ,\output_register_reg[14]_i_8_n_2 ,\output_register_reg[14]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register[14]_i_11_n_0 ,\output_register[14]_i_12_n_0 ,\output_register[14]_i_13_n_0 ,\output_register[14]_i_14_n_0 }),
        .O({\output_register_reg[14]_i_8_n_4 ,\output_register_reg[14]_i_8_n_5 ,\output_register_reg[14]_i_8_n_6 ,\output_register_reg[14]_i_8_n_7 }),
        .S({\output_register[14]_i_15_n_0 ,\output_register[14]_i_16_n_0 ,\output_register[14]_i_17_n_0 ,\output_register[14]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[14]_i_9 
       (.CI(\output_register_reg[14]_i_8_n_0 ),
        .CO({\output_register_reg[14]_i_9_n_0 ,\output_register_reg[14]_i_9_n_1 ,\output_register_reg[14]_i_9_n_2 ,\output_register_reg[14]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register[14]_i_19_n_0 ,\output_register[14]_i_20_n_0 ,\output_register[14]_i_21_n_0 ,\output_register[14]_i_22_n_0 }),
        .O({\output_register_reg[14]_i_9_n_4 ,\output_register_reg[14]_i_9_n_5 ,\output_register_reg[14]_i_9_n_6 ,\output_register_reg[14]_i_9_n_7 }),
        .S({\output_register[14]_i_23_n_0 ,\output_register[14]_i_24_n_0 ,\output_register[14]_i_25_n_0 ,\output_register[14]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_2 
       (.CI(\output_register_reg[15]_i_3_n_0 ),
        .CO(\NLW_output_register_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_output_register_reg[15]_i_2_O_UNCONNECTED [3:1],\Test_Filter/p_1_in16_in }),
        .S({1'b0,1'b0,1'b0,\output_register[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_23 
       (.CI(\output_register_reg[15]_i_27_n_0 ),
        .CO({\output_register_reg[15]_i_23_n_0 ,\output_register_reg[15]_i_23_n_1 ,\output_register_reg[15]_i_23_n_2 ,\output_register_reg[15]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_output_register_reg[15]_i_23_O_UNCONNECTED [3],\Test_Filter/section_result3 [14:12]}),
        .S({inst_n_333,inst_n_333,inst_n_333,inst_n_334}));
  CARRY4 \output_register_reg[15]_i_26 
       (.CI(\output_register_reg[15]_i_38_n_0 ),
        .CO({\output_register_reg[15]_i_26_n_0 ,\output_register_reg[15]_i_26_n_1 ,\output_register_reg[15]_i_26_n_2 ,\output_register_reg[15]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI(\Test_Filter/section_result3 [8:5]),
        .O({\output_register_reg[15]_i_26_n_4 ,\output_register_reg[15]_i_26_n_5 ,\output_register_reg[15]_i_26_n_6 ,\output_register_reg[15]_i_26_n_7 }),
        .S({\output_register[15]_i_40_n_0 ,\output_register[15]_i_41_n_0 ,\output_register[15]_i_42_n_0 ,\output_register[15]_i_43_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_27 
       (.CI(\output_register_reg[15]_i_39_n_0 ),
        .CO({\output_register_reg[15]_i_27_n_0 ,\output_register_reg[15]_i_27_n_1 ,\output_register_reg[15]_i_27_n_2 ,\output_register_reg[15]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Test_Filter/section_result3 [11:8]),
        .S({inst_n_335,inst_n_336,inst_n_329,inst_n_330}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_3 
       (.CI(\output_register_reg[15]_i_6_n_0 ),
        .CO({\output_register_reg[15]_i_3_n_0 ,\output_register_reg[15]_i_3_n_1 ,\output_register_reg[15]_i_3_n_2 ,\output_register_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register_reg[15]_i_7_n_7 ,\output_register_reg[15]_i_8_n_4 ,\output_register[15]_i_9_n_0 ,\output_register[15]_i_10_n_0 }),
        .O({\output_register_reg[15]_i_3_n_4 ,\output_register_reg[15]_i_3_n_5 ,\output_register_reg[15]_i_3_n_6 ,\output_register_reg[15]_i_3_n_7 }),
        .S({\output_register[15]_i_11_n_0 ,\output_register[15]_i_12_n_0 ,\output_register[15]_i_13_n_0 ,\output_register[15]_i_14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_32 
       (.CI(\output_register_reg[15]_i_23_n_0 ),
        .CO(\NLW_output_register_reg[15]_i_32_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_output_register_reg[15]_i_32_O_UNCONNECTED [3:1],\Test_Filter/section_result3 [15]}),
        .S({1'b0,1'b0,1'b0,inst_n_333}));
  CARRY4 \output_register_reg[15]_i_38 
       (.CI(\output_register_reg[14]_i_35_n_0 ),
        .CO({\output_register_reg[15]_i_38_n_0 ,\output_register_reg[15]_i_38_n_1 ,\output_register_reg[15]_i_38_n_2 ,\output_register_reg[15]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\Test_Filter/section_result3 [4:3],\output_register[15]_i_50_n_0 ,\output_register[15]_i_51_n_0 }),
        .O({\output_register_reg[15]_i_38_n_4 ,\output_register_reg[15]_i_38_n_5 ,\output_register_reg[15]_i_38_n_6 ,\output_register_reg[15]_i_38_n_7 }),
        .S({\output_register[15]_i_52_n_0 ,\output_register[15]_i_53_n_0 ,\output_register[15]_i_54_n_0 ,\output_register[15]_i_55_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_39 
       (.CI(\output_register_reg[14]_i_37_n_0 ),
        .CO({\output_register_reg[15]_i_39_n_0 ,\output_register_reg[15]_i_39_n_1 ,\output_register_reg[15]_i_39_n_2 ,\output_register_reg[15]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\Test_Filter/section_result3 [7:4]),
        .S({inst_n_331,inst_n_332,inst_n_325,inst_n_326}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_4 
       (.CI(\output_register_reg[14]_i_7_n_0 ),
        .CO(\NLW_output_register_reg[15]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_output_register_reg[15]_i_4_O_UNCONNECTED [3:1],\output_register_reg[15]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,\Test_Filter/p_1_in16_in }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[15]_i_6 
       (.CI(\output_register_reg[14]_i_9_n_0 ),
        .CO({\output_register_reg[15]_i_6_n_0 ,\output_register_reg[15]_i_6_n_1 ,\output_register_reg[15]_i_6_n_2 ,\output_register_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register[15]_i_15_n_0 ,\output_register[15]_i_16_n_0 ,\output_register[15]_i_17_n_0 ,\output_register[15]_i_18_n_0 }),
        .O({\output_register_reg[15]_i_6_n_4 ,\output_register_reg[15]_i_6_n_5 ,\output_register_reg[15]_i_6_n_6 ,\output_register_reg[15]_i_6_n_7 }),
        .S({\output_register[15]_i_19_n_0 ,\output_register[15]_i_20_n_0 ,\output_register[15]_i_21_n_0 ,\output_register[15]_i_22_n_0 }));
  CARRY4 \output_register_reg[15]_i_7 
       (.CI(\output_register_reg[15]_i_8_n_0 ),
        .CO({\NLW_output_register_reg[15]_i_7_CO_UNCONNECTED [3],\output_register_reg[15]_i_7_n_1 ,\NLW_output_register_reg[15]_i_7_CO_UNCONNECTED [1],\output_register_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\Test_Filter/section_result3 [14:13]}),
        .O({\NLW_output_register_reg[15]_i_7_O_UNCONNECTED [3:2],\output_register_reg[15]_i_7_n_6 ,\output_register_reg[15]_i_7_n_7 }),
        .S({1'b0,1'b1,\output_register[15]_i_24_n_0 ,\output_register[15]_i_25_n_0 }));
  CARRY4 \output_register_reg[15]_i_8 
       (.CI(\output_register_reg[15]_i_26_n_0 ),
        .CO({\output_register_reg[15]_i_8_n_0 ,\output_register_reg[15]_i_8_n_1 ,\output_register_reg[15]_i_8_n_2 ,\output_register_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI(\Test_Filter/section_result3 [12:9]),
        .O({\output_register_reg[15]_i_8_n_4 ,\output_register_reg[15]_i_8_n_5 ,\output_register_reg[15]_i_8_n_6 ,\output_register_reg[15]_i_8_n_7 }),
        .S({\output_register[15]_i_28_n_0 ,\output_register[15]_i_29_n_0 ,\output_register[15]_i_30_n_0 ,\output_register[15]_i_31_n_0 }));
  CARRY4 \output_register_reg[3]_i_16 
       (.CI(1'b0),
        .CO({\output_register_reg[3]_i_16_n_0 ,\output_register_reg[3]_i_16_n_1 ,\output_register_reg[3]_i_16_n_2 ,\output_register_reg[3]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\Test_Filter/section_result3 [4:2],1'b0}),
        .O({\output_register_reg[3]_i_16_n_4 ,\output_register_reg[3]_i_16_n_5 ,\output_register_reg[3]_i_16_n_6 ,\output_register_reg[3]_i_16_n_7 }),
        .S({\output_register[3]_i_19_n_0 ,\output_register[3]_i_20_n_0 ,\output_register[3]_i_21_n_0 ,\Test_Filter/section_result3 [1]}));
  CARRY4 \output_register_reg[3]_i_18 
       (.CI(\output_register_reg[3]_i_16_n_0 ),
        .CO({\output_register_reg[3]_i_18_n_0 ,\output_register_reg[3]_i_18_n_1 ,\output_register_reg[3]_i_18_n_2 ,\output_register_reg[3]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI(\Test_Filter/section_result3 [8:5]),
        .O({\output_register_reg[3]_i_18_n_4 ,\output_register_reg[3]_i_18_n_5 ,\output_register_reg[3]_i_18_n_6 ,\output_register_reg[3]_i_18_n_7 }),
        .S({\output_register[3]_i_22_n_0 ,\output_register[3]_i_23_n_0 ,\output_register[3]_i_24_n_0 ,\output_register[3]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\output_register_reg[3]_i_2_n_0 ,\output_register_reg[3]_i_2_n_1 ,\output_register_reg[3]_i_2_n_2 ,\output_register_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\output_register_reg[14]_i_8_n_7 }),
        .O({\output_register_reg[3]_i_2_n_4 ,\output_register_reg[3]_i_2_n_5 ,\NLW_output_register_reg[3]_i_2_O_UNCONNECTED [1:0]}),
        .S({\output_register_reg[14]_i_8_n_4 ,\output_register_reg[14]_i_8_n_5 ,\output_register_reg[14]_i_8_n_6 ,\output_register[3]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[3]_i_4 
       (.CI(\output_register_reg[3]_i_5_n_0 ),
        .CO({\output_register_reg[3]_i_4_n_0 ,\output_register_reg[3]_i_4_n_1 ,\output_register_reg[3]_i_4_n_2 ,\output_register_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\output_register[3]_i_8_n_0 ,\Test_Filter/section_result3 [5:3]}),
        .O({\output_register_reg[3]_i_4_n_4 ,\output_register_reg[3]_i_4_n_5 ,\output_register_reg[3]_i_4_n_6 ,\output_register_reg[3]_i_4_n_7 }),
        .S({\output_register[3]_i_9_n_0 ,\output_register[3]_i_10_n_0 ,\output_register[3]_i_11_n_0 ,\output_register[3]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\output_register_reg[3]_i_5_n_0 ,\output_register_reg[3]_i_5_n_1 ,\output_register_reg[3]_i_5_n_2 ,\output_register_reg[3]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\Test_Filter/section_result3 [2:0],1'b0}),
        .O({\output_register_reg[3]_i_5_n_4 ,\output_register_reg[3]_i_5_n_5 ,\output_register_reg[3]_i_5_n_6 ,\output_register_reg[3]_i_5_n_7 }),
        .S({\output_register[3]_i_13_n_0 ,\output_register[3]_i_14_n_0 ,\output_register[3]_i_15_n_0 ,\output_register_reg[3]_i_16_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \output_register_reg[7]_i_2 
       (.CI(\output_register_reg[3]_i_2_n_0 ),
        .CO({\output_register_reg[7]_i_2_n_0 ,\output_register_reg[7]_i_2_n_1 ,\output_register_reg[7]_i_2_n_2 ,\output_register_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\output_register_reg[7]_i_2_n_4 ,\output_register_reg[7]_i_2_n_5 ,\output_register_reg[7]_i_2_n_6 ,\output_register_reg[7]_i_2_n_7 }),
        .S({\output_register_reg[14]_i_9_n_4 ,\output_register_reg[14]_i_9_n_5 ,\output_register_reg[14]_i_9_n_6 ,\output_register_reg[14]_i_9_n_7 }));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline1[15]_i_5 
       (.I0(inst_n_93),
        .I1(inst_n_92),
        .O(\sos_pipeline1[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sos_pipeline2[15]_i_5 
       (.I0(inst_n_200),
        .I1(inst_n_199),
        .O(\sos_pipeline2[15]_i_5_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
