
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.732774                       # Number of seconds simulated
sim_ticks                                1732774450000                       # Number of ticks simulated
final_tick                               1732774450000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 509066                       # Simulator instruction rate (inst/s)
host_op_rate                                   838295                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1764191746                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666348                       # Number of bytes of host memory used
host_seconds                                   982.19                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          180928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536075584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          536256512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       180928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        180928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534131136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534131136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8376181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8379008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8345799                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8345799                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             104415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          309374128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             309478543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        104415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           104415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       308251969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308251969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       308251969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            104415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         309374128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            617730512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8379008                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8345799                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8379008                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8345799                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              536254272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534129088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               536256512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534131136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            523987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            523864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            523802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            523749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           523789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           524086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           523980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           523798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           523800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            521792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            521609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            521785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521666                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1732751131500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8379008                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8345799                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8378972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 520926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 520983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1421421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    753.037531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   556.579647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.768775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       187635     13.20%     13.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        75349      5.30%     18.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        63635      4.48%     22.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51903      3.65%     26.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63888      4.49%     31.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40051      2.82%     33.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49601      3.49%     37.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59534      4.19%     41.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       829825     58.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1421421                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.082986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.044372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.282886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        520979    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520982                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.196425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           515971     99.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.01%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4898      0.94%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520982                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 164275250250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            321380994000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41894865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19605.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38355.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       309.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    309.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7613580                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7689739                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103603.65                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5078017980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2699030565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             29910088320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21781227780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         85225367760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          96532815120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           5949252000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    202220746800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     88179040800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     213463740045                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           751063777350                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            433.445780                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1505478482500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   7833220750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   36202738000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 832431977500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 229633402000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  183245158000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 443427953750                       # Time in different power states
system.mem_ctrls_1.actEnergy               5070927960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2695262130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             29915778900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21783675960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         84704767680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          96571888620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           5908806720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    201219236280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     87478908960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     214238877540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           749614244430                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            432.609241                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1505443529750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   7741506000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35980358000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 836467593000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 227810363000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  183542743750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 441231886250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3465548900                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3465548900                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           8420614                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2045.570140                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263251881                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8422662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.255188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7987396500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2045.570140                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998814                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          756                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1168                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         551771748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        551771748                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    157101552                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       157101552                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106150329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106150329                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263251881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263251881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263251881                       # number of overall hits
system.cpu.dcache.overall_hits::total       263251881                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       112831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112831                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8309831                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8309831                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8422662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8422662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8422662                       # number of overall misses
system.cpu.dcache.overall_misses::total       8422662                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  27186645500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27186645500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 740626593000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 740626593000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 767813238500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 767813238500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 767813238500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 767813238500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674543                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000718                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.072600                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031003                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 240950.142248                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 240950.142248                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89126.552995                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89126.552995                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91160.400180                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91160.400180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91160.400180                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91160.400180                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      8386582                       # number of writebacks
system.cpu.dcache.writebacks::total           8386582                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112831                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8309831                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8422662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8422662                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8422662                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  27073814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27073814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 732316762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 732316762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 759390576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 759390576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 759390576500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 759390576500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000718                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072600                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 239950.142248                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 239950.142248                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88126.552995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88126.552995                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 90160.400180                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90160.400180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 90160.400180                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90160.400180                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2158923                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.695265                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673194222                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2159435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.745536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      896321077500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.695265                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.890030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1352866749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1352866749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673194222                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673194222                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673194222                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673194222                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673194222                       # number of overall hits
system.cpu.icache.overall_hits::total       673194222                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2159435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2159435                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2159435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2159435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2159435                       # number of overall misses
system.cpu.icache.overall_misses::total       2159435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  28515623500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28515623500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  28515623500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28515623500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  28515623500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28515623500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003197                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003197                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003197                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003197                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003197                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13205.131666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13205.131666                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13205.131666                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13205.131666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13205.131666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13205.131666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2158923                       # number of writebacks
system.cpu.icache.writebacks::total           2158923                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2159435                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2159435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      2159435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2159435                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  26356188500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  26356188500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  26356188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  26356188500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  26356188500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  26356188500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003197                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003197                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003197                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12205.131666                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12205.131666                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12205.131666                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12205.131666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12205.131666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12205.131666                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   8369887                       # number of replacements
system.l2.tags.tagsinuse                 16313.631436                       # Cycle average of tags in use
system.l2.tags.total_refs                    12773389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8386271                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.523131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                9587171000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      403.684429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        287.762795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      15622.184211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.024639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.017564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.953502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995705                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15377                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  50709537                       # Number of tag accesses
system.l2.tags.data_accesses                 50709537                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      8386582                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8386582                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2158923                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2158923                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14811                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         2156608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2156608                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          31670                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31670                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               2156608                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 46481                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2203089                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              2156608                       # number of overall hits
system.l2.overall_hits::cpu.data                46481                       # number of overall hits
system.l2.overall_hits::total                 2203089                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8295020                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8295020                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2827                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        81161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81161                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2827                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8376181                       # number of demand (read+write) misses
system.l2.demand_misses::total                8379008                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2827                       # number of overall misses
system.l2.overall_misses::cpu.data            8376181                       # number of overall misses
system.l2.overall_misses::total               8379008                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 719696420500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  719696420500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    448513500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    448513500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26571904500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26571904500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     448513500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  746268325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     746716838500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    448513500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 746268325000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    746716838500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8386582                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8386582                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2158923                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8309831                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2159435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        112831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           2159435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8422662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10582097                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          2159435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8422662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10582097                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.998218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998218                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001309                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.719315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.719315                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001309                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994481                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791810                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001309                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994481                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791810                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86762.469590                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86762.469590                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 158653.519632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 158653.519632                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 327397.450746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 327397.450746                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 158653.519632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89094.102073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89117.570779                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 158653.519632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89094.102073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89117.570779                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              8345799                       # number of writebacks
system.l2.writebacks::total                   8345799                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1973                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1973                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8295020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8295020                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2827                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        81161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81161                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8376181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8379008                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8376181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8379008                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 636746220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 636746220500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    420243500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    420243500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25760294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25760294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    420243500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 662506515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 662926758500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    420243500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 662506515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 662926758500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.998218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.719315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.719315                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791810                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76762.469590                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76762.469590                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 148653.519632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 148653.519632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 317397.450746                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 317397.450746                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 148653.519632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79094.102073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79117.570779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 148653.519632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79094.102073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79117.570779                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      16741292                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      8362284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              83988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8345799                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16485                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8295020                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8295020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         83988                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25120300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25120300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25120300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1070387648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1070387648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1070387648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8379008                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8379008    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8379008                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50134852500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44080772000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     21161634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10579537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           9576                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         9576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1732774450000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2272266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16732381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2158923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8309831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2159435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       112831                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6477793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25265938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31743731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    276374912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1075791616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1352166528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8369887                       # Total snoops (count)
system.tol2bus.snoopTraffic                 534131136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18951984                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022474                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18942407     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9577      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18951984                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21126322000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3239152500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12633993000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
