{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702059962831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702059962832 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fullbeamformer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fullbeamformer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702059963639 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702059963746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702059963747 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1702059964009 ""}  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1702059964009 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\|ram_block1a30 " "Atom \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1702059964044 "|fullbeamformer_ext|fullbeamformer:fullbeamformer_inst|signalram:in_signalram|altsyncram:altsyncram_component|altsyncram_8ei1:auto_generated|ram_block1a30"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1702059964044 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702059966206 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702059966256 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702059968349 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702059968349 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 114032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702059968674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 114034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702059968674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 114036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702059968674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 114038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702059968674 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 114040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702059968674 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702059968674 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702059968777 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1702059986037 ""}
{ "Info" "ISTA_SDC_FOUND" "fullbeamformer.sdc " "Reading SDC File: 'fullbeamformer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702060003139 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[8\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[8\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1702060004185 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1702060004185 "|fullbeamformer_ext|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1702060005574 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1702060005574 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Virtual clock mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1702060005575 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "communication:uart\|TX_BUSY_REG " "Virtual clock communication:uart\|TX_BUSY_REG is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1702060005575 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702060005581 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 communication:uart\|TX_BUSY_REG " "  10.000 communication:uart\|TX_BUSY_REG" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "  10.000 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702060005582 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702060005582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013398 ""}  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/mainpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013398 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "communication:uart\|TX_BUSY_REG  " "Automatically promoted node communication:uart\|TX_BUSY_REG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013399 ""}  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/communication.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013399 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013399 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013399 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 41974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013400 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013400 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013400 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013400 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 36108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013402 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013402 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013402 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 30242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013403 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013403 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013403 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013403 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 24376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013405 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 18510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013406 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013406 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013406 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 12644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013408 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013408 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013408 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 107 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 130 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 153 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 176 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 199 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 222 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/db/altsyncram_r6g1.tdf" 245 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1702060013409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013409 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/delaybeamformer.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|rst  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702060013411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|Selector0~0 " "Destination node fullbeamformer:fullbeamformer_inst\|Selector0~0" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/fullbeamformer.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 51030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702060013411 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702060013411 ""}  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/fullbeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 6600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702060013411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702060024778 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702060024960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702060024969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702060025206 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702060025653 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702060025997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702060032375 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702060032557 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702060032557 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:25 " "Fitter preparation operations ending: elapsed time is 00:01:25" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702060051736 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702060051907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702060064984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:26 " "Fitter placement preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702060090720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702060091706 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702060280969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:10 " "Fitter placement operations ending: elapsed time is 00:03:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702060280969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702060296374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X46_Y49 X57_Y60 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60" {  } { { "loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X46_Y49 to location X57_Y60"} { { 12 { 0 ""} 46 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702060354196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702060354196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702060369739 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1702060369739 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702060369739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:02 " "Fitter routing operations ending: elapsed time is 00:01:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702060369758 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 105.87 " "Total time spent on timing analysis during the Fitter is 105.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702060371980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702060372921 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702060379343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702060379409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702060385584 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702060403803 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fullbeamformer_ext.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/fullbeamformer_ext.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1702060426674 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1702060426674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/output_files/fullbeamformer.fit.smsg " "Generated suppressed messages file D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/finalbeamformerproject/output_files/fullbeamformer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702060433264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6463 " "Peak virtual memory: 6463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702060448087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 14:34:08 2023 " "Processing ended: Fri Dec  8 14:34:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702060448087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:08 " "Elapsed time: 00:08:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702060448087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:28 " "Total CPU time (on all processors): 00:16:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702060448087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702060448087 ""}
