INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultate/Anul3/CN2/Laboratoare/Laborator2/TemaLab2/TemaLab2.srcs/sources_1/new/add_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultate/Anul3/CN2/Laboratoare/Laborator2/TemaLab2/TemaLab2.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultate/Anul3/CN2/Laboratoare/Laborator2/TemaLab2/TemaLab2.srcs/sources_1/new/multiply_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultate/Anul3/CN2/Laboratoare/Laborator2/TemaLab2/TemaLab2.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultate/Anul3/CN2/Laboratoare/Laborator2/TemaLab2/TemaLab2.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultate/Anul3/CN2/Laboratoare/Laborator2/TemaLab2/TemaLab2.srcs/sources_1/new/substract_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substract_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Facultate/Anul3/CN2/Laboratoare/Laborator2/TemaLab2/TemaLab2.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
