// Seed: 3667573018
`timescale 1ps / 1ps
module module_0;
  reg id_2 = id_1 ? id_1 : 1'b0;
  assign id_1 = id_1;
  reg id_3;
  reg id_4, id_5;
  assign id_3 = 1;
  assign id_1 = 1;
  initial id_4 = 1;
  logic id_6, id_7;
  type_13 id_8 (.id_0(1));
  reg id_9 = id_4[1];
  initial begin
    id_2 <= "";
    #1;
    id_4 <= 1;
    id_5 <= id_3;
  end
endmodule
