

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Thu Sep  1 13:56:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fft_HLS
* Solution:       fft_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.232 ns|     0.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- outer   |        ?|        ?|         ?|          -|          -|    10|        no|
        | + inner  |        ?|        ?|        24|         24|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 24, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 24, D = 24, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 3 
27 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 28 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %real_r, i32 666, i32 17, i32 1"   --->   Operation 30 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %real_r"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_16 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %img, i32 666, i32 17, i32 1"   --->   Operation 34 'specmemcore' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %img"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_twid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_17 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %real_twid, i32 666, i32 17, i32 1"   --->   Operation 38 'specmemcore' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_twid, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %real_twid"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_twid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_18 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %img_twid, i32 666, i32 17, i32 1"   --->   Operation 42 'specmemcore' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_twid, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %img_twid"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [../CCode_fft/fft.c:16]   --->   Operation 46 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%span_1 = phi i30 512, void, i30 %span, void"   --->   Operation 47 'phi' 'span_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%log = phi i4 0, void, i4 %log_1, void"   --->   Operation 48 'phi' 'log' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%log_1 = add i4 %log, i4 1" [../CCode_fft/fft.c:16]   --->   Operation 49 'add' 'log_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp_eq  i4 %log, i4 10" [../CCode_fft/fft.c:16]   --->   Operation 50 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 51 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void, void" [../CCode_fft/fft.c:16]   --->   Operation 52 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i30 %span_1" [../CCode_fft/fft.c:12]   --->   Operation 53 'sext' 'sext_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i4 %log" [../CCode_fft/fft.c:12]   --->   Operation 54 'zext' 'zext_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i30 %span_1" [../CCode_fft/fft.c:12]   --->   Operation 55 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../CCode_fft/fft.c:12]   --->   Operation 56 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%xor_ln19 = xor i10 %trunc_ln12, i10 1023" [../CCode_fft/fft.c:19]   --->   Operation 57 'xor' 'xor_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [../CCode_fft/fft.c:17]   --->   Operation 58 'br' 'br_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [../CCode_fft/fft.c:39]   --->   Operation 59 'ret' 'ret_ln39' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.60>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%odd_1 = phi i32 %sext_ln12, void, i32 %odd_3, void %._crit_edge"   --->   Operation 60 'phi' 'odd_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %odd_1, i32 10, i32 31" [../CCode_fft/fft.c:17]   --->   Operation 62 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.44ns)   --->   "%icmp_ln17 = icmp_slt  i22 %tmp, i22 1" [../CCode_fft/fft.c:17]   --->   Operation 63 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void, void" [../CCode_fft/fft.c:17]   --->   Operation 64 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %odd_1" [../CCode_fft/fft.c:18]   --->   Operation 65 'trunc' 'trunc_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%odd_2 = or i32 %odd_1, i32 %sext_ln12" [../CCode_fft/fft.c:18]   --->   Operation 66 'or' 'odd_2' <Predicate = (icmp_ln17)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%even = and i10 %trunc_ln18, i10 %xor_ln19" [../CCode_fft/fft.c:19]   --->   Operation 67 'and' 'even' <Predicate = (icmp_ln17)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i10 %even" [../CCode_fft/fft.c:21]   --->   Operation 68 'zext' 'zext_ln21' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%real_addr = getelementptr i64 %real_r, i64 0, i64 %zext_ln21" [../CCode_fft/fft.c:21]   --->   Operation 69 'getelementptr' 'real_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%real_load = load i10 %real_addr" [../CCode_fft/fft.c:21]   --->   Operation 70 'load' 'real_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%img_addr = getelementptr i64 %img, i64 0, i64 %zext_ln21" [../CCode_fft/fft.c:25]   --->   Operation 71 'getelementptr' 'img_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%img_load = load i10 %img_addr" [../CCode_fft/fft.c:25]   --->   Operation 72 'load' 'img_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 73 [1/1] (3.35ns)   --->   "%rootindex = shl i10 %even, i10 %zext_ln12" [../CCode_fft/fft.c:29]   --->   Operation 73 'shl' 'rootindex' <Predicate = (icmp_ln17)> <Delay = 3.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp_eq  i10 %rootindex, i10 0" [../CCode_fft/fft.c:30]   --->   Operation 74 'icmp' 'icmp_ln30' <Predicate = (icmp_ln17)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %rootindex" [../CCode_fft/fft.c:31]   --->   Operation 75 'zext' 'zext_ln31' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%real_twid_addr = getelementptr i64 %real_twid, i64 0, i64 %zext_ln31" [../CCode_fft/fft.c:31]   --->   Operation 76 'getelementptr' 'real_twid_addr' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%real_twid_load = load i9 %real_twid_addr" [../CCode_fft/fft.c:31]   --->   Operation 77 'load' 'real_twid_load' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%img_twid_addr = getelementptr i64 %img_twid, i64 0, i64 %zext_ln31" [../CCode_fft/fft.c:32]   --->   Operation 78 'getelementptr' 'img_twid_addr' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%img_twid_load = load i9 %img_twid_addr" [../CCode_fft/fft.c:32]   --->   Operation 79 'load' 'img_twid_load' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%real_load = load i10 %real_addr" [../CCode_fft/fft.c:21]   --->   Operation 80 'load' 'real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %odd_2" [../CCode_fft/fft.c:21]   --->   Operation 81 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%real_addr_1 = getelementptr i64 %real_r, i64 0, i64 %zext_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 82 'getelementptr' 'real_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%real_load_1 = load i10 %real_addr_1" [../CCode_fft/fft.c:21]   --->   Operation 83 'load' 'real_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%img_load = load i10 %img_addr" [../CCode_fft/fft.c:25]   --->   Operation 84 'load' 'img_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%img_addr_1 = getelementptr i64 %img, i64 0, i64 %zext_ln21_1" [../CCode_fft/fft.c:25]   --->   Operation 85 'getelementptr' 'img_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%img_load_1 = load i10 %img_addr_1" [../CCode_fft/fft.c:25]   --->   Operation 86 'load' 'img_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%real_twid_load = load i9 %real_twid_addr" [../CCode_fft/fft.c:31]   --->   Operation 87 'load' 'real_twid_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%img_twid_load = load i9 %img_twid_addr" [../CCode_fft/fft.c:32]   --->   Operation 88 'load' 'img_twid_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%real_load_1 = load i10 %real_addr_1" [../CCode_fft/fft.c:21]   --->   Operation 89 'load' 'real_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%img_load_1 = load i10 %img_addr_1" [../CCode_fft/fft.c:25]   --->   Operation 90 'load' 'img_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i64 %real_load" [../CCode_fft/fft.c:21]   --->   Operation 91 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i64 %real_load_1" [../CCode_fft/fft.c:21]   --->   Operation 92 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [5/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 93 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i64 %img_load" [../CCode_fft/fft.c:25]   --->   Operation 94 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i64 %img_load_1" [../CCode_fft/fft.c:25]   --->   Operation 95 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [5/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 96 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 97 [5/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 97 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [4/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 98 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 99 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [4/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 100 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.23>
ST_8 : Operation 101 [4/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 101 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [3/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 102 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [4/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 103 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [3/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 104 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.23>
ST_9 : Operation 105 [3/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 105 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [2/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 106 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [3/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 107 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [2/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 108 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.23>
ST_10 : Operation 109 [2/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 109 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/5] (8.23ns)   --->   "%sub = dsub i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:22]   --->   Operation 110 'dsub' 'sub' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [2/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 111 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [1/5] (8.23ns)   --->   "%sub1 = dsub i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:26]   --->   Operation 112 'dsub' 'sub1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.23>
ST_11 : Operation 113 [1/5] (8.23ns)   --->   "%temp = dadd i64 %bitcast_ln21, i64 %bitcast_ln21_1" [../CCode_fft/fft.c:21]   --->   Operation 113 'dadd' 'temp' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %sub" [../CCode_fft/fft.c:22]   --->   Operation 114 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln22 = store i64 %bitcast_ln22, i10 %real_addr_1" [../CCode_fft/fft.c:22]   --->   Operation 115 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 116 [1/5] (8.23ns)   --->   "%temp_1 = dadd i64 %bitcast_ln25, i64 %bitcast_ln25_1" [../CCode_fft/fft.c:25]   --->   Operation 116 'dadd' 'temp_1' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i64 %sub1" [../CCode_fft/fft.c:26]   --->   Operation 117 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln26 = store i64 %bitcast_ln26, i10 %img_addr_1" [../CCode_fft/fft.c:26]   --->   Operation 118 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../CCode_fft/fft.c:18]   --->   Operation 119 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i64 %temp" [../CCode_fft/fft.c:23]   --->   Operation 120 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln23 = store i64 %bitcast_ln23, i10 %real_addr" [../CCode_fft/fft.c:23]   --->   Operation 121 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %temp_1" [../CCode_fft/fft.c:27]   --->   Operation 122 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln27 = store i64 %bitcast_ln27, i10 %img_addr" [../CCode_fft/fft.c:27]   --->   Operation 123 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void, void %._crit_edge" [../CCode_fft/fft.c:30]   --->   Operation 124 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 125 [2/2] (3.25ns)   --->   "%real_load_2 = load i10 %real_addr_1" [../CCode_fft/fft.c:31]   --->   Operation 125 'load' 'real_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 126 [2/2] (3.25ns)   --->   "%img_load_2 = load i10 %img_addr_1" [../CCode_fft/fft.c:32]   --->   Operation 126 'load' 'img_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 127 [1/2] (3.25ns)   --->   "%real_load_2 = load i10 %real_addr_1" [../CCode_fft/fft.c:31]   --->   Operation 127 'load' 'real_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 128 [1/2] (3.25ns)   --->   "%img_load_2 = load i10 %img_addr_1" [../CCode_fft/fft.c:32]   --->   Operation 128 'load' 'img_load_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i64 %real_twid_load" [../CCode_fft/fft.c:31]   --->   Operation 129 'bitcast' 'bitcast_ln31' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln31_1 = bitcast i64 %real_load_2" [../CCode_fft/fft.c:31]   --->   Operation 130 'bitcast' 'bitcast_ln31_1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 131 [6/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 131 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i64 %img_twid_load" [../CCode_fft/fft.c:32]   --->   Operation 132 'bitcast' 'bitcast_ln32' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i64 %img_load_2" [../CCode_fft/fft.c:32]   --->   Operation 133 'bitcast' 'bitcast_ln32_1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_15 : Operation 134 [6/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 134 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [6/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 135 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 136 [6/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 136 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 137 [5/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 137 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [5/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 138 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [5/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 139 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [5/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 140 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.78>
ST_17 : Operation 141 [4/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 141 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [4/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 142 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [4/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 143 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [4/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 144 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.78>
ST_18 : Operation 145 [3/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 145 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [3/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 146 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [3/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 147 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [3/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 148 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.78>
ST_19 : Operation 149 [2/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 149 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [2/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 150 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 151 [2/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 151 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 152 [2/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 152 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.78>
ST_20 : Operation 153 [1/6] (7.78ns)   --->   "%mul = dmul i64 %bitcast_ln31, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:31]   --->   Operation 153 'dmul' 'mul' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/6] (7.78ns)   --->   "%mul1 = dmul i64 %bitcast_ln32, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:32]   --->   Operation 154 'dmul' 'mul1' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/6] (7.78ns)   --->   "%mul2 = dmul i64 %bitcast_ln31, i64 %bitcast_ln32_1" [../CCode_fft/fft.c:33]   --->   Operation 155 'dmul' 'mul2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/6] (7.78ns)   --->   "%mul3 = dmul i64 %bitcast_ln32, i64 %bitcast_ln31_1" [../CCode_fft/fft.c:34]   --->   Operation 156 'dmul' 'mul3' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 157 [5/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 157 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 158 [5/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 158 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 159 [4/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 159 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [4/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 160 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.23>
ST_23 : Operation 161 [3/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 161 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 162 [3/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 162 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.23>
ST_24 : Operation 163 [2/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 163 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 164 [2/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 164 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.23>
ST_25 : Operation 165 [1/5] (8.23ns)   --->   "%temp_2 = dsub i64 %mul, i64 %mul1" [../CCode_fft/fft.c:31]   --->   Operation 165 'dsub' 'temp_2' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 166 [1/5] (8.23ns)   --->   "%add = dadd i64 %mul2, i64 %mul3" [../CCode_fft/fft.c:33]   --->   Operation 166 'dadd' 'add' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %add" [../CCode_fft/fft.c:33]   --->   Operation 167 'bitcast' 'bitcast_ln33' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln33 = store i64 %bitcast_ln33, i10 %img_addr_1" [../CCode_fft/fft.c:33]   --->   Operation 168 'store' 'store_ln33' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i64 %temp_2" [../CCode_fft/fft.c:35]   --->   Operation 169 'bitcast' 'bitcast_ln35' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln35 = store i64 %bitcast_ln35, i10 %real_addr_1" [../CCode_fft/fft.c:35]   --->   Operation 170 'store' 'store_ln35' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 1024> <RAM>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln36 = br void %._crit_edge" [../CCode_fft/fft.c:36]   --->   Operation 171 'br' 'br_ln36' <Predicate = (icmp_ln17 & !icmp_ln30)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (2.55ns)   --->   "%odd_3 = add i32 %odd_2, i32 1" [../CCode_fft/fft.c:17]   --->   Operation 172 'add' 'odd_3' <Predicate = (icmp_ln17)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln17 = br void" [../CCode_fft/fft.c:17]   --->   Operation 173 'br' 'br_ln17' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 27 <SV = 3> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i30.i32.i32, i30 %span_1, i32 1, i32 29" [../CCode_fft/fft.c:16]   --->   Operation 174 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (0.00ns)   --->   "%span = sext i29 %tmp_1" [../CCode_fft/fft.c:16]   --->   Operation 175 'sext' 'span' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln16 = br void" [../CCode_fft/fft.c:16]   --->   Operation 176 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('span') with incoming values : ('span', ../CCode_fft/fft.c:16) [25]  (1.59 ns)

 <State 2>: 1.74ns
The critical path consists of the following:
	'phi' operation ('log') with incoming values : ('log', ../CCode_fft/fft.c:16) [26]  (0 ns)
	'add' operation ('log', ../CCode_fft/fft.c:16) [27]  (1.74 ns)

 <State 3>: 7.6ns
The critical path consists of the following:
	'phi' operation ('odd') with incoming values : ('sext_ln12', ../CCode_fft/fft.c:12) ('odd', ../CCode_fft/fft.c:17) [39]  (0 ns)
	'and' operation ('even', ../CCode_fft/fft.c:19) [48]  (0.99 ns)
	'shl' operation ('rootindex', ../CCode_fft/fft.c:29) [75]  (3.36 ns)
	'getelementptr' operation ('real_twid_addr', ../CCode_fft/fft.c:31) [80]  (0 ns)
	'load' operation ('real_twid_load', ../CCode_fft/fft.c:31) on array 'real_twid' [81]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_twid_load', ../CCode_fft/fft.c:31) on array 'real_twid' [81]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_load_1', ../CCode_fft/fft.c:21) on array 'real_r' [55]  (3.25 ns)

 <State 6>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub', ../CCode_fft/fft.c:22) [58]  (8.23 ns)

 <State 7>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('temp', ../CCode_fft/fft.c:21) [57]  (8.23 ns)

 <State 8>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('temp', ../CCode_fft/fft.c:21) [57]  (8.23 ns)

 <State 9>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('temp', ../CCode_fft/fft.c:21) [57]  (8.23 ns)

 <State 10>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('temp', ../CCode_fft/fft.c:21) [57]  (8.23 ns)

 <State 11>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('temp', ../CCode_fft/fft.c:21) [57]  (8.23 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln23', ../CCode_fft/fft.c:23) of variable 'bitcast_ln23', ../CCode_fft/fft.c:23 on array 'real_r' [62]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_load_2', ../CCode_fft/fft.c:31) on array 'real_r' [83]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('real_load_2', ../CCode_fft/fft.c:31) on array 'real_r' [83]  (3.25 ns)

 <State 15>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_fft/fft.c:31) [85]  (7.79 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_fft/fft.c:31) [85]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_fft/fft.c:31) [85]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_fft/fft.c:31) [85]  (7.79 ns)

 <State 19>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_fft/fft.c:31) [85]  (7.79 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul', ../CCode_fft/fft.c:31) [85]  (7.79 ns)

 <State 21>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('temp', ../CCode_fft/fft.c:31) [92]  (8.23 ns)

 <State 22>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('temp', ../CCode_fft/fft.c:31) [92]  (8.23 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('temp', ../CCode_fft/fft.c:31) [92]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('temp', ../CCode_fft/fft.c:31) [92]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('temp', ../CCode_fft/fft.c:31) [92]  (8.23 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln33', ../CCode_fft/fft.c:33) of variable 'bitcast_ln33', ../CCode_fft/fft.c:33 on array 'img' [97]  (3.25 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
