Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep 25 16:50:08 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testwith1speed_wrapper_timing_summary_routed.rpt -pb testwith1speed_wrapper_timing_summary_routed.pb -rpx testwith1speed_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : testwith1speed_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3864)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11131)
5. checking no_input_delay (20)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3864)
---------------------------
 There are 3862 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testwith1speed_i/Switchmod_0/U0/o_signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: testwith1speed_i/UART_RX_100MHZ_1/U0/r_RX_DV_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11131)
----------------------------------------------------
 There are 11131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                11180          inf        0.000                      0                11180           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11180 Endpoints
Min Delay         11180 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.812ns  (logic 3.092ns (24.133%)  route 9.720ns (75.867%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.553     7.886    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.303     8.189 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390/O
                         net (fo=1, routed)           0.000     8.189    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     8.403 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181/O
                         net (fo=1, routed)           0.000     8.403    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181_n_0
    SLICE_X46Y70         MUXF8 (Prop_muxf8_I1_O)      0.088     8.491 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73/O
                         net (fo=3, routed)           0.959     9.450    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I5_O)        0.319     9.769 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_26/O
                         net (fo=2, routed)           1.432    11.201    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_26_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.325 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_9/O
                         net (fo=1, routed)           0.000    11.325    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[7]
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    11.563 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_5/O
                         net (fo=1, routed)           0.951    12.514    testwith1speed_i/TM_packet_sender_0/U0/in15[7]
    SLICE_X33Y67         LUT5 (Prop_lut5_I0_O)        0.298    12.812 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3/O
                         net (fo=1, routed)           0.000    12.812    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_3_n_0
    SLICE_X33Y67         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.445ns  (logic 3.092ns (24.845%)  route 9.353ns (75.155%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.553     7.886    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.303     8.189 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390/O
                         net (fo=1, routed)           0.000     8.189    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     8.403 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181/O
                         net (fo=1, routed)           0.000     8.403    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181_n_0
    SLICE_X46Y70         MUXF8 (Prop_muxf8_I1_O)      0.088     8.491 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73/O
                         net (fo=3, routed)           0.959     9.450    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.319     9.769 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.207    10.976    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.100 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_5/O
                         net (fo=1, routed)           0.000    11.100    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[4]
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I0_O)      0.238    11.338 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]_i_2/O
                         net (fo=1, routed)           0.809    12.147    testwith1speed_i/TM_packet_sender_0/U0/in15[4]
    SLICE_X31Y65         LUT5 (Prop_lut5_I0_O)        0.298    12.445 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    12.445    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[4]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.245ns  (logic 3.073ns (25.095%)  route 9.172ns (74.905%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.325     7.658    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.303     7.961 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_418/O
                         net (fo=1, routed)           0.000     7.961    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_418_n_0
    SLICE_X47Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.178 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_215/O
                         net (fo=1, routed)           0.000     8.178    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_215_n_0
    SLICE_X47Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     8.272 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_85/O
                         net (fo=3, routed)           1.117     9.389    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_85_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I5_O)        0.316     9.705 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_29/O
                         net (fo=3, routed)           1.075    10.780    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_29_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I3_O)        0.124    10.904 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_5/O
                         net (fo=1, routed)           0.000    10.904    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[5]
    SLICE_X35Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    11.116 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]_i_2/O
                         net (fo=1, routed)           0.830    11.946    testwith1speed_i/TM_packet_sender_0/U0/in15[5]
    SLICE_X32Y64         LUT5 (Prop_lut5_I0_O)        0.299    12.245 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    12.245    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_1_n_0
    SLICE_X32Y64         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.236ns  (logic 2.699ns (22.057%)  route 9.537ns (77.943%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.286     7.618    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X33Y72         LUT4 (Prop_lut4_I1_O)        0.303     7.921 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_224/O
                         net (fo=3, routed)           1.178     9.099    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_224_n_0
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.223 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_28/O
                         net (fo=1, routed)           0.430     9.653    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_28_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.777 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_14/O
                         net (fo=1, routed)           1.009    10.786    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_14_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I1_O)        0.124    10.910 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_6/O
                         net (fo=1, routed)           0.000    10.910    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_6_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    11.127 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]_i_2/O
                         net (fo=1, routed)           0.810    11.937    testwith1speed_i/TM_packet_sender_0/U0/in15[1]
    SLICE_X31Y66         LUT5 (Prop_lut5_I0_O)        0.299    12.236 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    12.236    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[1]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.236ns  (logic 2.892ns (23.635%)  route 9.344ns (76.365%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.553     7.886    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.303     8.189 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390/O
                         net (fo=1, routed)           0.000     8.189    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     8.403 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181/O
                         net (fo=1, routed)           0.000     8.403    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181_n_0
    SLICE_X46Y70         MUXF8 (Prop_muxf8_I1_O)      0.088     8.491 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73/O
                         net (fo=3, routed)           0.959     9.450    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.319     9.769 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.370    11.139    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.263 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_4/O
                         net (fo=1, routed)           0.637    11.900    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[2]
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    12.024 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2/O
                         net (fo=1, routed)           0.000    12.024    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[2]_i_2_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    12.236 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.236    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]_i_1_n_0
    SLICE_X32Y66         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.207ns  (logic 3.067ns (25.125%)  route 9.140ns (74.875%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.553     7.886    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.303     8.189 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390/O
                         net (fo=1, routed)           0.000     8.189    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_390_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I1_O)      0.214     8.403 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181/O
                         net (fo=1, routed)           0.000     8.403    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_181_n_0
    SLICE_X46Y70         MUXF8 (Prop_muxf8_I1_O)      0.088     8.491 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73/O
                         net (fo=3, routed)           0.959     9.450    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_73_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I1_O)        0.319     9.769 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13/O
                         net (fo=4, routed)           1.166    10.935    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[5]_i_13_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I0_O)        0.124    11.059 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_5/O
                         net (fo=1, routed)           0.000    11.059    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[3]
    SLICE_X33Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    11.271 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]_i_2/O
                         net (fo=1, routed)           0.637    11.908    testwith1speed_i/TM_packet_sender_0/U0/in15[3]
    SLICE_X31Y65         LUT5 (Prop_lut5_I0_O)        0.299    12.207 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    12.207    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.135ns  (logic 2.893ns (23.840%)  route 9.242ns (76.160%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.080     7.413    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X52Y70         LUT6 (Prop_lut6_I2_O)        0.303     7.716 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_393/O
                         net (fo=1, routed)           0.000     7.716    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_393_n_0
    SLICE_X52Y70         MUXF7 (Prop_muxf7_I0_O)      0.212     7.928 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_187/O
                         net (fo=1, routed)           0.000     7.928    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_187_n_0
    SLICE_X52Y70         MUXF8 (Prop_muxf8_I1_O)      0.094     8.022 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75/O
                         net (fo=2, routed)           1.175     9.196    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_75_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.316     9.512 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_12/O
                         net (fo=4, routed)           1.374    10.886    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[3]_i_12_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I3_O)        0.124    11.010 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_4/O
                         net (fo=1, routed)           0.788    11.799    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[0]
    SLICE_X31Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.923 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2/O
                         net (fo=1, routed)           0.000    11.923    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[0]_i_2_n_0
    SLICE_X31Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    12.135 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.135    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]_i_1_n_0
    SLICE_X31Y65         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 2.936ns (24.262%)  route 9.165ns (75.738%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT6=4 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         5.069     7.402    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X53Y70         LUT6 (Prop_lut6_I2_O)        0.303     7.705 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_408/O
                         net (fo=1, routed)           0.000     7.705    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[7]_i_408_n_0
    SLICE_X53Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     7.950 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_202/O
                         net (fo=1, routed)           0.000     7.950    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_202_n_0
    SLICE_X53Y70         MUXF8 (Prop_muxf8_I0_O)      0.104     8.054 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81/O
                         net (fo=3, routed)           1.222     9.276    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_81_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I1_O)        0.316     9.592 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10/O
                         net (fo=4, routed)           1.242    10.834    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_10_n_0
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124    10.958 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_4/O
                         net (fo=1, routed)           0.807    11.765    testwith1speed_i/TM_packet_sender_0/U0/p_0_out[6]
    SLICE_X32Y64         LUT6 (Prop_lut6_I1_O)        0.124    11.889 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2/O
                         net (fo=1, routed)           0.000    11.889    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte[6]_i_2_n_0
    SLICE_X32Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    12.101 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.101    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]_i_1_n_0
    SLICE_X32Y64         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.162ns  (logic 3.316ns (32.632%)  route 6.846ns (67.368%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 f  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         3.841     6.173    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.303     6.476 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_32/O
                         net (fo=1, routed)           0.000     6.476    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_32_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.856 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.856    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.090    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           0.639     7.958    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X31Y71         LUT3 (Prop_lut3_I2_O)        0.336     8.294 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3/O
                         net (fo=1, routed)           0.433     8.727    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I2_O)        0.326     9.053 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt[31]_i_1/O
                         net (fo=33, routed)          1.108    10.162    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt
    SLICE_X15Y68         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.162ns  (logic 3.316ns (32.632%)  route 6.846ns (67.368%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDRE                         0.000     0.000 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/C
    SLICE_X30Y65         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[1]/Q
                         net (fo=2, routed)           0.825     1.343    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg_n_0_[1]
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.999 r  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000     1.999    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_14_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.333 f  testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8/O[1]
                         net (fo=218, routed)         3.841     6.173    testwith1speed_i/TM_packet_sender_0/U0/o_TX_byte_reg[7]_i_8_n_6
    SLICE_X30Y67         LUT2 (Prop_lut2_I0_O)        0.303     6.476 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_32/O
                         net (fo=1, routed)           0.000     6.476    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state[2]_i_32_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.856 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000     6.856    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_19_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.973 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.973    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_10_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.090    testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_5_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  testwith1speed_i/TM_packet_sender_0/U0/FSM_sequential_state_reg[2]_i_4/CO[2]
                         net (fo=2, routed)           0.639     7.958    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt1
    SLICE_X31Y71         LUT3 (Prop_lut3_I2_O)        0.336     8.294 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3/O
                         net (fo=1, routed)           0.433     8.727    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt[31]_i_3_n_0
    SLICE_X31Y71         LUT5 (Prop_lut5_I2_O)        0.326     9.053 r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt[31]_i_1/O
                         net (fo=33, routed)          1.108    10.162    testwith1speed_i/TM_packet_sender_0/U0/bit_cnt
    SLICE_X15Y68         FDRE                                         r  testwith1speed_i/TM_packet_sender_0/U0/bit_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[185]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[185]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.164ns (75.889%)  route 0.052ns (24.111%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[185]/C
    SLICE_X42Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[185]/Q
                         net (fo=1, routed)           0.052     0.216    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[185]
    SLICE_X43Y69         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[185]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE                         0.000     0.000 r  testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]/C
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]/Q
                         net (fo=3, routed)           0.090     0.218    testwith1speed_i/Read1_100MHZ_0/U0/osc_cnt_reg[3]
    SLICE_X14Y53         FDRE                                         r  testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Pulse_Per_Second_100_0/U0/state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/Pulse_Per_Second_100_0/U0/o_pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE                         0.000     0.000 r  testwith1speed_i/Pulse_Per_Second_100_0/U0/state_reg/C
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/Pulse_Per_Second_100_0/U0/state_reg/Q
                         net (fo=3, routed)           0.078     0.219    testwith1speed_i/Pulse_Per_Second_100_0/U0/state
    SLICE_X3Y60          FDCE                                         r  testwith1speed_i/Pulse_Per_Second_100_0/U0/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[230]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[230]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.128ns (56.159%)  route 0.100ns (43.841%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[230]/C
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[230]/Q
                         net (fo=1, routed)           0.100     0.228    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[230]
    SLICE_X37Y75         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[230]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[174]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[174]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[174]/C
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[174]/Q
                         net (fo=1, routed)           0.103     0.231    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[174]
    SLICE_X55Y67         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[174]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[175]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[175]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.495%)  route 0.103ns (44.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[175]/C
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[175]/Q
                         net (fo=1, routed)           0.103     0.231    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[175]
    SLICE_X55Y67         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[175]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE                         0.000     0.000 r  testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[17]/C
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  testwith1speed_i/Read1_100MHZ_0/U0/A_buf_reg[17]/Q
                         net (fo=1, routed)           0.105     0.233    testwith1speed_i/Read1_100MHZ_0/U0/in17[42]
    SLICE_X6Y66          FDRE                                         r  testwith1speed_i/Read1_100MHZ_0/U0/BF_data_buf_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[107]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[107]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.141ns (59.641%)  route 0.095ns (40.359%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[107]/C
    SLICE_X45Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[107]/Q
                         net (fo=1, routed)           0.095     0.236    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[107]
    SLICE_X43Y69         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[107]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            testwith1speed_i/Write1_100MHZ_0/U0/write_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf_reg[11]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf_reg[11]/Q
                         net (fo=1, routed)           0.052     0.193    testwith1speed_i/Write1_100MHZ_0/U0/write_data_buf[11]
    SLICE_X8Y74          LUT5 (Prop_lut5_I3_O)        0.045     0.238 r  testwith1speed_i/Write1_100MHZ_0/U0/write_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.238    testwith1speed_i/Write1_100MHZ_0/U0/write_data[11]_i_1_n_0
    SLICE_X8Y74          FDPE                                         r  testwith1speed_i/Write1_100MHZ_0/U0/write_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[180]/C
                            (rising edge-triggered cell FDCE)
  Destination:            testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[180]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDCE                         0.000     0.000 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[180]/C
    SLICE_X53Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  testwith1speed_i/GNSS_Fetcher_mod_0/U0/gnss_data_buf_reg[180]/Q
                         net (fo=1, routed)           0.099     0.240    testwith1speed_i/GNSS_Sender_0/U0/i_gnss_data[180]
    SLICE_X54Y59         FDCE                                         r  testwith1speed_i/GNSS_Sender_0/U0/gnss_data_buf_reg[180]/D
  -------------------------------------------------------------------    -------------------





