// Seed: 697808906
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  wire id_3;
  wire id_4;
  assign module_2.id_1 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wire  id_7
);
  assign id_7 = -1;
  wire id_9 = id_5;
  logic id_10[-1 : 1 'b0];
  module_0 modCall_1 (
      id_7,
      id_5
  );
endmodule
module module_2 (
    output wire id_0,
    input  wor  id_1
);
  assign id_0 = id_1;
  logic [1 'h0 : -1  &&  1] id_3 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_1
  );
endmodule
