$version Generated by VerilatedVcd $end
$date Wed Mar 30 15:46:47 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  5 ) io_aluCtrl [4:0] $end
  $var wire 64 % io_oper_a [63:0] $end
  $var wire 64 ' io_oper_b [63:0] $end
  $var wire 64 * io_result [63:0] $end
  $var wire  1 , io_zero $end
  $var wire  1 $ reset $end
  $scope module Alu $end
   $var wire  1 # clock $end
   $var wire  5 ) io_aluCtrl [4:0] $end
   $var wire 64 % io_oper_a [63:0] $end
   $var wire 64 ' io_oper_b [63:0] $end
   $var wire 64 * io_result [63:0] $end
   $var wire  1 , io_zero $end
   $var wire 64 - res [63:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000000000000000000000000000000000000000000000000000000000000000 %
b0000000000000000000000000000000000000000000000000000000000000000 '
b00000 )
b0000000000000000000000000000000000000000000000000000000000000000 *
1,
b0000000000000000000000000000000000000000000000000000000000000000 -
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
b0000000000000000000000000000000000000000000000000000000000000001 %
#11
1#
#12
0#
b00001 )
b0000000000000000000000000000000000000000000000000000000000000001 *
0,
b0000000000000000000000000000000000000000000000000000000000000001 -
#13
1#
#14
0#
b00010 )
#15
1#
#16
0#
b00110 )
#17
1#
