PowerPlay Power Analyzer report for DE1_SOC_demo
Mon May 10 16:32:27 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. PowerPlay Power Analyzer Summary
  4. PowerPlay Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. VCCPD Supply Current Drawn by I/O Bank
 15. VCCPD Supply Current Drawn by Voltage
 16. Confidence Metric Details
 17. Signal Activities
 18. PowerPlay Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.41        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.3%      ;
;     Processor 3            ;  20.2%      ;
;     Processor 4            ;  20.2%      ;
;     Processor 5            ;  20.1%      ;
;     Processor 6            ;  20.1%      ;
;     Processor 7            ;  20.1%      ;
;     Processor 8            ;  20.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Summary                                                          ;
+----------------------------------------+--------------------------------------------------+
; PowerPlay Power Analyzer Status        ; Successful - Mon May 10 16:32:26 2021            ;
; Quartus Prime Version                  ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition      ;
; Revision Name                          ; DE1_SOC_demo                                     ;
; Top-level Entity Name                  ; DE1_SoC_top_level                                ;
; Family                                 ; Cyclone V                                        ;
; Device                                 ; 5CSEMA5F31C6                                     ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 563.87 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 96.56 mW                                         ;
; Core Static Thermal Power Dissipation  ; 419.72 mW                                        ;
; I/O Thermal Power Dissipation          ; 47.59 mW                                         ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; PowerPlay Power Analyzer Settings                                                                                                  ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                                     ; Setting                               ; Default Value ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                                      ; Off                                   ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                                ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                                    ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                                        ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                                  ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                                  ; On                                    ; On            ;
; Use Input Files                                                            ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                                         ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                                      ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                                    ; Off                                   ; Off           ;
; Device Power Characteristics                                               ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                                 ; On                                    ; On            ;
; Specified Junction Temperature                                             ; 25                                    ; 25            ;
; Ambient Temperature                                                        ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                                ; Off                                   ; Off           ;
; Board Temperature                                                          ; 25                                    ; 25            ;
; Enable HPS                                                                 ; Off                                   ; Off           ;
; Processor Frequency                                                        ; 0.0                                   ; 0.0           ;
+----------------------------------------------------------------------------+---------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                                                                                          ; Reason                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; KEY_N[0]                                                                                                                                                      ; No valid clock domain found ;
; KEY_N[1]                                                                                                                                                      ; No valid clock domain found ;
; KEY_N[2]                                                                                                                                                      ; No valid clock domain found ;
; KEY_N[3]                                                                                                                                                      ; No valid clock domain found ;
; SW[0]                                                                                                                                                         ; No valid clock domain found ;
; SW[1]                                                                                                                                                         ; No valid clock domain found ;
; SW[2]                                                                                                                                                         ; No valid clock domain found ;
; SW[3]                                                                                                                                                         ; No valid clock domain found ;
; SW[4]                                                                                                                                                         ; No valid clock domain found ;
; SW[5]                                                                                                                                                         ; No valid clock domain found ;
; SW[6]                                                                                                                                                         ; No valid clock domain found ;
; SW[7]                                                                                                                                                         ; No valid clock domain found ;
; SW[8]                                                                                                                                                         ; No valid clock domain found ;
; SW[9]                                                                                                                                                         ; No valid clock domain found ;
; DRAM_DQ[15]                                                                                                                                                   ; No valid clock domain found ;
; HPS_CONV_USB_N                                                                                                                                                ; No valid clock domain found ;
; HPS_ENET_INT_N                                                                                                                                                ; No valid clock domain found ;
; HPS_ENET_MDIO                                                                                                                                                 ; No valid clock domain found ;
; HPS_FLASH_DATA[0]                                                                                                                                             ; No valid clock domain found ;
; HPS_FLASH_DATA[1]                                                                                                                                             ; No valid clock domain found ;
; HPS_FLASH_DATA[2]                                                                                                                                             ; No valid clock domain found ;
; HPS_FLASH_DATA[3]                                                                                                                                             ; No valid clock domain found ;
; HPS_GSENSOR_INT                                                                                                                                               ; No valid clock domain found ;
; HPS_I2C_CONTROL                                                                                                                                               ; No valid clock domain found ;
; HPS_I2C1_SCLK                                                                                                                                                 ; No valid clock domain found ;
; HPS_I2C1_SDAT                                                                                                                                                 ; No valid clock domain found ;
; HPS_I2C2_SCLK                                                                                                                                                 ; No valid clock domain found ;
; HPS_I2C2_SDAT                                                                                                                                                 ; No valid clock domain found ;
; HPS_KEY_N                                                                                                                                                     ; No valid clock domain found ;
; HPS_LED                                                                                                                                                       ; No valid clock domain found ;
; HPS_LTC_GPIO                                                                                                                                                  ; No valid clock domain found ;
; HPS_SD_CMD                                                                                                                                                    ; No valid clock domain found ;
; HPS_SD_DATA[0]                                                                                                                                                ; No valid clock domain found ;
; HPS_SD_DATA[1]                                                                                                                                                ; No valid clock domain found ;
; HPS_SD_DATA[2]                                                                                                                                                ; No valid clock domain found ;
; HPS_SD_DATA[3]                                                                                                                                                ; No valid clock domain found ;
; HPS_SPIM_SS                                                                                                                                                   ; No valid clock domain found ;
; HPS_USB_DATA[0]                                                                                                                                               ; No valid clock domain found ;
; HPS_USB_DATA[1]                                                                                                                                               ; No valid clock domain found ;
; HPS_USB_DATA[2]                                                                                                                                               ; No valid clock domain found ;
; HPS_USB_DATA[3]                                                                                                                                               ; No valid clock domain found ;
; HPS_USB_DATA[4]                                                                                                                                               ; No valid clock domain found ;
; HPS_USB_DATA[5]                                                                                                                                               ; No valid clock domain found ;
; HPS_USB_DATA[6]                                                                                                                                               ; No valid clock domain found ;
; HPS_USB_DATA[7]                                                                                                                                               ; No valid clock domain found ;
; DRAM_DQ[0]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[1]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[2]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[3]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[4]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[5]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[6]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[7]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[8]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[9]                                                                                                                                                    ; No valid clock domain found ;
; DRAM_DQ[10]                                                                                                                                                   ; No valid clock domain found ;
; DRAM_DQ[11]                                                                                                                                                   ; No valid clock domain found ;
; DRAM_DQ[12]                                                                                                                                                   ; No valid clock domain found ;
; DRAM_DQ[13]                                                                                                                                                   ; No valid clock domain found ;
; DRAM_DQ[14]                                                                                                                                                   ; No valid clock domain found ;
; HPS_ENET_RX_DATA[0]                                                                                                                                           ; No valid clock domain found ;
; HPS_ENET_RX_DATA[1]                                                                                                                                           ; No valid clock domain found ;
; HPS_ENET_RX_DATA[2]                                                                                                                                           ; No valid clock domain found ;
; HPS_ENET_RX_DATA[3]                                                                                                                                           ; No valid clock domain found ;
; HPS_ENET_RX_CLK                                                                                                                                               ; No valid clock domain found ;
; HPS_ENET_RX_DV                                                                                                                                                ; No valid clock domain found ;
; HPS_SPIM_MISO                                                                                                                                                 ; No valid clock domain found ;
; HPS_UART_RX                                                                                                                                                   ; No valid clock domain found ;
; HPS_USB_CLKOUT                                                                                                                                                ; No valid clock domain found ;
; HPS_USB_DIR                                                                                                                                                   ; No valid clock domain found ;
; HPS_USB_NXT                                                                                                                                                   ; No valid clock domain found ;
; HPS_DDR3_RZQ                                                                                                                                                  ; No valid clock domain found ;
; CLOCK_50                                                                                                                                                      ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7                                           ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                    ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]                                                                    ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                    ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                            ; No valid clock domain found ;
; soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]~CLKENA0                                                            ; No valid clock domain found ;
; soc_system1:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 ; No valid clock domain found ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+------------------------------------------------------------------------------+
; Operating Conditions Used                                                    ;
+--------------------------------------------------+---------------------------+
; Setting                                          ; Value                     ;
+--------------------------------------------------+---------------------------+
; Device power characteristics                     ; Typical                   ;
;                                                  ;                           ;
; Voltages                                         ;                           ;
;     VCC                                          ; 1.10 V                    ;
;     VCCA_FPLL                                    ; 2.50 V                    ;
;     VCCPGM                                       ; 1.80 V                    ;
;     VCCBAT                                       ; 1.20 V                    ;
;     VCCE_GXB                                     ; 1.10 V                    ;
;     VCCL_GXB                                     ; 1.10 V                    ;
;     VCCH_GXB                                     ; 2.50 V                    ;
;     VCCAUX                                       ; 2.50 V                    ;
;     VCC_HPS                                      ; 1.10 V                    ;
;     VCCRSTCLK_HPS                                ; 1.80 V                    ;
;     VCCPLL_HPS                                   ; 2.50 V                    ;
;     VCCAUX_SHARED                                ; 2.50 V                    ;
;     3.3-V LVTTL I/O Standard                     ; 3.3 V                     ;
;     SSTL-15 Class I I/O Standard                 ; 1.5 V                     ;
;     Differential 1.5-V SSTL Class I I/O Standard ; 1.5 V                     ;
;                                                  ;                           ;
; Auto computed junction temperature               ; 27.5 degrees Celsius      ;
;     Ambient temperature                          ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance          ; 2.30 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance         ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance      ; 2.10 degrees Celsius/Watt ;
;                                                  ;                           ;
; Board model used                                 ; None                      ;
+--------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                                              ;
+---------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type                            ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; M10K block                            ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; DSP block                             ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; DLL                                   ; 10.48 mW                          ; 10.48 mW                    ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Combinational cell                    ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Register cell                         ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; MLAB cell                             ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; Double data rate I/O input circuitry  ; 28.65 mW                          ; 28.65 mW                    ; --                             ; 0.00 mW                       ;  100.000                                                  ;
; Double data rate I/O output circuitry ; 5.66 mW                           ; 5.66 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; DQS pin delay chain                   ; 60.48 mW                          ; 60.48 mW                    ; --                             ; 0.00 mW                       ;  800.000                                                  ;
; HPS-to-FPGA interface                 ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; IR FIFO USERDES Block                 ; 25.60 mW                          ; 25.60 mW                    ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                                   ; 3.49 mW                           ; 0.00 mW                     ; 3.49 mW                        ; 0.00 mW                       ;   41.202                                                  ;
; PLL                                   ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
+---------------------------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                         ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE1_SoC_top_level                                                                                                                 ; 134.37 mW (3.49 mW)                  ; 130.88 mW (0.00 mW)             ; 3.49 mW (3.49 mW)                 ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     |hard_block:auto_generated_inst                                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     |soc_system1:soc_system_inst                                                                                                   ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |soc_system1_hps_0:hps_0                                                                                                   ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |soc_system1_hps_0_fpga_interfaces:fpga_interfaces                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;             |soc_system1_hps_0_hps_io:hps_io                                                                                       ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                 |soc_system1_hps_0_hps_io_border:border                                                                            ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                     |hps_sdram:hps_sdram_inst                                                                                      ; 130.88 mW (0.00 mW)                  ; 130.88 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |altera_mem_if_dll_cyclonev:dll                                                                            ; 10.48 mW (10.48 mW)                  ; 10.48 mW (10.48 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                         |altera_mem_if_oct_cyclonev:oct                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                         |hps_sdram_p0:p0                                                                                           ; 120.40 mW (0.00 mW)                  ; 120.40 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                             |hps_sdram_p0_acv_hard_memphy:umemphy                                                                  ; 120.40 mW (0.00 mW)                  ; 120.40 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                                 |hps_sdram_p0_acv_ldc:memphy_ldc                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                                 |hps_sdram_p0_acv_hard_io_pads:uio_pads                                                            ; 120.40 mW (0.00 mW)                  ; 120.40 mW (0.00 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                              ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                  ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                              ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                  ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                              ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                  ;
;                                     |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                ; 28.68 mW (0.00 mW)                   ; 28.68 mW (0.00 mW)              ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                                                                                              ;
;                                         |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                               ; 28.68 mW (28.68 mW)                  ; 28.68 mW (28.68 mW)             ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                                                                                                  ;
;                                     |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                            ; 5.66 mW (0.00 mW)                    ; 5.66 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                                                                                                                                                                                                                                           ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                                                                                                                                                                          ;
;                                         |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                                                                                                            ;
;                                         |altddio_out:clock_gen[0].umem_ck_pad                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                                                                                                     ;
;                                             |ddio_out_uqe:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                                                                                                                         ;
;                                         |hps_sdram_p0_generic_ddio:uaddress_pad                                                    ; 3.40 mW (3.40 mW)                    ; 3.40 mW (3.40 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                                                                                                                                   ;
;                                         |hps_sdram_p0_generic_ddio:ubank_pad                                                       ; 0.68 mW (0.68 mW)                    ; 0.68 mW (0.68 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                                                                                                                                      ;
;                                         |hps_sdram_p0_generic_ddio:ucmd_pad                                                        ; 1.36 mW (1.36 mW)                    ; 1.36 mW (1.36 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                                                                                                                                       ;
;                                         |hps_sdram_p0_generic_ddio:ureset_n_pad                                                    ; 0.23 mW (0.23 mW)                    ; 0.23 mW (0.23 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                                                                                                                                   ;
;                                 |uread_datapath                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|uread_datapath                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                 |ureset                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|ureset                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |hps_sdram_pll:pll                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                         |pll0                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|pll0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         |soc_system1_mm_interconnect_0:mm_interconnect_0                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |soc_system1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|soc_system1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;             |soc_system1_mm_interconnect_0_cmd_mux:cmd_mux                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                 |altera_merlin_arbitrator:arb                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|soc_system1_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                 |altera_merlin_address_alignment:align_address_to_size                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |soc_system1_mm_interconnect_0_router:router                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|soc_system1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             |soc_system1_mm_interconnect_0_router:router_001                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|soc_system1_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |soc_system1_mm_interconnect_0_router_002:router_002                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|soc_system1_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;             |soc_system1_mm_interconnect_0_rsp_demux:rsp_demux                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|soc_system1_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:slam_0_avalon_slave_0_agent                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slam_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slam_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rdata_fifo                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;             |altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rsp_fifo                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slam_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                 |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                     |altera_merlin_address_alignment:align_address_to_size                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                                                           ;
;                     |altera_merlin_burst_adapter_min:the_min                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |altera_merlin_burst_adapter_subtractor:ab_sub                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                                                                                                                                                                                                                                                                                           ;
;                         |altera_merlin_burst_adapter_subtractor:ac_sub                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                                                                                                                                                                                                                           ;
;                         |altera_merlin_burst_adapter_subtractor:bc_sub                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                                                                                                                                                                                                                                           ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                                                                                                                                                                                                           ;
;                         |altera_merlin_burst_adapter_subtractor:db_sub                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub                                                                                                                                                                                                                                                                                                                           ;
;                         |altera_merlin_burst_adapter_subtractor:dc_sub                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:slam_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub                                                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_translator:slam_0_avalon_slave_0_translator                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slam_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |soc_system1_pll_0:pll_0                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |altera_pll:altera_pll_i                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|soc_system1_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |altera_reset_controller:rst_controller                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         |slam_avalon:slam_0                                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;             |slam:slam_module                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                 |map_handler:map_handler_module                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                     |coord_transform:coord_transform_module                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                         |float_add_sub:diff_x_sub                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                             |alt_add_sub:altfp_add_sub                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                                 |alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                                                                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub1                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub2                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub3                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_45g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub6                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_2lh:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_l5g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8|add_sub_l5g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub9                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |altshift_taps:data_exp_dffe1_rtl_0                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                                                                                                           ;
;                                         |shift_taps_8uv:auto_generated                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated                                                                                                                                                                                                                                                                                                             ;
;                                             |altsyncram_9fc1:altsyncram4                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_9fc1:altsyncram4                                                                                                                                                                                                                                                                                 ;
;                                             |cntr_ohf:cntr1                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                              ;
;                                             |cntr_b1h:cntr5                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                                                                              ;
;                                     |alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                                       ;
;                                         |alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                         ;
;                                         |alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                         ;
;                                     |alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                                       ;
;                                         |alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                         ;
;                                                     |alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                                                                               ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                         ;
;                                         |alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                                                                                                                                         ;
;                                     |lpm_compare:trailing_zeros_limit_comparator                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                                  ;
;                                         |cmpr_pjh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                                                                                                                                                          ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_x_sub|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |float_add_sub:diff_y_sub                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                             |alt_add_sub:altfp_add_sub                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                                 |alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                                                                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub1                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub2                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub3                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_45g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub6                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_2lh:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_l5g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8|add_sub_l5g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |lpm_add_sub:add_sub9                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                              ;
;                                     |altshift_taps:data_exp_dffe1_rtl_0                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                                                                                                           ;
;                                         |shift_taps_8uv:auto_generated                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated                                                                                                                                                                                                                                                                                                             ;
;                                             |altsyncram_9fc1:altsyncram4                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_9fc1:altsyncram4                                                                                                                                                                                                                                                                                 ;
;                                             |cntr_ohf:cntr1                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                              ;
;                                             |cntr_b1h:cntr5                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                                                                              ;
;                                     |alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                                       ;
;                                         |alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                         ;
;                                         |alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                         ;
;                                     |alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                                       ;
;                                         |alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                         ;
;                                                     |alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                                                                               ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                         ;
;                                         |alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                                                                                                                                                                                                                                             ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                         ;
;                                             |alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                                                                                                                                                                                                   ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                                                                                                                                         ;
;                                     |lpm_compare:trailing_zeros_limit_comparator                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                                  ;
;                                         |cmpr_pjh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                                                                                                                                                          ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:diff_y_sub|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |float_add_sub:new_x_adder                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |alt_add_sub:altfp_add_sub                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                                                                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub1                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub2                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub3                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_45g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub6                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_2lh:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_l5g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8|add_sub_l5g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub9                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |altshift_taps:data_exp_dffe1_rtl_0                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                                                                                                          ;
;                                         |shift_taps_8uv:auto_generated                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated                                                                                                                                                                                                                                                                                                            ;
;                                             |altsyncram_9fc1:altsyncram4                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_9fc1:altsyncram4                                                                                                                                                                                                                                                                                ;
;                                             |cntr_ohf:cntr1                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                             ;
;                                             |cntr_b1h:cntr5                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                                                                             ;
;                                     |alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                                               ;
;                                     |alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                                      ;
;                                         |alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                        ;
;                                         |alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                        ;
;                                     |alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                                               ;
;                                     |alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                                      ;
;                                         |alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                        ;
;                                                     |alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                                                                              ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                        ;
;                                         |alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                                                                                                                                        ;
;                                     |lpm_compare:trailing_zeros_limit_comparator                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                                 ;
;                                         |cmpr_pjh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                                                                                                                                                         ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_x_adder|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                         |float_add_sub:new_y_adder                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |alt_add_sub:altfp_add_sub                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                                                                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub1                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub2                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_75g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub3                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_45g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_r6j:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub6                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_2lh:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_l5g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8|add_sub_l5g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:add_sub9                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                                                                        ;
;                                         |add_sub_64g:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                                                                                                                                                                             ;
;                                     |altshift_taps:data_exp_dffe1_rtl_0                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                                                                                                          ;
;                                         |shift_taps_8uv:auto_generated                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated                                                                                                                                                                                                                                                                                                            ;
;                                             |altsyncram_9fc1:altsyncram4                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_9fc1:altsyncram4                                                                                                                                                                                                                                                                                ;
;                                             |cntr_ohf:cntr1                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                             ;
;                                             |cntr_b1h:cntr5                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_8uv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                                                                             ;
;                                     |alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                                                               ;
;                                     |alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                                      ;
;                                         |alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                        ;
;                                         |alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                                                                                                        ;
;                                     |alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                                                               ;
;                                     |alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                                      ;
;                                         |alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                        ;
;                                                     |alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31                                                                              ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                        ;
;                                         |alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                                                                                                                                                                                                                                            ;
;                                             |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                                                                                                        ;
;                                             |alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                                                                                                                                                                                                  ;
;                                                 |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                                                                                                                                        ;
;                                                 |alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                                                                                                                                        ;
;                                     |lpm_compare:trailing_zeros_limit_comparator                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                                 ;
;                                         |cmpr_pjh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                                                                                                                                                         ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_add_sub:new_y_adder|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                         |float_multiplier:tempx_cos_mult                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |alt_float_mult:altfp_mult                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                 |alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                                                                                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:exp_add_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_odi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_adj_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_4ug:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_bias_subtr                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                            ;
;                                         |add_sub_idg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                                 ;
;                                     |lpm_mult:man_product2_mult                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                            ;
;                                         |mult_6ct:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                                                                                    ;
;                                     |lpm_add_sub:man_round_adder                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_gjg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                                                                                                                                                ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                         |float_multiplier:tempx_sin_mult                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |alt_float_mult:altfp_mult                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                 |alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                                                                                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:exp_add_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_odi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_adj_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_4ug:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_bias_subtr                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                            ;
;                                         |add_sub_idg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                                 ;
;                                     |lpm_mult:man_product2_mult                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                            ;
;                                         |mult_6ct:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                                                                                    ;
;                                     |lpm_add_sub:man_round_adder                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_gjg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                                                                                                                                                ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                         |float_multiplier:tempy_cos_mult                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |alt_float_mult:altfp_mult                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                 |alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                                                                                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:exp_add_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_odi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_adj_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_4ug:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_bias_subtr                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                            ;
;                                         |add_sub_idg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                                 ;
;                                     |lpm_mult:man_product2_mult                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                            ;
;                                         |mult_6ct:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                                                                                    ;
;                                     |lpm_add_sub:man_round_adder                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_gjg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                                                                                                                                                ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                         |float_multiplier:tempy_sin_mult                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |alt_float_mult:altfp_mult                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                                 |alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                                                                                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:exp_add_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_odi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_adj_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                             ;
;                                         |add_sub_4ug:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:exp_bias_subtr                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                            ;
;                                         |add_sub_idg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                                 ;
;                                     |lpm_mult:man_product2_mult                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                            ;
;                                         |mult_6ct:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                                                                                    ;
;                                     |lpm_add_sub:man_round_adder                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_gjg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                                                                                                                                                ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                     |my_register:cos_theta_register                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:cos_theta_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                     |my_register:ct_x_register                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:ct_x_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                     |my_register:ct_y_register                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:ct_y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                     |my_register:ct_z_register                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:ct_z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                     |my_register:diff_x_register                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:diff_x_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                     |my_register:diff_y_register                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:diff_y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                     |my_register_unsigned:increment_map_size                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register_unsigned:increment_map_size                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;                     |map_transform_fsm:map_cord_transf_control                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_transform_fsm:map_cord_transf_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                     |map_handler_fsm:map_handler_control                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_handler_fsm:map_handler_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                     |map_init_fsm:map_init_control                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                     |map_update_fsm:map_update_control                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                         |quadrant_to_map_fsm:vq2map_module                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                             |my_register:j_X_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:j_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                             |my_register:j_Y_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:j_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                             |my_register:j_Z_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:j_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                             |my_register:map_size_register                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:map_size_register                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                             |map_neighbour_detector:neighbour_detector_module                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                 |float_add_sub:diff_x_sub                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_add_sub:altfp_add_sub                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub                                                                                                                                                                                                                                                                                                                                                                      ;
;                                         |alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                                                                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub1                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_75g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub2                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_75g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub3                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_45g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub4                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_r6j:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub5                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_r6j:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub6                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_64g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub7                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_2lh:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub8                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_l5g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8|add_sub_l5g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub9                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_64g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |altshift_taps:data_exp_dffe1_rtl_0                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                             ;
;                                                 |shift_taps_7uv:auto_generated                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated                                                                                                                                                                                                                               ;
;                                                     |altsyncram_7fc1:altsyncram4                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|altsyncram_7fc1:altsyncram4                                                                                                                                                                                                   ;
;                                                     |cntr_ohf:cntr1                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                ;
;                                                     |cntr_b1h:cntr5                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                ;
;                                             |alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                  ;
;                                             |alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                                 |alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                             |alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                  ;
;                                             |alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                             |alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31 ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                 |alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                                                           ;
;                                             |lpm_compare:trailing_zeros_limit_comparator                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                    ;
;                                                 |cmpr_pjh:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                                                                            ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_x_sub|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                           ;
;                                 |float_add_sub:diff_y_sub                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_add_sub:altfp_add_sub                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub                                                                                                                                                                                                                                                                                                                                                                      ;
;                                         |alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                                                                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub1                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_75g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub2                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_75g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub3                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_45g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub4                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_r6j:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub5                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_r6j:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub6                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_64g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub7                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_2lh:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub8                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_l5g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8|add_sub_l5g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub9                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_64g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |altshift_taps:data_exp_dffe1_rtl_0                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                             ;
;                                                 |shift_taps_7uv:auto_generated                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated                                                                                                                                                                                                                               ;
;                                                     |altsyncram_7fc1:altsyncram4                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|altsyncram_7fc1:altsyncram4                                                                                                                                                                                                   ;
;                                                     |cntr_ohf:cntr1                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                ;
;                                                     |cntr_b1h:cntr5                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                ;
;                                             |alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                  ;
;                                             |alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                                 |alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                             |alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                  ;
;                                             |alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                             |alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31 ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                 |alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                                                           ;
;                                             |lpm_compare:trailing_zeros_limit_comparator                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                    ;
;                                                 |cmpr_pjh:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                                                                            ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_y_sub|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                           ;
;                                 |float_add_sub:diff_z_sub                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_add_sub:altfp_add_sub                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub                                                                                                                                                                                                                                                                                                                                                                      ;
;                                         |alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component                                                                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub1                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_75g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub1|add_sub_75g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub2                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_75g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub2|add_sub_75g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub3                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_45g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub3|add_sub_45g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub4                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_r6j:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub4|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub5                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_r6j:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub5|add_sub_r6j:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub6                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_64g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub6|add_sub_64g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub7                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_2lh:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub7|add_sub_2lh:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub8                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_l5g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub8|add_sub_l5g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |lpm_add_sub:add_sub9                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                           ;
;                                                 |add_sub_64g:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_add_sub:add_sub9|add_sub_64g:auto_generated                                                                                                                                                                                                                                                ;
;                                             |altshift_taps:data_exp_dffe1_rtl_0                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0                                                                                                                                                                                                                                                             ;
;                                                 |shift_taps_7uv:auto_generated                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated                                                                                                                                                                                                                               ;
;                                                     |altsyncram_7fc1:altsyncram4                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|altsyncram_7fc1:altsyncram4                                                                                                                                                                                                   ;
;                                                     |cntr_ohf:cntr1                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                ;
;                                                     |cntr_b1h:cntr5                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|altshift_taps:data_exp_dffe1_rtl_0|shift_taps_7uv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                ;
;                                             |alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                  ;
;                                             |alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6v7:altpriority_encoder14                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_bv7:altpriority_encoder12|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder15                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_r08:altpriority_encoder10|alt_add_sub_altpriority_encoder_be8:altpriority_encoder13|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                                 |alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder22|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder20                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_qb6:leading_zeroes_cnt|alt_add_sub_altpriority_encoder_rf8:altpriority_encoder11|alt_add_sub_altpriority_encoder_be8:altpriority_encoder23|alt_add_sub_altpriority_encoder_6e8:altpriority_encoder21                                                           ;
;                                             |alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                  ;
;                                             |alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                         ;
;                                                 |alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                             |alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28|alt_add_sub_altpriority_encoder_nh8:altpriority_encoder31 ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder26|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_fj8:altpriority_encoder24|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder27|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                 |alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25                                                                                                                                                                               ;
;                                                     |alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder28                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_vh8:altpriority_encoder32|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder29                                                           ;
;                                                     |alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33                                                                                                                     ;
;                                                         |alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_qh8:altpriority_encoder34                                                           ;
;                                                         |alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|alt_add_sub_altpriority_encoder_e48:trailing_zeros_cnt|alt_add_sub_altpriority_encoder_f48:altpriority_encoder25|alt_add_sub_altpriority_encoder_v28:altpriority_encoder33|alt_add_sub_altpriority_encoder_q28:altpriority_encoder35                                                           ;
;                                             |lpm_compare:trailing_zeros_limit_comparator                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                    ;
;                                                 |cmpr_pjh:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|alt_add_sub:altfp_add_sub|alt_add_sub_altfp_add_sub_s4l:alt_add_sub_altfp_add_sub_s4l_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_pjh:auto_generated                                                                                                                                                                                                                            ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_add_sub:diff_z_sub|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                           ;
;                                 |float_comparator:x_comparator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                     |alt_float_comp:altfp_comp                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp                                                                                                                                                                                                                                                                                                                                                                 ;
;                                         |alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component                                                                                                                                                                                                                                                                                     ;
;                                             |lpm_compare:cmpr1                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr1|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr2                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr2|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr3                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr3|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr4                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_1mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr4|cmpr_1mj:auto_generated                                                                                                                                                                                                                                           ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:x_comparator|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                      ;
;                                 |float_comparator:y_comparator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                     |alt_float_comp:altfp_comp                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp                                                                                                                                                                                                                                                                                                                                                                 ;
;                                         |alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component                                                                                                                                                                                                                                                                                     ;
;                                             |lpm_compare:cmpr1                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr1|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr2                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr2|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr3                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr3|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr4                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_1mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr4|cmpr_1mj:auto_generated                                                                                                                                                                                                                                           ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:y_comparator|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                      ;
;                                 |float_comparator:z_comparator                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator                                                                                                                                                                                                                                                                                                                                                                                           ;
;                                     |alt_float_comp:altfp_comp                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp                                                                                                                                                                                                                                                                                                                                                                 ;
;                                         |alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component                                                                                                                                                                                                                                                                                     ;
;                                             |lpm_compare:cmpr1                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr1|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr2                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr2|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr3                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_2mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr3|cmpr_2mj:auto_generated                                                                                                                                                                                                                                           ;
;                                             |lpm_compare:cmpr4                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                   ;
;                                                 |cmpr_1mj:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|alt_float_comp:altfp_comp|alt_float_comp_altfp_compare_snc:alt_float_comp_altfp_compare_snc_component|lpm_compare:cmpr4|cmpr_1mj:auto_generated                                                                                                                                                                                                                                           ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|map_neighbour_detector:neighbour_detector_module|float_comparator:z_comparator|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                      ;
;                             |my_register:quadrant_size_register                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:quadrant_size_register                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |scale_convert2float:sc2f_x                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                 |float_divisor:FP_DIVISOR                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;                                     |alt_float_div:altfp_div                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div                                                                                                                                                                                                                                                                                                                                                                                              ;
;                                         |alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                                                                                                                                                                                                                                                                                                            ;
;                                             |alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                                                                                                                                                                                                                                             ;
;                                                 |lpm_mult:a1_prod                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                            ;
;                                                     |mult_tbt:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated                                                                                                                                                                                                                                    ;
;                                                 |altsyncram:altsyncram3                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                      ;
;                                                     |altsyncram_fkr3:auto_generated                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fkr3:auto_generated                                                                                                                                                                                                                       ;
;                                                 |lpm_mult:b1_prod                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                            ;
;                                                     |mult_rbt:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated                                                                                                                                                                                                                                    ;
;                                                 |lpm_add_sub:bias_addition                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                   ;
;                                                     |add_sub_mhi:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                                                        ;
;                                                 |lpm_compare:cmpr2                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                           ;
;                                                     |cmpr_gsh:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2|cmpr_gsh:auto_generated                                                                                                                                                                                                                                   ;
;                                                 |altshift_taps:exp_result_dffe_0_rtl_0                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                       ;
;                                                     |shift_taps_usv:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated                                                                                                                                                                                                         ;
;                                                         |altsyncram_lcc1:altsyncram4                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|altsyncram_lcc1:altsyncram4                                                                                                                                                                             ;
;                                                         |cntr_phf:cntr1                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                          ;
;                                                         |cntr_d1h:cntr5                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                          ;
;                                                 |lpm_add_sub:exp_sub                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                         ;
;                                                     |add_sub_3mh:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                                              ;
;                                                 |lpm_mult:q_partial_0                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                        ;
;                                                     |mult_4ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated                                                                                                                                                                                                                                ;
;                                                 |lpm_mult:q_partial_1                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                        ;
;                                                     |mult_4ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated                                                                                                                                                                                                                                ;
;                                                 |lpm_add_sub:quotient_process                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                ;
;                                                     |add_sub_eng:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_eng:auto_generated                                                                                                                                                                                                                     ;
;                                                 |lpm_mult:remainder_mult_0                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                   ;
;                                                     |mult_2ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated                                                                                                                                                                                                                           ;
;                                                 |lpm_add_sub:remainder_sub_0                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                 ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                 |int2float:INT2FP_CONVERTER                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                     |alt_int2float_convert:int2float_module                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module                                                                                                                                                                                                                                                                                                                                                                             ;
;                                         |alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component                                                                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub1                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_ori:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_ori:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub3                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                              ;
;                                             |lpm_add_sub:add_sub6                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_iaj:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_iaj:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub7                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_iaj:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7|add_sub_iaj:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub8                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_cqi:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_cqi:auto_generated                                                                                                                                                                                                                                   ;
;                                             |alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                        ;
;                                             |alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                ;
;                                                 |alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                             ;
;                                                     |alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                         ;
;                                                         |alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19     ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20     ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                                                                         ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13     ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14     ;
;                                                 |alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                            ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                                                                        ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13    ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14    ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                                                                        ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13    ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14    ;
;                                             |lpm_compare:cmpr4                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                 ;
;                                                 |cmpr_3rh:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_3rh:auto_generated                                                                                                                                                                                                                                         ;
;                             |scale_convert2float:sc2f_y                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                 |float_divisor:FP_DIVISOR                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;                                     |alt_float_div:altfp_div                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div                                                                                                                                                                                                                                                                                                                                                                                              ;
;                                         |alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                                                                                                                                                                                                                                                                                                            ;
;                                             |alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                                                                                                                                                                                                                                             ;
;                                                 |lpm_mult:a1_prod                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                            ;
;                                                     |mult_tbt:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated                                                                                                                                                                                                                                    ;
;                                                 |altsyncram:altsyncram3                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                      ;
;                                                     |altsyncram_fkr3:auto_generated                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fkr3:auto_generated                                                                                                                                                                                                                       ;
;                                                 |lpm_mult:b1_prod                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                            ;
;                                                     |mult_rbt:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated                                                                                                                                                                                                                                    ;
;                                                 |lpm_add_sub:bias_addition                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                   ;
;                                                     |add_sub_mhi:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                                                        ;
;                                                 |lpm_compare:cmpr2                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                           ;
;                                                     |cmpr_gsh:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2|cmpr_gsh:auto_generated                                                                                                                                                                                                                                   ;
;                                                 |altshift_taps:exp_result_dffe_0_rtl_0                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                       ;
;                                                     |shift_taps_usv:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated                                                                                                                                                                                                         ;
;                                                         |altsyncram_lcc1:altsyncram4                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|altsyncram_lcc1:altsyncram4                                                                                                                                                                             ;
;                                                         |cntr_phf:cntr1                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                          ;
;                                                         |cntr_d1h:cntr5                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                          ;
;                                                 |lpm_add_sub:exp_sub                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                         ;
;                                                     |add_sub_3mh:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                                              ;
;                                                 |lpm_mult:q_partial_0                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                        ;
;                                                     |mult_4ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated                                                                                                                                                                                                                                ;
;                                                 |lpm_mult:q_partial_1                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                        ;
;                                                     |mult_4ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated                                                                                                                                                                                                                                ;
;                                                 |lpm_add_sub:quotient_process                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                ;
;                                                     |add_sub_eng:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_eng:auto_generated                                                                                                                                                                                                                     ;
;                                                 |lpm_mult:remainder_mult_0                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                   ;
;                                                     |mult_2ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated                                                                                                                                                                                                                           ;
;                                                 |lpm_add_sub:remainder_sub_0                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                 ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                 |int2float:INT2FP_CONVERTER                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                     |alt_int2float_convert:int2float_module                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module                                                                                                                                                                                                                                                                                                                                                                             ;
;                                         |alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component                                                                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub1                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_ori:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_ori:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub3                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                              ;
;                                             |lpm_add_sub:add_sub6                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_iaj:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_iaj:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub7                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_iaj:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7|add_sub_iaj:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub8                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_cqi:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_cqi:auto_generated                                                                                                                                                                                                                                   ;
;                                             |alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                        ;
;                                             |alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                ;
;                                                 |alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                             ;
;                                                     |alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                         ;
;                                                         |alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19     ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20     ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                                                                         ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13     ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14     ;
;                                                 |alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                            ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                                                                        ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13    ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14    ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                                                                        ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13    ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14    ;
;                                             |lpm_compare:cmpr4                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                 ;
;                                                 |cmpr_3rh:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_3rh:auto_generated                                                                                                                                                                                                                                         ;
;                             |scale_convert2float:sc2f_z                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                 |float_divisor:FP_DIVISOR                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;                                     |alt_float_div:altfp_div                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div                                                                                                                                                                                                                                                                                                                                                                                              ;
;                                         |alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                                                                                                                                                                                                                                                                                                            ;
;                                             |alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                                                                                                                                                                                                                                             ;
;                                                 |lpm_mult:a1_prod                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                            ;
;                                                     |mult_tbt:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated                                                                                                                                                                                                                                    ;
;                                                 |altsyncram:altsyncram3                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                      ;
;                                                     |altsyncram_fkr3:auto_generated                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fkr3:auto_generated                                                                                                                                                                                                                       ;
;                                                 |lpm_mult:b1_prod                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                            ;
;                                                     |mult_rbt:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated                                                                                                                                                                                                                                    ;
;                                                 |lpm_add_sub:bias_addition                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                   ;
;                                                     |add_sub_mhi:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                                                        ;
;                                                 |lpm_compare:cmpr2                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                           ;
;                                                     |cmpr_gsh:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2|cmpr_gsh:auto_generated                                                                                                                                                                                                                                   ;
;                                                 |altshift_taps:exp_result_dffe_0_rtl_0                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                       ;
;                                                     |shift_taps_usv:auto_generated                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated                                                                                                                                                                                                         ;
;                                                         |altsyncram_lcc1:altsyncram4                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|altsyncram_lcc1:altsyncram4                                                                                                                                                                             ;
;                                                         |cntr_phf:cntr1                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                          ;
;                                                         |cntr_d1h:cntr5                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                          ;
;                                                 |lpm_add_sub:exp_sub                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                         ;
;                                                     |add_sub_3mh:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                                              ;
;                                                 |lpm_mult:q_partial_0                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                        ;
;                                                     |mult_4ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated                                                                                                                                                                                                                                ;
;                                                 |lpm_mult:q_partial_1                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                        ;
;                                                     |mult_4ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated                                                                                                                                                                                                                                ;
;                                                 |lpm_add_sub:quotient_process                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                ;
;                                                     |add_sub_eng:auto_generated                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_eng:auto_generated                                                                                                                                                                                                                     ;
;                                                 |lpm_mult:remainder_mult_0                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                   ;
;                                                     |mult_2ct:auto_generated                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated                                                                                                                                                                                                                           ;
;                                                 |lpm_add_sub:remainder_sub_0                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                 ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                 |int2float:INT2FP_CONVERTER                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                                     |tiny_counter:COUNTER                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                     |alt_int2float_convert:int2float_module                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module                                                                                                                                                                                                                                                                                                                                                                             ;
;                                         |alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component                                                                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub1                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_ori:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_ori:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub3                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                              ;
;                                             |lpm_add_sub:add_sub6                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_iaj:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_iaj:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub7                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_iaj:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7|add_sub_iaj:auto_generated                                                                                                                                                                                                                                   ;
;                                             |lpm_add_sub:add_sub8                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                              ;
;                                                 |add_sub_cqi:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_cqi:auto_generated                                                                                                                                                                                                                                   ;
;                                             |alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                        ;
;                                             |alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                ;
;                                                 |alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                             ;
;                                                     |alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                         ;
;                                                         |alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19     ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20     ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                                                                         ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13     ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14     ;
;                                                 |alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                            ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                                                                        ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13    ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14    ;
;                                                     |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                                                                        ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13    ;
;                                                         |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14    ;
;                                             |lpm_compare:cmpr4                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                 ;
;                                                 |cmpr_3rh:auto_generated                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_3rh:auto_generated                                                                                                                                                                                                                                         ;
;                             |int_adder:voxel_size_adjust                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|int_adder:voxel_size_adjust                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                             |my_register:voxel_X_register                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:voxel_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |my_register:voxel_Y_register                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:voxel_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |my_register:voxel_Z_register                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|my_register:voxel_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                     |my_register:q1_voxel_size_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:q1_voxel_size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                     |my_register:q2_voxel_size_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:q2_voxel_size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                     |my_register:q3_voxel_size_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:q3_voxel_size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                     |my_register:q4_voxel_size_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:q4_voxel_size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                     |my_register:result_x_register                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:result_x_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                     |my_register:result_y_register                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:result_y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                     |my_register:result_z_register                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:result_z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                     |scale_convert2float:sc2f_x                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |float_divisor:FP_DIVISOR                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                             |alt_float_div:altfp_div                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                                 |alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                                                                                                                                                                                                                                                                                                                 ;
;                                         |lpm_mult:a1_prod                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                                                                                                ;
;                                             |mult_tbt:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                         |altsyncram:altsyncram3                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                                                                                          ;
;                                             |altsyncram_fkr3:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fkr3:auto_generated                                                                                                                                                                                                                                                                                           ;
;                                         |lpm_mult:b1_prod                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                                                                                                ;
;                                             |mult_rbt:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                         |lpm_add_sub:bias_addition                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                                                                                       ;
;                                             |add_sub_mhi:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                                                                                                                            ;
;                                         |lpm_compare:cmpr2                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                                                                                               ;
;                                             |cmpr_gsh:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2|cmpr_gsh:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                         |altshift_taps:exp_result_dffe_0_rtl_0                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                                                                                           ;
;                                             |shift_taps_usv:auto_generated                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated                                                                                                                                                                                                                                                                             ;
;                                                 |altsyncram_lcc1:altsyncram4                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|altsyncram_lcc1:altsyncram4                                                                                                                                                                                                                                                 ;
;                                                 |cntr_phf:cntr1                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                                              ;
;                                                 |cntr_d1h:cntr5                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                                                                                              ;
;                                         |lpm_add_sub:exp_sub                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                                                                                             ;
;                                             |add_sub_3mh:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                                                                                                                  ;
;                                         |lpm_mult:q_partial_0                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                                                                                            ;
;                                             |mult_4ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated                                                                                                                                                                                                                                                                                                    ;
;                                         |lpm_mult:q_partial_1                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                                                                                            ;
;                                             |mult_4ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated                                                                                                                                                                                                                                                                                                    ;
;                                         |lpm_add_sub:quotient_process                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                                                                                    ;
;                                             |add_sub_eng:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_eng:auto_generated                                                                                                                                                                                                                                                                                         ;
;                                         |lpm_mult:remainder_mult_0                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                                                                                       ;
;                                             |mult_2ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated                                                                                                                                                                                                                                                                                               ;
;                                         |lpm_add_sub:remainder_sub_0                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                                                                                     ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int2float:INT2FP_CONVERTER                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |alt_int2float_convert:int2float_module                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                 |alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component                                                                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub1                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_ori:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_ori:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub3                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:add_sub6                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_iaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_iaj:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_iaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7|add_sub_iaj:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_cqi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_cqi:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                                                                                            ;
;                                     |alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                                                                                    ;
;                                         |alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                                                                                 ;
;                                             |alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                                                                                             ;
;                                                 |alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19                                                                         ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20                                                                         ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                                                                                                                                             ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                         ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                         ;
;                                         |alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                                                                                ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                                                                                                                                            ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                        ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                        ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                                                                                                                                            ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                        ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                        ;
;                                     |lpm_compare:cmpr4                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                                                                                     ;
;                                         |cmpr_3rh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_3rh:auto_generated                                                                                                                                                                                                                                                                                                             ;
;                     |scale_convert2float:sc2f_y                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |float_divisor:FP_DIVISOR                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                             |alt_float_div:altfp_div                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                                 |alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                                                                                                                                                                                                                                                                                                                 ;
;                                         |lpm_mult:a1_prod                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                                                                                                ;
;                                             |mult_tbt:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                         |altsyncram:altsyncram3                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                                                                                          ;
;                                             |altsyncram_fkr3:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fkr3:auto_generated                                                                                                                                                                                                                                                                                           ;
;                                         |lpm_mult:b1_prod                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                                                                                                ;
;                                             |mult_rbt:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                         |lpm_add_sub:bias_addition                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                                                                                       ;
;                                             |add_sub_mhi:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                                                                                                                            ;
;                                         |lpm_compare:cmpr2                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                                                                                               ;
;                                             |cmpr_gsh:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2|cmpr_gsh:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                         |altshift_taps:exp_result_dffe_0_rtl_0                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                                                                                           ;
;                                             |shift_taps_usv:auto_generated                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated                                                                                                                                                                                                                                                                             ;
;                                                 |altsyncram_lcc1:altsyncram4                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|altsyncram_lcc1:altsyncram4                                                                                                                                                                                                                                                 ;
;                                                 |cntr_phf:cntr1                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                                              ;
;                                                 |cntr_d1h:cntr5                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                                                                                              ;
;                                         |lpm_add_sub:exp_sub                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                                                                                             ;
;                                             |add_sub_3mh:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                                                                                                                  ;
;                                         |lpm_mult:q_partial_0                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                                                                                            ;
;                                             |mult_4ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated                                                                                                                                                                                                                                                                                                    ;
;                                         |lpm_mult:q_partial_1                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                                                                                            ;
;                                             |mult_4ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated                                                                                                                                                                                                                                                                                                    ;
;                                         |lpm_add_sub:quotient_process                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                                                                                    ;
;                                             |add_sub_eng:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_eng:auto_generated                                                                                                                                                                                                                                                                                         ;
;                                         |lpm_mult:remainder_mult_0                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                                                                                       ;
;                                             |mult_2ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated                                                                                                                                                                                                                                                                                               ;
;                                         |lpm_add_sub:remainder_sub_0                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                                                                                     ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int2float:INT2FP_CONVERTER                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |alt_int2float_convert:int2float_module                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                 |alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component                                                                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub1                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_ori:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_ori:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub3                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:add_sub6                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_iaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_iaj:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_iaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7|add_sub_iaj:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_cqi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_cqi:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                                                                                            ;
;                                     |alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                                                                                    ;
;                                         |alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                                                                                 ;
;                                             |alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                                                                                             ;
;                                                 |alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19                                                                         ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20                                                                         ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                                                                                                                                             ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                         ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                         ;
;                                         |alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                                                                                ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                                                                                                                                            ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                        ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                        ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                                                                                                                                            ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                        ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                        ;
;                                     |lpm_compare:cmpr4                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                                                                                     ;
;                                         |cmpr_3rh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_3rh:auto_generated                                                                                                                                                                                                                                                                                                             ;
;                     |scale_convert2float:sc2f_z                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |float_divisor:FP_DIVISOR                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                             |alt_float_div:altfp_div                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;                                 |alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                     |alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1                                                                                                                                                                                                                                                                                                                                                 ;
;                                         |lpm_mult:a1_prod                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod                                                                                                                                                                                                                                                                                                                                ;
;                                             |mult_tbt:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:a1_prod|mult_tbt:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                         |altsyncram:altsyncram3                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3                                                                                                                                                                                                                                                                                                                          ;
;                                             |altsyncram_fkr3:auto_generated                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altsyncram:altsyncram3|altsyncram_fkr3:auto_generated                                                                                                                                                                                                                                                                                           ;
;                                         |lpm_mult:b1_prod                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod                                                                                                                                                                                                                                                                                                                                ;
;                                             |mult_rbt:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:b1_prod|mult_rbt:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                         |lpm_add_sub:bias_addition                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition                                                                                                                                                                                                                                                                                                                       ;
;                                             |add_sub_mhi:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:bias_addition|add_sub_mhi:auto_generated                                                                                                                                                                                                                                                                                            ;
;                                         |lpm_compare:cmpr2                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2                                                                                                                                                                                                                                                                                                                               ;
;                                             |cmpr_gsh:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_compare:cmpr2|cmpr_gsh:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                         |altshift_taps:exp_result_dffe_0_rtl_0                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0                                                                                                                                                                                                                                                                                                           ;
;                                             |shift_taps_usv:auto_generated                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated                                                                                                                                                                                                                                                                             ;
;                                                 |altsyncram_lcc1:altsyncram4                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|altsyncram_lcc1:altsyncram4                                                                                                                                                                                                                                                 ;
;                                                 |cntr_phf:cntr1                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                                              ;
;                                                 |cntr_d1h:cntr5                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|altshift_taps:exp_result_dffe_0_rtl_0|shift_taps_usv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                                                                                              ;
;                                         |lpm_add_sub:exp_sub                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub                                                                                                                                                                                                                                                                                                                             ;
;                                             |add_sub_3mh:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:exp_sub|add_sub_3mh:auto_generated                                                                                                                                                                                                                                                                                                  ;
;                                         |lpm_mult:q_partial_0                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0                                                                                                                                                                                                                                                                                                                            ;
;                                             |mult_4ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated                                                                                                                                                                                                                                                                                                    ;
;                                         |lpm_mult:q_partial_1                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1                                                                                                                                                                                                                                                                                                                            ;
;                                             |mult_4ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated                                                                                                                                                                                                                                                                                                    ;
;                                         |lpm_add_sub:quotient_process                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process                                                                                                                                                                                                                                                                                                                    ;
;                                             |add_sub_eng:auto_generated                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:quotient_process|add_sub_eng:auto_generated                                                                                                                                                                                                                                                                                         ;
;                                         |lpm_mult:remainder_mult_0                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0                                                                                                                                                                                                                                                                                                                       ;
;                                             |mult_2ct:auto_generated                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated                                                                                                                                                                                                                                                                                               ;
;                                         |lpm_add_sub:remainder_sub_0                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_add_sub:remainder_sub_0                                                                                                                                                                                                                                                                                                                     ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int2float:INT2FP_CONVERTER                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |alt_int2float_convert:int2float_module                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                                 |alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component                                                                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub1                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_ori:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub1|add_sub_ori:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub3                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                  ;
;                                     |lpm_add_sub:add_sub6                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_iaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub6|add_sub_iaj:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_iaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub7|add_sub_iaj:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_cqi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_add_sub:add_sub8|add_sub_cqi:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altbarrel_shift_fof:altbarrel_shift5                                                                                                                                                                                                                                                                                            ;
;                                     |alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2                                                                                                                                                                                                                                                                                    ;
;                                         |alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9                                                                                                                                                                                                                 ;
;                                             |alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17                                                                                                                                             ;
;                                                 |alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6v7:altpriority_encoder19                                                                         ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_bv7:altpriority_encoder17|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder20                                                                         ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18                                                                                                                                             ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                         ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_r08:altpriority_encoder9|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder18|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                         ;
;                                         |alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10                                                                                                                                                                                                                ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11                                                                                                                                            ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                        ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder11|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                        ;
;                                             |alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12                                                                                                                                            ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder13                                                                        ;
;                                                 |alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|alt_int2float_convert_altpriority_encoder_qb6:altpriority_encoder2|alt_int2float_convert_altpriority_encoder_rf8:altpriority_encoder10|alt_int2float_convert_altpriority_encoder_be8:altpriority_encoder12|alt_int2float_convert_altpriority_encoder_6e8:altpriority_encoder14                                                                        ;
;                                     |lpm_compare:cmpr4                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4                                                                                                                                                                                                                                                                                                                                     ;
;                                         |cmpr_3rh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|int2float:INT2FP_CONVERTER|alt_int2float_convert:int2float_module|alt_int2float_convert_altfp_convert_lsn:alt_int2float_convert_altfp_convert_lsn_component|lpm_compare:cmpr4|cmpr_3rh:auto_generated                                                                                                                                                                                                                                                                                                             ;
;                     |my_register:sin_theta_register                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|my_register:sin_theta_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                 |ip_ram:mem_map                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |altsyncram_9qv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_map|altsyncram:altsyncram_component|altsyncram_9qv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                 |ip_ram:mem_q1                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                         |altsyncram_ppv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q1|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                 |ip_ram:mem_q2                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                         |altsyncram_ppv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q2|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                 |ip_ram:mem_q3                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                         |altsyncram_ppv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q3|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                 |ip_ram:mem_q4                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;                         |altsyncram_ppv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_q4|altsyncram:altsyncram_component|altsyncram_ppv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                 |ip_ram:mem_voxel_q1                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |altsyncram_3kv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q1|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                 |ip_ram:mem_voxel_q2                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |altsyncram_3kv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q2|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                 |ip_ram:mem_voxel_q3                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |altsyncram_3kv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q3|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                 |ip_ram:mem_voxel_q4                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |altsyncram_3kv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:mem_voxel_q4|altsyncram:altsyncram_component|altsyncram_3kv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                 |ip_ram:point_cloud_data                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                     |altsyncram:altsyncram_component                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |altsyncram_ftv3:auto_generated                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;                             |mux_mib:mux3                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|mux_mib:mux3                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                             |decode_5la:rden_decode_b                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|decode_5la:rden_decode_b                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |decode_5la:wren_decode_a                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|ip_ram:point_cloud_data|altsyncram:altsyncram_component|altsyncram_ftv3:auto_generated|decode_5la:wren_decode_a                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                 |quadrant_scatter:quadrant_scatter_module                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                     |scatter_control_fsm:control_fsm                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register_unsigned:inc_rd_counter_register                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm|my_register_unsigned:inc_rd_counter_register                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                         |my_register:regSize                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scatter_control_fsm:control_fsm|my_register:regSize                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                     |my_register:int_X_register                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|my_register:int_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                     |my_register:int_Y_register                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|my_register:int_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                     |my_register:int_Z_register                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|my_register:int_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                     |quadrant_selector:quadrant_selector_module                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|quadrant_selector:quadrant_selector_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |nBitcomparator:z_comparator                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|quadrant_selector:quadrant_selector_module|nBitcomparator:z_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                     |scale_convert2int:scale_n_convert2int_X                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                         |float2int:FP2INT_CONVERTER                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                             |alt_float2int_convert:float2int_module                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                 |alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component                                                                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_dri:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub4|add_sub_dri:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_aqi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub5|add_sub_aqi:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_jaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub7|add_sub_jaj:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_laj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub8|add_sub_laj:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub9                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_rri:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub9|add_sub_rri:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                                                                                                                     ;
;                                     |lpm_compare:cmpr1                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_65i:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr1|cmpr_65i:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:cmpr2                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_sqh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr2|cmpr_sqh:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:cmpr3                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_3rh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr3|cmpr_3rh:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:max_shift_compare                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:max_shift_compare                                                                                                                                                                                                                                                                                                  ;
;                                         |cmpr_tqh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:max_shift_compare|cmpr_tqh:auto_generated                                                                                                                                                                                                                                                                          ;
;                         |float_multiplier:FP_MULTIPLIER                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |alt_float_mult:altfp_mult                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                                                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:exp_add_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                   ;
;                                         |add_sub_odi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                     |lpm_add_sub:exp_adj_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                   ;
;                                         |add_sub_4ug:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                     |lpm_add_sub:exp_bias_subtr                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_idg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_mult:man_product2_mult                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                  ;
;                                         |mult_6ct:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                                                                          ;
;                                     |lpm_add_sub:man_round_adder                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                 ;
;                                         |add_sub_gjg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                                                                                                                                      ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                     |scale_convert2int:scale_n_convert2int_Y                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                         |float2int:FP2INT_CONVERTER                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                             |alt_float2int_convert:float2int_module                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                 |alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component                                                                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_dri:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub4|add_sub_dri:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_aqi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub5|add_sub_aqi:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_jaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub7|add_sub_jaj:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_laj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub8|add_sub_laj:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub9                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_rri:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub9|add_sub_rri:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                                                                                                                     ;
;                                     |lpm_compare:cmpr1                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_65i:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr1|cmpr_65i:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:cmpr2                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_sqh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr2|cmpr_sqh:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:cmpr3                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_3rh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr3|cmpr_3rh:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:max_shift_compare                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:max_shift_compare                                                                                                                                                                                                                                                                                                  ;
;                                         |cmpr_tqh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:max_shift_compare|cmpr_tqh:auto_generated                                                                                                                                                                                                                                                                          ;
;                         |float_multiplier:FP_MULTIPLIER                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |alt_float_mult:altfp_mult                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                                                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:exp_add_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                   ;
;                                         |add_sub_odi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                     |lpm_add_sub:exp_adj_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                   ;
;                                         |add_sub_4ug:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                     |lpm_add_sub:exp_bias_subtr                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_idg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_mult:man_product2_mult                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                  ;
;                                         |mult_6ct:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                                                                          ;
;                                     |lpm_add_sub:man_round_adder                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                 ;
;                                         |add_sub_gjg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                                                                                                                                      ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Y|float_multiplier:FP_MULTIPLIER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                     |scale_convert2int:scale_n_convert2int_Z                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                         |float2int:FP2INT_CONVERTER                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                             |alt_float2int_convert:float2int_module                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                 |alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component                                                                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_dri:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub4|add_sub_dri:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_aqi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub5|add_sub_aqi:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_jaj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub7|add_sub_jaj:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_laj:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub8|add_sub_laj:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |lpm_add_sub:add_sub9                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                           ;
;                                         |add_sub_rri:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_add_sub:add_sub9|add_sub_rri:auto_generated                                                                                                                                                                                                                                                                                ;
;                                     |alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|alt_float2int_convert_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                                                                                                                     ;
;                                     |lpm_compare:cmpr1                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_65i:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr1|cmpr_65i:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:cmpr2                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_sqh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr2|cmpr_sqh:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:cmpr3                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                                                              ;
;                                         |cmpr_3rh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:cmpr3|cmpr_3rh:auto_generated                                                                                                                                                                                                                                                                                      ;
;                                     |lpm_compare:max_shift_compare                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:max_shift_compare                                                                                                                                                                                                                                                                                                  ;
;                                         |cmpr_tqh:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float2int:FP2INT_CONVERTER|alt_float2int_convert:float2int_module|alt_float2int_convert_altfp_convert_1un:alt_float2int_convert_altfp_convert_1un_component|lpm_compare:max_shift_compare|cmpr_tqh:auto_generated                                                                                                                                                                                                                                                                          ;
;                         |float_multiplier:FP_MULTIPLIER                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                             |alt_float_mult:altfp_mult                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component                                                                                                                                                                                                                                                                                                                                                             ;
;                                     |lpm_add_sub:exp_add_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                   ;
;                                         |add_sub_odi:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_add_adder|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                     |lpm_add_sub:exp_adj_adder                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                                                   ;
;                                         |add_sub_4ug:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_adj_adder|add_sub_4ug:auto_generated                                                                                                                                                                                                                                                                                                        ;
;                                     |lpm_add_sub:exp_bias_subtr                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                                                  ;
;                                         |add_sub_idg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                                                       ;
;                                     |lpm_mult:man_product2_mult                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                  ;
;                                         |mult_6ct:auto_generated                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated                                                                                                                                                                                                                                                                                                          ;
;                                     |lpm_add_sub:man_round_adder                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                                                 ;
;                                         |add_sub_gjg:auto_generated                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_add_sub:man_round_adder|add_sub_gjg:auto_generated                                                                                                                                                                                                                                                                                                      ;
;                             |tiny_counter:COUNTER                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_Z|float_multiplier:FP_MULTIPLIER|tiny_counter:COUNTER                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                     |my_register:size_q1_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|my_register:size_q1_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                     |my_register:size_q2_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|my_register:size_q2_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                     |my_register:size_q3_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|my_register:size_q3_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                     |my_register:size_q4_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|my_register:size_q4_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                 |voxel_filter:voxel_filter_module                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;                     |voxel_quadrant:voxel_filter_q1                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |my_register:accum_X_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:accum_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Y_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:accum_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Z_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:accum_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |int_adder:adder_accum_y                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|int_adder:adder_accum_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_accum_z                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|int_adder:adder_accum_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_voxel_full_saccum_x                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|int_adder:adder_voxel_full_saccum_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |voxel_fsm:control_fsm                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |int_adder:adder_size_adjust                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|voxel_fsm:control_fsm|int_adder:adder_size_adjust                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                         |my_register:current_X_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:current_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Y_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:current_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Z_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:current_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |abs_diff:dist_x                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|abs_diff:dist_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_y                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|abs_diff:dist_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_z                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|abs_diff:dist_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |alt_int_divisor:divisor_x                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_y                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_z                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |my_register:j_X_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:j_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Y_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:j_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Z_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:j_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |neighbour_detector:neighbour_detector_module                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|neighbour_detector:neighbour_detector_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                             |nBitcomparator:x_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|neighbour_detector:neighbour_detector_module|nBitcomparator:x_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:y_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|neighbour_detector:neighbour_detector_module|nBitcomparator:y_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:z_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|neighbour_detector:neighbour_detector_module|nBitcomparator:z_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:size_register                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q1|my_register:size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                     |voxel_quadrant:voxel_filter_q2                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |my_register:accum_X_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:accum_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Y_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:accum_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Z_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:accum_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |int_adder:adder_accum_y                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|int_adder:adder_accum_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_accum_z                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|int_adder:adder_accum_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_voxel_full_saccum_x                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|int_adder:adder_voxel_full_saccum_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |voxel_fsm:control_fsm                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|voxel_fsm:control_fsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |int_adder:adder_size_adjust                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|voxel_fsm:control_fsm|int_adder:adder_size_adjust                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                         |my_register:current_X_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:current_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Y_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:current_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Z_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:current_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |abs_diff:dist_x                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|abs_diff:dist_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_y                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|abs_diff:dist_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_z                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|abs_diff:dist_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |alt_int_divisor:divisor_x                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_y                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_z                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |my_register:j_X_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:j_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Y_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:j_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Z_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:j_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |neighbour_detector:neighbour_detector_module                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|neighbour_detector:neighbour_detector_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                             |nBitcomparator:x_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|neighbour_detector:neighbour_detector_module|nBitcomparator:x_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:y_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|neighbour_detector:neighbour_detector_module|nBitcomparator:y_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:z_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|neighbour_detector:neighbour_detector_module|nBitcomparator:z_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:size_register                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q2|my_register:size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                     |voxel_quadrant:voxel_filter_q3                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |my_register:accum_X_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:accum_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Y_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:accum_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Z_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:accum_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |int_adder:adder_accum_y                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|int_adder:adder_accum_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_accum_z                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|int_adder:adder_accum_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_voxel_full_saccum_x                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|int_adder:adder_voxel_full_saccum_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |voxel_fsm:control_fsm                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|voxel_fsm:control_fsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |int_adder:adder_size_adjust                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|voxel_fsm:control_fsm|int_adder:adder_size_adjust                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                         |my_register:current_X_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:current_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Y_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:current_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Z_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:current_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |abs_diff:dist_x                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|abs_diff:dist_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_y                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|abs_diff:dist_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_z                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|abs_diff:dist_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |alt_int_divisor:divisor_x                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_y                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_z                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |my_register:j_X_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:j_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Y_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:j_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Z_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:j_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |neighbour_detector:neighbour_detector_module                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|neighbour_detector:neighbour_detector_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                             |nBitcomparator:x_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|neighbour_detector:neighbour_detector_module|nBitcomparator:x_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:y_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|neighbour_detector:neighbour_detector_module|nBitcomparator:y_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:z_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|neighbour_detector:neighbour_detector_module|nBitcomparator:z_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:size_register                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q3|my_register:size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                     |voxel_quadrant:voxel_filter_q4                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |my_register:accum_X_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:accum_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Y_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:accum_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |my_register:accum_Z_register                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:accum_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                         |int_adder:adder_accum_y                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|int_adder:adder_accum_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_accum_z                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|int_adder:adder_accum_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                         |int_adder:adder_voxel_full_saccum_x                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|int_adder:adder_voxel_full_saccum_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;                         |voxel_fsm:control_fsm                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|voxel_fsm:control_fsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;                             |int_adder:adder_size_adjust                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|voxel_fsm:control_fsm|int_adder:adder_size_adjust                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                         |my_register:current_X_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:current_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Y_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:current_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |my_register:current_Z_register                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:current_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;                         |abs_diff:dist_x                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|abs_diff:dist_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_y                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|abs_diff:dist_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |abs_diff:dist_z                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|abs_diff:dist_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;                         |alt_int_divisor:divisor_x                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_x|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_y                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_y                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_y|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |alt_int_divisor:divisor_z                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                             |lpm_divide:LPM_DIVIDE_component                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                                 |lpm_divide_cdp:auto_generated                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                     |sign_div_unsign_39h:divider                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider                                                                                                                                                                                                                                                                                                                                                                                         ;
;                                         |alt_u_div_o2f:divider                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|alt_int_divisor:divisor_z|lpm_divide:LPM_DIVIDE_component|lpm_divide_cdp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_o2f:divider                                                                                                                                                                                                                                                                                                                                                                   ;
;                         |my_register:j_X_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:j_X_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Y_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:j_Y_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:j_Z_register                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:j_Z_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |neighbour_detector:neighbour_detector_module                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|neighbour_detector:neighbour_detector_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                             |nBitcomparator:x_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|neighbour_detector:neighbour_detector_module|nBitcomparator:x_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:y_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|neighbour_detector:neighbour_detector_module|nBitcomparator:y_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                             |nBitcomparator:z_comparator                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|neighbour_detector:neighbour_detector_module|nBitcomparator:z_comparator                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;                         |my_register:size_register                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_quadrant:voxel_filter_q4|my_register:size_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;                     |voxel_ready_fsm:voxel_ready_logic                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |DE1_SoC_top_level|soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|voxel_filter:voxel_filter_module|voxel_ready_fsm:voxel_ready_logic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; Clock Domain                                                                                                                                                                                                                                                                                                                                                                  ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 22.28                    ;
; soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ; 400.00                ; 5.66                     ;
; soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                           ; 400.00                ; 0.00                     ;
; soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 22.28                    ;
; soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 22.28                    ;
; soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 22.28                    ;
; soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_enable_shifted ; 400.00                ; 0.00                     ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                 ; 400.00                ; 0.00                     ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                 ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 0.00                     ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                             ; 400.00                ; 0.00                     ;
; No clock domain                                                                                                                                                                                                                                                                                                                                                               ; 0.00                  ; 36.08                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCC            ; 173.95 mA               ; 118.98 mA                 ; 54.97 mA                 ; 173.95 mA                        ;
; VCCIO          ; 1.09 mA                 ; 0.00 mA                   ; 1.09 mA                  ; 1.09 mA                          ;
; VCCPD          ; 2.50 mA                 ; 0.00 mA                   ; 2.50 mA                  ; 2.50 mA                          ;
; VCCA_FPLL      ; 3.50 mA                 ; 0.00 mA                   ; 3.50 mA                  ; 3.50 mA                          ;
; VCCPGM         ; 0.33 mA                 ; 0.00 mA                   ; 0.33 mA                  ; 0.33 mA                          ;
; VCCBAT         ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCE_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCL_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCH_GXB       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCAUX         ; 87.07 mA                ; 0.00 mA                   ; 87.07 mA                 ; 87.07 mA                         ;
; VCC_HPS        ; 9.60 mA                 ; 0.00 mA                   ; 9.60 mA                  ; 9.60 mA                          ;
; VCCIO_HPS      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCPD_HPS      ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
; VCCRSTCLK_HPS  ; 0.14 mA                 ; 0.00 mA                   ; 0.14 mA                  ; 0.14 mA                          ;
; VCCPLL_HPS     ; 0.66 mA                 ; 0.00 mA                   ; 0.66 mA                  ; 0.66 mA                          ;
; VCCAUX_SHARED  ; 48.76 mA                ; 0.00 mA                   ; 48.76 mA                 ; 48.76 mA                         ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; B2L      ; --            ; --                  ; --                    ; --                   ;
; B1L      ; --            ; --                  ; --                    ; --                   ;
; B0L      ; --            ; --                  ; --                    ; --                   ;
; 3A       ; 3.3V          ; 0.08 mA             ; 0.00 mA               ; 0.08 mA              ;
; 3B       ; 3.3V          ; 0.18 mA             ; 0.00 mA               ; 0.18 mA              ;
; 4A       ; 3.3V          ; 0.09 mA             ; 0.00 mA               ; 0.09 mA              ;
; 5A       ; 3.3V          ; 0.14 mA             ; 0.00 mA               ; 0.14 mA              ;
; 5B       ; 3.3V          ; 0.10 mA             ; 0.00 mA               ; 0.10 mA              ;
; 6B       ; 1.5V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 6A       ; 1.5V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7A       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7B       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7C       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 7D       ; 3.3V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 8A       ; 2.5V          ; 0.07 mA             ; 0.00 mA               ; 0.07 mA              ;
; 9A       ; --            ; --                  ; --                    ; --                   ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 1.5V          ; 0.14 mA                 ; 0.00 mA                   ; 0.14 mA                  ; 0.14 mA                          ;
; 2.5V          ; 0.07 mA                 ; 0.00 mA                   ; 0.07 mA                  ; 0.07 mA                          ;
; 3.3V          ; 0.88 mA                 ; 0.00 mA                   ; 0.88 mA                  ; 0.88 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+-----------------------------------------------------------------------------------------------+
; VCCPD Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCPD Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; B2L      ; --            ; --                  ; --                    ; --                   ;
; B1L      ; --            ; --                  ; --                    ; --                   ;
; B0L      ; --            ; --                  ; --                    ; --                   ;
; 3A       ; 3.3V          ; 0.21 mA             ; 0.00 mA               ; 0.21 mA              ;
; 3B       ; 3.3V          ; 0.27 mA             ; 0.00 mA               ; 0.27 mA              ;
; 4A       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 5A       ; 3.3V          ; 0.24 mA             ; 0.00 mA               ; 0.24 mA              ;
; 5B       ; 3.3V          ; 0.21 mA             ; 0.00 mA               ; 0.21 mA              ;
; 6B       ; 2.5V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 6A       ; 2.5V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7A       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7B       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7C       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 7D       ; 3.3V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 8A       ; 2.5V          ; 0.20 mA             ; 0.00 mA               ; 0.20 mA              ;
; 9A       ; --            ; --                  ; --                    ; --                   ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCPD Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCPD Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 0.59 mA                 ; 0.00 mA                   ; 0.59 mA                  ; 0.59 mA                          ;
; 3.3V          ; 1.91 mA                 ; 0.00 mA                   ; 1.91 mA                  ; 1.91 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" do not include transient power-up currents. For transient power-up currents, see the device family datasheet, errata sheet, and/or ES guidelines document, as appropriate. 


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                              ;
+----------------------------------------------------------------------------------------+---------------+-------------+----------------+----------------+
; Data Source                                                                            ; Total         ; Pin         ; Registered     ; Combinational  ;
+----------------------------------------------------------------------------------------+---------------+-------------+----------------+----------------+
; Simulation (from file)                                                                 ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)      ; 0 (0.0%)    ; 0 (0.0%)       ; 0 (0.0%)       ;
;                                                                                        ;               ;             ;                ;                ;
; Node, entity or clock assignment                                                       ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 16 (0.0%)     ; 10 (3.1%)   ; 0 (0.0%)       ; 6 (0.0%)       ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 20 (0.0%)     ; 10 (3.1%)   ; 0 (0.0%)       ; 10 (0.0%)      ;
;                                                                                        ;               ;             ;                ;                ;
; Vectorless estimation                                                                  ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 78738 (99.8%) ; 204 (63.9%) ; 20714 (100.0%) ; 57820 (100.0%) ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 3180 (4.0%)   ; 199 (62.4%) ; 41 (0.2%)      ; 2940 (5.1%)    ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 78734 (99.8%) ; 204 (63.9%) ; 20714 (100.0%) ; 57816 (100.0%) ;
;                                                                                        ;               ;             ;                ;                ;
; Default assignment                                                                     ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 32 (0.0%)     ; 32 (10.0%)  ; 0 (0.0%)       ; 0 (0.0%)       ;
;     -- Number of signals with Static Probability from Default assignment               ; 115 (0.1%)    ; 105 (32.9%) ; 0 (0.0%)       ; 10 (0.0%)      ;
;                                                                                        ;               ;             ;                ;                ;
; Assumed 0                                                                              ;               ;             ;                ;                ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 83 (0.1%)     ; 73 (22.9%)  ; 0 (0.0%)       ; 10 (0.0%)      ;
+----------------------------------------------------------------------------------------+---------------+-------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-----------------------------------+
; PowerPlay Power Analyzer Messages ;
+-----------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime PowerPlay Power Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 10 16:28:31 2021
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off DE1_SOC_demo -c DE1_SOC_demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'soc_system1/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system1/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:soc_system_inst|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at soc_system1_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at soc_system1_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: /home/gabriel/DE1_SoC_demo/hw/proyectofinal2/soc_system1/synthesis/submodules/soc_system1_hps_0_hps_io_border.sdc Line: 84
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821 is being clocked by CLOCK_50
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Warning (332060): Node: soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control|pr_state.fetching_point was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control|rd_en is being clocked by soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_init_fsm:map_init_control|pr_state.fetching_point
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: soc_system_inst|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from soc_system_inst|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system1:soc_system_inst|soc_system1_hps_0:hps_0|soc_system1_hps_0_hps_io:hps_io|soc_system1_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Critical Warning (215050): HPS power is being analyzed for a device with an HPS without HPS power.
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_1|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:q_partial_0|mult_4ct:auto_generated|Mult0~8" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_x|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_y|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|map_update_fsm:map_update_control|quadrant_to_map_fsm:vq2map_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~80" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|scale_convert2float:sc2f_z|float_divisor:FP_DIVISOR|alt_float_div:altfp_div|alt_float_div_altfp_div_i3i:alt_float_div_altfp_div_i3i_component|alt_float_div_altfp_div_pst_jcf:altfp_div_pst1|lpm_mult:remainder_mult_0|mult_2ct:auto_generated|Mult0~421" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempy_cos_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|map_handler:map_handler_module|coord_transform:coord_transform_module|float_multiplier:tempx_sin_mult|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AX" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Warning (344000): Input register "AY" of "soc_system1:soc_system_inst|slam_avalon:slam_0|slam:slam_module|quadrant_scatter:quadrant_scatter_module|scale_convert2int:scale_n_convert2int_X|float_multiplier:FP_MULTIPLIER|alt_float_mult:altfp_mult|alt_float_mult_altfp_mult_tmo:alt_float_mult_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|Mult0~mac" uses a zero-frequency clock.
Info (215049): Average toggle rate for this design is 0.448 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 563.87 mW
Info: Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 199 warnings
    Info: Peak virtual memory: 2574 megabytes
    Info: Processing ended: Mon May 10 16:32:27 2021
    Info: Elapsed time: 00:03:56
    Info: Total CPU time (on all processors): 00:06:33


