******************************************************************************
                     PRU Linker PC v2.2.1                      
******************************************************************************
>> Linked Fri Aug 31 04:27:22 2018

OUTPUT FILE NAME:   <for_real.out>
ENTRY POINT SYMBOL: "_c_int00_noinit_noargs"  address: 00000000


MEMORY CONFIGURATION

         name            origin    length      used     unused   attr    fill
----------------------  --------  ---------  --------  --------  ----  --------
PAGE 0:
  PRU_IMEM              00000000   00002000  00001440  00000bc0  RWIX

PAGE 1:
  PRU_DMEM_0_1          00000000   00002000  00000105  00001efb  RWIX
  PRU_DMEM_1_0          00002000   00002000  00000000  00002000  RWIX

PAGE 2:
  PRU_SHAREDMEM         00010000   00003000  00000000  00003000  RWIX
  PRU_INTC              00020000   00001504  00000000  00001504  RWIX
  PRU_CFG               00026000   00000044  00000044  00000000  RWIX
  PRU_UART              00028000   00000038  00000000  00000038  RWIX
  PRU_IEP               0002e000   0000031c  00000000  0000031c  RWIX
  PRU_ECAP              00030000   00000060  00000000  00000060  RWIX
  RSVD27                00032000   00000100  00000000  00000100  RWIX
  RSVD21                00032400   00000100  00000000  00000100  RWIX
  L3OCMC                40000000   00010000  00000000  00010000  RWIX
  MCASP0_DMA            46000000   00000100  00000000  00000100  RWIX
  UART1                 48022000   00000088  00000000  00000088  RWIX
  UART2                 48024000   00000088  00000000  00000088  RWIX
  I2C1                  4802a000   000000d8  00000000  000000d8  RWIX
  MCSPI0                48030000   000001a4  00000000  000001a4  RWIX
  DMTIMER2              48040000   0000005c  00000000  0000005c  RWIX
  MMCHS0                48060000   00000300  00000000  00000300  RWIX
  MBX0                  480c8000   00000140  00000000  00000140  RWIX
  SPINLOCK              480ca000   00000880  00000000  00000880  RWIX
  I2C2                  4819c000   000000d8  00000000  000000d8  RWIX
  MCSPI1                481a0000   000001a4  00000000  000001a4  RWIX
  DCAN0                 481cc000   000001e8  00000000  000001e8  RWIX
  DCAN1                 481d0000   000001e8  00000000  000001e8  RWIX
  PWMSS0                48300000   000002c4  00000000  000002c4  RWIX
  PWMSS1                48302000   000002c4  00000000  000002c4  RWIX
  PWMSS2                48304000   000002c4  00000000  000002c4  RWIX
  RSVD13                48310000   00000100  00000000  00000100  RWIX
  RSVD10                48318000   00000100  00000000  00000100  RWIX
  TPCC                  49000000   00001098  00000000  00001098  RWIX
  GEMAC                 4a100000   0000128c  00000000  0000128c  RWIX
  DDR                   80000000   00000100  00000000  00000100  RWIX


SECTION ALLOCATION MAP

 output                                  attributes/
section   page    origin      length       input sections
--------  ----  ----------  ----------   ----------------
.text:_c_int00* 
*          0    00000000    0000001c     
                  00000000    0000001c     rtspruv3_le.lib : boot.obj (.text:_c_int00_noinit_noargs)

.text      0    0000001c    00001424     
                  0000001c    000003bc     uart_irda_cir.obj (.text:UARTFIFOConfig)
                  000003d8    00000188     uart_irda_cir.obj (.text:UARTDivisorLatchWrite)
                  00000560    00000114     rtspruv3_le.lib : divu_c.obj (.text:__pruabi_divu)
                  00000674    000000e4     main.obj (.text:main)
                  00000758    000000e0     uart_irda_cir.obj (.text:UARTTCRTLRBitValRestore)
                  00000838    000000d4     uart_irda_cir.obj (.text:UARTSubConfigTCRTLRModeEn)
                  0000090c    000000d0     cbuf.obj (.text:wrap_around_memput)
                  000009dc    000000c8     cbuf.obj (.text:circular_buf_reset)
                  00000aa4    000000c4     rtspruv3_le.lib : remu_c.obj (.text:__pruabi_remu)
                  00000b68    000000b0     uart_irda_cir.obj (.text:UARTDivisorValCompute)
                  00000c18    00000098     uart_irda_cir.obj (.text:UARTFIFORegisterWrite)
                  00000cb0    00000094     uart_irda_cir.obj (.text:UARTLineCharacConfig)
                  00000d44    00000090     cbuf.obj (.text:circular_buf_space)
                  00000dd4    0000008c     cbuf.obj (.text:circular_buf_put)
                  00000e60    00000078     uartHal.obj (.text:initHalUart)
                  00000ed8    00000074     uart_irda_cir.obj (.text:UARTEnhanFuncBitValRestore)
                  00000f4c    00000070     uart_irda_cir.obj (.text:UARTOperatingModeSelect)
                  00000fbc    00000068     uart_irda_cir.obj (.text:UARTEnhanFuncEnable)
                  00001024    00000068     uart_irda_cir.obj (.text:UARTRegConfigModeEnable)
                  0000108c    00000064     uart_irda_cir.obj (.text:UARTCharPut)
                  000010f0    00000054     uart_irda_cir.obj (.text:UARTCharsAvail)
                  00001144    00000054     cbuf.obj (.text:circular_buf_next_head)
                  00001198    0000004c     uart_irda_cir.obj (.text:UARTBreakCtl)
                  000011e4    0000004c     uartHal.obj (.text:UartBaudRateSet)
                  00001230    00000038     uartHal.obj (.text:UartFIFOConfigure)
                  00001268    00000034     uart_irda_cir.obj (.text:UARTModuleReset)
                  0000129c    00000034     rtspruv3_le.lib : memcpy.obj (.text)
                  000012d0    00000030     main.obj (.text:initSpinLock)
                  00001300    00000028     uart_irda_cir.obj (.text:UARTDivisorLatchDisable)
                  00001328    00000024     main.obj (.text:initClocks)
                  0000134c    00000020     uart_irda_cir.obj (.text:UARTFIFOCharGet)
                  0000136c    00000020     spinlock.obj (.text:getHeadLock)
                  0000138c    00000020     spinlock.obj (.text:getStatLock)
                  000013ac    00000020     spinlock.obj (.text:getTailLock)
                  000013cc    0000001c     rtspruv3_le.lib : memset.obj (.text:memset)
                  000013e8    00000018     spinlock.obj (.text:putHeadLock)
                  00001400    00000018     spinlock.obj (.text:putStatLock)
                  00001418    00000018     spinlock.obj (.text:putTailLock)
                  00001430    00000008     rtspruv3_le.lib : exit.obj (.text:abort)
                  00001438    00000008                     : exit.obj (.text:loader_exit)

.stack     1    00000000    00000100     UNINITIALIZED
                  00000000    00000004     rtspruv3_le.lib : boot.obj (.stack)
                  00000004    000000fc     --HOLE--

.bss       1    00000100    00000005     UNINITIALIZED
                  00000100    00000004     (.common:x)
                  00000104    00000001     (.common:rxByte)

.cinit     1    00000000    00000000     UNINITIALIZED

.creg.PRU_CFG.noload.near 
*          2    00026000    00000044     NOLOAD SECTION
                  00026000    00000044     cbuf.obj (.creg.PRU_CFG.noload.near)

.creg.PRU_CFG.near 
*          2    00026044    00000000     UNINITIALIZED

.creg.PRU_CFG.noload.far 
*          2    00026044    00000000     NOLOAD SECTION

.creg.PRU_CFG.far 
*          2    00026044    00000000     UNINITIALIZED

MODULE SUMMARY

       Module              code   ro data   rw data
       ------              ----   -------   -------
    .\
       uart_irda_cir.obj   3080   0         0      
       cbuf.obj            776    0         68     
       main.obj            312    0         5      
       uartHal.obj         252    0         0      
       spinlock.obj        168    0         0      
    +--+-------------------+------+---------+---------+
       Total:              4588   0         73     
                                                   
    K:\ccsv8\tools\compiler\ti-cgt-pru_2.2.1\lib\rtspruv3_le.lib
       divu_c.obj          276    0         0      
       remu_c.obj          196    0         0      
       memcpy.obj          52     0         0      
       boot.obj            28     0         0      
       memset.obj          28     0         0      
       exit.obj            16     0         0      
    +--+-------------------+------+---------+---------+
       Total:              596    0         0      
                                                   
       Stack:              0      0         256    
    +--+-------------------+------+---------+---------+
       Grand Total:        5184   0         329    


SEGMENT ATTRIBUTES

    id tag      seg value
    -- ---      --- -----
     0 PHA_PAGE 1   1    


GLOBAL SYMBOLS: SORTED ALPHABETICALLY BY Name 

page  address   name                         
----  -------   ----                         
0     00001438  C$$EXIT                      
2     00026000  CT_CFG                       
0     00001198  UARTBreakCtl                 
0     0000108c  UARTCharPut                  
0     000010f0  UARTCharsAvail               
0     00001300  UARTDivisorLatchDisable      
0     000003d8  UARTDivisorLatchWrite        
0     00000b68  UARTDivisorValCompute        
0     00000ed8  UARTEnhanFuncBitValRestore   
0     00000fbc  UARTEnhanFuncEnable          
0     0000134c  UARTFIFOCharGet              
0     0000001c  UARTFIFOConfig               
0     00000c18  UARTFIFORegisterWrite        
0     00000cb0  UARTLineCharacConfig         
0     00001268  UARTModuleReset              
0     00000f4c  UARTOperatingModeSelect      
0     00001024  UARTRegConfigModeEnable      
0     00000838  UARTSubConfigTCRTLRModeEn    
0     00000758  UARTTCRTLRBitValRestore      
abs   481cc000  __PRU_CREG_BASE_DCAN0        
abs   481d0000  __PRU_CREG_BASE_DCAN1        
abs   80000000  __PRU_CREG_BASE_DDR          
abs   48040000  __PRU_CREG_BASE_DMTIMER2     
abs   4a100000  __PRU_CREG_BASE_GEMAC        
abs   4802a000  __PRU_CREG_BASE_I2C1         
abs   4819c000  __PRU_CREG_BASE_I2C2         
abs   40000000  __PRU_CREG_BASE_L3OCMC       
abs   480c8000  __PRU_CREG_BASE_MBX0         
abs   46000000  __PRU_CREG_BASE_MCASP0_DMA   
abs   48030000  __PRU_CREG_BASE_MCSPI0       
abs   481a0000  __PRU_CREG_BASE_MCSPI1       
abs   48060000  __PRU_CREG_BASE_MMCHS0       
abs   00026000  __PRU_CREG_BASE_PRU_CFG      
abs   00000000  __PRU_CREG_BASE_PRU_DMEM_0_1 
abs   00002000  __PRU_CREG_BASE_PRU_DMEM_1_0 
abs   00030000  __PRU_CREG_BASE_PRU_ECAP     
abs   0002e000  __PRU_CREG_BASE_PRU_IEP      
abs   00020000  __PRU_CREG_BASE_PRU_INTC     
abs   00010000  __PRU_CREG_BASE_PRU_SHAREDMEM
abs   00028000  __PRU_CREG_BASE_PRU_UART     
abs   48300000  __PRU_CREG_BASE_PWMSS0       
abs   48302000  __PRU_CREG_BASE_PWMSS1       
abs   48304000  __PRU_CREG_BASE_PWMSS2       
abs   48318000  __PRU_CREG_BASE_RSVD10       
abs   48310000  __PRU_CREG_BASE_RSVD13       
abs   00032400  __PRU_CREG_BASE_RSVD21       
abs   00032000  __PRU_CREG_BASE_RSVD27       
abs   480ca000  __PRU_CREG_BASE_SPINLOCK     
abs   49000000  __PRU_CREG_BASE_TPCC         
abs   48022000  __PRU_CREG_BASE_UART1        
abs   48024000  __PRU_CREG_BASE_UART2        
abs   0000000e  __PRU_CREG_DCAN0             
abs   0000000f  __PRU_CREG_DCAN1             
abs   0000001f  __PRU_CREG_DDR               
abs   00000001  __PRU_CREG_DMTIMER2          
abs   00000009  __PRU_CREG_GEMAC             
abs   00000002  __PRU_CREG_I2C1              
abs   00000011  __PRU_CREG_I2C2              
abs   0000001e  __PRU_CREG_L3OCMC            
abs   00000016  __PRU_CREG_MBX0              
abs   00000008  __PRU_CREG_MCASP0_DMA        
abs   00000006  __PRU_CREG_MCSPI0            
abs   00000010  __PRU_CREG_MCSPI1            
abs   00000005  __PRU_CREG_MMCHS0            
abs   00000004  __PRU_CREG_PRU_CFG           
abs   00000018  __PRU_CREG_PRU_DMEM_0_1      
abs   00000019  __PRU_CREG_PRU_DMEM_1_0      
abs   00000003  __PRU_CREG_PRU_ECAP          
abs   0000001a  __PRU_CREG_PRU_IEP           
abs   00000000  __PRU_CREG_PRU_INTC          
abs   0000001c  __PRU_CREG_PRU_SHAREDMEM     
abs   00000007  __PRU_CREG_PRU_UART          
abs   00000012  __PRU_CREG_PWMSS0            
abs   00000013  __PRU_CREG_PWMSS1            
abs   00000014  __PRU_CREG_PWMSS2            
abs   0000000a  __PRU_CREG_RSVD10            
abs   0000000d  __PRU_CREG_RSVD13            
abs   00000015  __PRU_CREG_RSVD21            
abs   0000001b  __PRU_CREG_RSVD27            
abs   00000017  __PRU_CREG_SPINLOCK          
abs   0000001d  __PRU_CREG_TPCC              
abs   0000000b  __PRU_CREG_UART1             
abs   0000000c  __PRU_CREG_UART2             
1     00000100  __TI_STACK_END               
abs   00000100  __TI_STACK_SIZE              
abs   ffffffff  __c_args__                   
0     00000560  __pruabi_divu                
0     00000aa4  __pruabi_remu                
0     00000000  _c_int00_noinit_noargs       
1     00000000  _stack                       
0     00001430  abort                        
0     00001144  circular_buf_next_head       
0     00000dd4  circular_buf_put             
0     000009dc  circular_buf_reset           
0     00000d44  circular_buf_space           
0     0000136c  getHeadLock                  
0     0000138c  getStatLock                  
0     000013ac  getTailLock                  
0     00001328  initClocks                   
0     00000e60  initHalUart                  
0     000012d0  initSpinLock                 
0     00000674  main                         
0     0000129c  memcpy                       
0     000013cc  memset                       
0     000013e8  putHeadLock                  
0     00001400  putStatLock                  
0     00001418  putTailLock                  
1     00000104  rxByte                       
1     00000100  x                            


GLOBAL SYMBOLS: SORTED BY Symbol Address 

page  address   name                         
----  -------   ----                         
0     00000000  _c_int00_noinit_noargs       
0     0000001c  UARTFIFOConfig               
0     000003d8  UARTDivisorLatchWrite        
0     00000560  __pruabi_divu                
0     00000674  main                         
0     00000758  UARTTCRTLRBitValRestore      
0     00000838  UARTSubConfigTCRTLRModeEn    
0     000009dc  circular_buf_reset           
0     00000aa4  __pruabi_remu                
0     00000b68  UARTDivisorValCompute        
0     00000c18  UARTFIFORegisterWrite        
0     00000cb0  UARTLineCharacConfig         
0     00000d44  circular_buf_space           
0     00000dd4  circular_buf_put             
0     00000e60  initHalUart                  
0     00000ed8  UARTEnhanFuncBitValRestore   
0     00000f4c  UARTOperatingModeSelect      
0     00000fbc  UARTEnhanFuncEnable          
0     00001024  UARTRegConfigModeEnable      
0     0000108c  UARTCharPut                  
0     000010f0  UARTCharsAvail               
0     00001144  circular_buf_next_head       
0     00001198  UARTBreakCtl                 
0     00001268  UARTModuleReset              
0     0000129c  memcpy                       
0     000012d0  initSpinLock                 
0     00001300  UARTDivisorLatchDisable      
0     00001328  initClocks                   
0     0000134c  UARTFIFOCharGet              
0     0000136c  getHeadLock                  
0     0000138c  getStatLock                  
0     000013ac  getTailLock                  
0     000013cc  memset                       
0     000013e8  putHeadLock                  
0     00001400  putStatLock                  
0     00001418  putTailLock                  
0     00001430  abort                        
0     00001438  C$$EXIT                      
1     00000000  _stack                       
1     00000100  __TI_STACK_END               
1     00000100  x                            
1     00000104  rxByte                       
2     00026000  CT_CFG                       
abs   00000000  __PRU_CREG_BASE_PRU_DMEM_0_1 
abs   00000000  __PRU_CREG_PRU_INTC          
abs   00000001  __PRU_CREG_DMTIMER2          
abs   00000002  __PRU_CREG_I2C1              
abs   00000003  __PRU_CREG_PRU_ECAP          
abs   00000004  __PRU_CREG_PRU_CFG           
abs   00000005  __PRU_CREG_MMCHS0            
abs   00000006  __PRU_CREG_MCSPI0            
abs   00000007  __PRU_CREG_PRU_UART          
abs   00000008  __PRU_CREG_MCASP0_DMA        
abs   00000009  __PRU_CREG_GEMAC             
abs   0000000a  __PRU_CREG_RSVD10            
abs   0000000b  __PRU_CREG_UART1             
abs   0000000c  __PRU_CREG_UART2             
abs   0000000d  __PRU_CREG_RSVD13            
abs   0000000e  __PRU_CREG_DCAN0             
abs   0000000f  __PRU_CREG_DCAN1             
abs   00000010  __PRU_CREG_MCSPI1            
abs   00000011  __PRU_CREG_I2C2              
abs   00000012  __PRU_CREG_PWMSS0            
abs   00000013  __PRU_CREG_PWMSS1            
abs   00000014  __PRU_CREG_PWMSS2            
abs   00000015  __PRU_CREG_RSVD21            
abs   00000016  __PRU_CREG_MBX0              
abs   00000017  __PRU_CREG_SPINLOCK          
abs   00000018  __PRU_CREG_PRU_DMEM_0_1      
abs   00000019  __PRU_CREG_PRU_DMEM_1_0      
abs   0000001a  __PRU_CREG_PRU_IEP           
abs   0000001b  __PRU_CREG_RSVD27            
abs   0000001c  __PRU_CREG_PRU_SHAREDMEM     
abs   0000001d  __PRU_CREG_TPCC              
abs   0000001e  __PRU_CREG_L3OCMC            
abs   0000001f  __PRU_CREG_DDR               
abs   00000100  __TI_STACK_SIZE              
abs   00002000  __PRU_CREG_BASE_PRU_DMEM_1_0 
abs   00010000  __PRU_CREG_BASE_PRU_SHAREDMEM
abs   00020000  __PRU_CREG_BASE_PRU_INTC     
abs   00026000  __PRU_CREG_BASE_PRU_CFG      
abs   00028000  __PRU_CREG_BASE_PRU_UART     
abs   0002e000  __PRU_CREG_BASE_PRU_IEP      
abs   00030000  __PRU_CREG_BASE_PRU_ECAP     
abs   00032000  __PRU_CREG_BASE_RSVD27       
abs   00032400  __PRU_CREG_BASE_RSVD21       
abs   40000000  __PRU_CREG_BASE_L3OCMC       
abs   46000000  __PRU_CREG_BASE_MCASP0_DMA   
abs   48022000  __PRU_CREG_BASE_UART1        
abs   48024000  __PRU_CREG_BASE_UART2        
abs   4802a000  __PRU_CREG_BASE_I2C1         
abs   48030000  __PRU_CREG_BASE_MCSPI0       
abs   48040000  __PRU_CREG_BASE_DMTIMER2     
abs   48060000  __PRU_CREG_BASE_MMCHS0       
abs   480c8000  __PRU_CREG_BASE_MBX0         
abs   480ca000  __PRU_CREG_BASE_SPINLOCK     
abs   4819c000  __PRU_CREG_BASE_I2C2         
abs   481a0000  __PRU_CREG_BASE_MCSPI1       
abs   481cc000  __PRU_CREG_BASE_DCAN0        
abs   481d0000  __PRU_CREG_BASE_DCAN1        
abs   48300000  __PRU_CREG_BASE_PWMSS0       
abs   48302000  __PRU_CREG_BASE_PWMSS1       
abs   48304000  __PRU_CREG_BASE_PWMSS2       
abs   48310000  __PRU_CREG_BASE_RSVD13       
abs   48318000  __PRU_CREG_BASE_RSVD10       
abs   49000000  __PRU_CREG_BASE_TPCC         
abs   4a100000  __PRU_CREG_BASE_GEMAC        
abs   80000000  __PRU_CREG_BASE_DDR          
abs   ffffffff  __c_args__                   

[109 symbols]
