Analysis & Elaboration report for Microprocessor
Tue Jun  4 09:38:31 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |load_tb
  5. Parameter Settings for User Entity Instance: Control_Unit:CU_DUT
  6. Parameter Settings for User Entity Instance: Memory:RAM_DUT
  7. Analysis & Elaboration Settings
  8. Port Connectivity Checks: "register_file:RF_DUT"
  9. Port Connectivity Checks: "Memory:RAM_DUT"
 10. Port Connectivity Checks: "Control_Unit:CU_DUT"
 11. Analysis & Elaboration Messages
 12. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Jun  4 09:38:31 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Microprocessor                              ;
; Top-level Entity Name              ; load_tb                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |load_tb ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; word_size      ; 32    ; Signed Integer                                 ;
; opcode_size    ; 5     ; Signed Integer                                 ;
; DATA_LENGTH    ; 32    ; Signed Integer                                 ;
; MEM_LENGTH     ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_Unit:CU_DUT ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; word_size      ; 32    ; Signed Integer                          ;
; opcode_size    ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:RAM_DUT ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_length    ; 32    ; Signed Integer                     ;
; mem_length     ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; load_tb            ; Microprocessor     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_file:RF_DUT"                                                                                                                         ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; WD3  ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WD3[31..9]" will be connected to GND. ;
; R15  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "R15[31..1]" will be connected to GND. ;
; RD1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; RD2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:RAM_DUT"                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; wdata[31..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rdata        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_Unit:CU_DUT"                                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_to_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_write  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_ctrl   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; alu_src    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imm_src    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jun  4 09:38:19 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file load_tb.sv
    Info (12023): Found entity 1: load_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Memory_tb.sv
    Info (12023): Found entity 1: Memory_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/Memory_tb.sv Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file Control_Unit_tb.sv
    Info (12023): Found entity 1: Control_Unit_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file_tb.sv
    Info (12023): Found entity 1: register_file_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/register_file_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter_tb.sv
    Info (12023): Found entity 1: ProgramCounter_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/ProgramCounter_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv
    Info (12023): Found entity 1: instruction_memory_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ALU_tb.sv
    Info (12023): Found entity 1: ALU_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/ALU_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: /home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: /home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file Microprocessor.sv
    Info (12023): Found entity 1: Microprocessor File: /home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file ProgramCounter.sv
    Info (12023): Found entity 1: ProgramCounter File: /home/fredi/Documents/miniprocessor/Microprocessor/ProgramCounter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file Memory.sv
    Info (12023): Found entity 1: Memory File: /home/fredi/Documents/miniprocessor/Microprocessor/Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Microprocessor_tb.sv
    Info (12023): Found entity 1: Microprocessor_tb File: /home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Control_Unit.sv
    Info (12023): Found entity 1: Control_Unit File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU.sv
    Info (12023): Found entity 1: ALU File: /home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ANDS.sv
    Info (12023): Found entity 1: ANDS File: /home/fredi/Documents/miniprocessor/Microprocessor/ANDS.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ASR.sv
    Info (12023): Found entity 1: ASR File: /home/fredi/Documents/miniprocessor/Microprocessor/ASR.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Adder.sv
    Info (12023): Found entity 1: Adder File: /home/fredi/Documents/miniprocessor/Microprocessor/Adder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file BitwiseNot.sv
    Info (12023): Found entity 1: BitwiseNot File: /home/fredi/Documents/miniprocessor/Microprocessor/BitwiseNot.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file BoothMul.sv
    Info (12023): Found entity 1: Booth File: /home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Comparator.sv
    Info (12023): Found entity 1: Comparator File: /home/fredi/Documents/miniprocessor/Microprocessor/Comparator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file EORS.sv
    Info (12023): Found entity 1: EORS File: /home/fredi/Documents/miniprocessor/Microprocessor/EORS.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file EXT.sv
    Info (12023): Found entity 1: UXTB File: /home/fredi/Documents/miniprocessor/Microprocessor/EXT.sv Line: 3
Warning (10238): Verilog Module Declaration warning at LSLS.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LSLS" File: /home/fredi/Documents/miniprocessor/Microprocessor/LSLS.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file LSLS.sv
    Info (12023): Found entity 1: LSLS File: /home/fredi/Documents/miniprocessor/Microprocessor/LSLS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file LSRS.sv
    Info (12023): Found entity 1: LSRS File: /home/fredi/Documents/miniprocessor/Microprocessor/LSRS.sv Line: 3
Warning (12018): Entity "NAND" will be ignored because it conflicts with Quartus Prime primitive name File: /home/fredi/Documents/miniprocessor/Microprocessor/NAND.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file NAND.sv
Info (12021): Found 1 design units, including 1 entities, in source file ORRS.sv
    Info (12023): Found entity 1: ORRS File: /home/fredi/Documents/miniprocessor/Microprocessor/ORRS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ROR.sv
    Info (12023): Found entity 1: ROR File: /home/fredi/Documents/miniprocessor/Microprocessor/ROR.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file FullAdder.sv
    Info (12023): Found entity 1: FullAdder File: /home/fredi/Documents/miniprocessor/Microprocessor/FullAdder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file HalfAdder.sv
    Info (12023): Found entity 1: HalfAdder File: /home/fredi/Documents/miniprocessor/Microprocessor/HalfAdder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Subtractor.sv
    Info (12023): Found entity 1: Subtractor File: /home/fredi/Documents/miniprocessor/Microprocessor/Subtractor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file SubtractorCarry.sv
    Info (12023): Found entity 1: SubtractorCarry File: /home/fredi/Documents/miniprocessor/Microprocessor/SubtractorCarry.sv Line: 2
Warning (10236): Verilog HDL Implicit Net warning at load_tb.sv(120): created implicit net for "RF_15" File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 120
Warning (10236): Verilog HDL Implicit Net warning at load_tb.sv(121): created implicit net for "reg_write" File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 121
Warning (10236): Verilog HDL Implicit Net warning at Microprocessor.sv(74): created implicit net for "instruct_clk" File: /home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv Line: 74
Warning (10236): Verilog HDL Implicit Net warning at Microprocessor.sv(136): created implicit net for "ctrl_alu_ctrl" File: /home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv Line: 136
Warning (10236): Verilog HDL Implicit Net warning at ALU.sv(55): created implicit net for "clk" File: /home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv Line: 55
Warning (10222): Verilog HDL Parameter Declaration warning at Control_Unit.sv(52): Parameter Declaration in module "Control_Unit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 52
Warning (10222): Verilog HDL Parameter Declaration warning at Control_Unit.sv(57): Parameter Declaration in module "Control_Unit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 57
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(64): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv Line: 64
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(103): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv Line: 103
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(253): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv Line: 253
Info (12127): Elaborating entity "load_tb" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at load_tb.sv(101): object "RF_WD3" assigned a value but never read File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 101
Warning (10230): Verilog HDL assignment warning at load_tb.sv(64): truncated value with size 9 to match size of target (5) File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 64
Warning (10230): Verilog HDL assignment warning at load_tb.sv(110): truncated value with size 32 to match size of target (9) File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 110
Info (10648): Verilog HDL Display System Task info at load_tb.sv(150): TEST LOAD: File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 150
Info (10648): Verilog HDL Display System Task info at load_tb.sv(155): cicle 0 ->   reg_write: .   |    RD1 value: 000000000     |  inst: ................................ File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 155
Info (10648): Verilog HDL Display System Task info at load_tb.sv(162):      TEST MEMORY File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 162
Info (10648): Verilog HDL Display System Task info at load_tb.sv(165): ram address: 00   |    ram ret data: ................................     |  write enable: .     |      RAM_WDATA: 00000000 File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 165
Info (10648): Verilog HDL Display System Task info at load_tb.sv(167): Reg input data : 000 File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 167
Info (10648): Verilog HDL Display System Task info at load_tb.sv(170): ram address: 00   |    ram ret data: ................................     |  write enable: .     |      RAM_WDATA: 00000000 File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 170
Info (10648): Verilog HDL Display System Task info at load_tb.sv(172): Reg input data : 000 File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 172
Info (10648): Verilog HDL Display System Task info at load_tb.sv(177): ram address: 00   |    ram ret data: ................................     |  write enable: .     |      RAM_WDATA: 00000000 File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 177
Info (10648): Verilog HDL Display System Task info at load_tb.sv(179): Reg input data : 000 File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 179
Warning (10175): Verilog HDL warning at load_tb.sv(192): ignoring unsupported system task File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 192
Warning (10230): Verilog HDL assignment warning at load_tb.sv(199): truncated value with size 32 to match size of target (9) File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 199
Warning (10755): Verilog HDL warning at load_tb.sv(198): assignments to clk create a combinational loop File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 198
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:CU_DUT" File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 44
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(60): object "destination" assigned a value but never read File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(60): object "src1" assigned a value but never read File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 60
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(60): object "src2" assigned a value but never read File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 60
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.sv(83): inferring latch(es) for variable "mem_to_reg", which holds its previous value in one or more paths through the always construct File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 83
Warning (10240): Verilog HDL Always Construct warning at Control_Unit.sv(83): inferring latch(es) for variable "reg_write", which holds its previous value in one or more paths through the always construct File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 83
Warning (10034): Output port "alu_src" at Control_Unit.sv(13) has no driver File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 13
Warning (10034): Output port "imm_src" at Control_Unit.sv(14) has no driver File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 14
Info (10041): Inferred latch for "reg_write" at Control_Unit.sv(95) File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 95
Info (10041): Inferred latch for "mem_to_reg" at Control_Unit.sv(95) File: /home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv Line: 95
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:RAM_DUT" File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 80
Warning (10240): Verilog HDL Always Construct warning at Memory.sv(22): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/fredi/Documents/miniprocessor/Microprocessor/Memory.sv Line: 22
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:RF_DUT" File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 124
Warning (10240): Verilog HDL Always Construct warning at register_file.sv(79): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv Line: 79
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 7
    Warning (12110): Net "rst" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 8
    Warning (12110): Net "CU_in_instruction[26]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[25]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[24]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[23]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[22]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[21]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[20]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[19]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[18]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[17]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[16]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[15]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[14]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[13]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[12]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[11]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[10]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
    Warning (12110): Net "CU_in_instruction[9]" is missing source, defaulting to GND File: /home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv Line: 18
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/fredi/Documents/miniprocessor/Microprocessor/output_files/Microprocessor.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 668 megabytes
    Info: Processing ended: Tue Jun  4 09:38:31 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:26


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in /home/fredi/Documents/miniprocessor/Microprocessor/output_files/Microprocessor.map.smsg.


