<map id="lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h" name="lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="2964,5,3143,47"/>
<area shape="rect" id="node2" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="331,95,586,136"/>
<area shape="rect" id="node3" href="$AMDGPUAnnotateUniformValues_8cpp.html" title="This pass adds amdgpu.uniform metadata to IR values so this information can be used during instructio..." alt="" coords="611,95,877,136"/>
<area shape="rect" id="node4" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="3623,273,3860,315"/>
<area shape="rect" id="node5" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="1003,184,1240,225"/>
<area shape="rect" id="node8" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="813,273,1091,315"/>
<area shape="rect" id="node10" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="261,273,528,315"/>
<area shape="rect" id="node14" href="$AMDGPULowerModuleLDSPass_8cpp.html" title=" " alt="" coords="1439,95,1686,136"/>
<area shape="rect" id="node15" href="$AMDGPUMachineFunction_8h.html" title=" " alt="" coords="1153,95,1415,136"/>
<area shape="rect" id="node22" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="3884,281,4183,307"/>
<area shape="rect" id="node23" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2082,273,2281,315"/>
<area shape="rect" id="node24" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="2305,273,2521,315"/>
<area shape="rect" id="node25" href="$AMDGPUPerfHintAnalysis_8cpp.html" title="Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting numb..." alt="" coords="2077,95,2312,136"/>
<area shape="rect" id="node26" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="2337,95,2599,136"/>
<area shape="rect" id="node27" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions." alt="" coords="2624,95,2899,136"/>
<area shape="rect" id="node28" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="2923,95,3183,136"/>
<area shape="rect" id="node29" href="$AMDGPURewriteOutArguments_8cpp.html" title=" " alt="" coords="3208,95,3467,136"/>
<area shape="rect" id="node30" href="$AMDGPUTargetObjectFile_8cpp.html" title=" " alt="" coords="3491,95,3739,136"/>
<area shape="rect" id="node31" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="3465,184,3684,225"/>
<area shape="rect" id="node32" href="$AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler." alt="" coords="4015,95,4254,136"/>
<area shape="rect" id="node33" href="$AMDGPUAsmBackend_8cpp.html" title=" " alt="" coords="4278,95,4506,136"/>
<area shape="rect" id="node34" href="$AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="4531,95,4741,136"/>
<area shape="rect" id="node35" href="$AMDGPUTargetStreamer_8cpp.html" title=" " alt="" coords="3199,184,3441,225"/>
<area shape="rect" id="node36" href="$AMDGPUTargetStreamer_8h.html" title=" " alt="" coords="3763,95,3991,136"/>
<area shape="rect" id="node38" href="$SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device." alt="" coords="4867,95,5077,136"/>
<area shape="rect" id="node39" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="5153,191,5410,218"/>
<area shape="rect" id="node47" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="1710,95,1901,136"/>
<area shape="rect" id="node48" href="$SIProgramInfo_8cpp.html" title="The SIProgramInfo tracks resource usage and hardware flags for kernels and entry functions." alt="" coords="5203,95,5419,136"/>
<area shape="rect" id="node49" href="$AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="5443,95,5621,136"/>
<area shape="rect" id="node50" href="$AMDGPULDSUtils_8cpp.html" title=" " alt="" coords="5645,95,5824,136"/>
<area shape="rect" id="node6" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="5,273,237,315"/>
<area shape="rect" id="node7" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="552,273,789,315"/>
<area shape="rect" id="node9" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="1115,273,1347,315"/>
<area shape="rect" id="node11" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="1371,273,1634,315"/>
<area shape="rect" id="node12" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="1867,273,2058,315"/>
<area shape="rect" id="node13" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="1658,273,1843,315"/>
<area shape="rect" id="node16" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="1315,184,1578,225"/>
<area shape="rect" id="node17" href="$R600MachineFunctionInfo_8h.html" title=" " alt="" coords="2937,184,3175,225"/>
<area shape="rect" id="node20" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1635,184,1851,225"/>
<area shape="rect" id="node18" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="4207,273,4417,315"/>
<area shape="rect" id="node19" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="4441,273,4671,315"/>
<area shape="rect" id="node21" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="2933,273,3232,315"/>
<area shape="rect" id="node37" href="$AMDGPUMCTargetDesc_8cpp.html" title="This file provides AMDGPU specific target descriptions." alt="" coords="3759,184,3996,225"/>
<area shape="rect" id="node40" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="5409,281,5727,307"/>
<area shape="rect" id="node41" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="5752,273,5979,315"/>
<area shape="rect" id="node42" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="6003,273,6215,315"/>
<area shape="rect" id="node43" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="6239,273,6470,315"/>
<area shape="rect" id="node44" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="4695,273,4918,315"/>
<area shape="rect" id="node45" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="4943,273,5153,315"/>
<area shape="rect" id="node46" href="$R600ISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the R600 subtarget." alt="" coords="5178,273,5385,315"/>
</map>
