/*
 * Horizon Robotics
 *
 *  Copyright (C) 2020 Horizon Robotics Inc.
 *  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include <linux/io.h>
#include <linux/mfd/syscon.h>
#include <linux/init.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pinctrl/pinctrl.h>
#include <linux/pinctrl/pinmux.h>
#include <linux/pinctrl/pinconf.h>
#include <linux/pinctrl/pinconf-generic.h>
#include <linux/gpio.h>
#include <linux/slab.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include "../pinctrl-utils.h"
#include "../core.h"

#define X3_NUM_IOS	121

struct x3_pctrl_group {
	const char *name;
	const unsigned int *pins;
	const unsigned int *mux_val;
	unsigned npins;
	struct list_head node;
};

struct x3_pinmux_function {
	const char *name;
	const char *const *groups;
	unsigned int ngroups;
	struct list_head node;
};
struct __io_group {
	unsigned int start;
	unsigned int end;
	unsigned int regoffset;
};

enum {
	GPIO_IRQ_BANK0,
	GPIO_IRQ_BANK1,
	GPIO_IRQ_BANK2,
	GPIO_IRQ_BANK3,
	GPIO_IRQ_BANK_NUM,
};

struct x3_pinctrl {
	struct device *dev;
	struct pinctrl_dev *pctrl;
	struct mutex mutex;
	struct gpio_chip *gpio_chip;
	struct pinctrl_gpio_range *gpio_range;
	void __iomem *pinbase;
	void __iomem *regbase;
	unsigned int ngroups;
	unsigned int nfuncs;
	struct list_head pingroups;
	struct list_head functions;
	struct radix_tree_root pgtree;
	struct radix_tree_root ftree;
	int irq_base;
	DECLARE_BITMAP(gpio_irq_enabled_mask, X3_NUM_IOS);
	int irqbind[GPIO_IRQ_BANK_NUM];
};

enum {
	GPIO_IN  = 0,
	GPIO_OUT = 1
};

enum {
	GPIO_LOW  = 0,
	GPIO_HIGH = 1
};

#define X3_IO_MIN 0
#define X3_IO_MAX 120

#define GROUP0_MAX	15
#define GROUP1_MAX	31
#define GROUP2_MAX	47
#define GROUP3_MAX	63
#define GROUP4_MAX	79
#define GROUP5_MAX	95
#define GROUP6_MAX	111
#define GROUP7_MAX	120

#define X3_IO_CTL	0x8
#define X3_IO_IN_VALUE	0xc
#define X3_IO_DIR_SHIFT	16

#define X3_IO_INT_SEL		0x100
#define X3_IO_INT_EN		0x104
#define X3_IO_INT_POS		0x108
#define X3_IO_INT_NEG		0x10c
#define X3_IO_INT_WIDTH		0x110
#define X3_IO_INT_MASK		0x120
#define X3_IO_INT_SETMASK	0x124
#define X3_IO_INT_UNMASK	0x128
#define X3_IO_INT_SRCPND	0x12c

static struct __io_group io_groups[] = {
	[0] = {
		.start = 0,  //X3_IO_MIN,  special case, gpio0 is remove but bit is remain
		.end = GROUP0_MAX,
		.regoffset = 0x0,
	},
	[1] = {
		.start = GROUP0_MAX + 1,
		.end = GROUP1_MAX,
		.regoffset = 0x10,
	},
	[2] = {
		.start = GROUP1_MAX + 1,
		.end = GROUP2_MAX,
		.regoffset = 0x20,
	},
	[3] = {
		.start = GROUP2_MAX + 1,
		.end = GROUP3_MAX,
		.regoffset = 0x30,
	},
	[4] = {
		.start = GROUP3_MAX + 1,
		.end = GROUP4_MAX,
		.regoffset = 0x40,
	},
	[5] = {
		.start = GROUP4_MAX + 1,
		.end = GROUP5_MAX,
		.regoffset = 0x50,
	},
	[6] = {
		.start = GROUP5_MAX + 1,
		.end = GROUP6_MAX,
		.regoffset = 0x60,
	},
	[7] = {
		.start = GROUP6_MAX + 1,
		.end = GROUP7_MAX,
		.regoffset = 0x70,
	},
};

unsigned int find_io_group_index(unsigned int io)
{
	if (io < X3_IO_MIN || io > X3_IO_MAX)
		return -1;

	if (io / (GROUP3_MAX + 1)) {
		if (io / (GROUP5_MAX + 1)) {
			if (io / (GROUP6_MAX + 1))
				return 7;
			else
				return 6;
		} else {
			if (io / (GROUP4_MAX + 1))
				return 5;
			else
				return 4;
		}
	} else {
		if (io / (GROUP1_MAX + 1)) {
			if (io / (GROUP2_MAX + 1))
				return 3;
			else
				return 2;
		} else {
			if (io / (GROUP0_MAX + 1))
				return 1;
			else
				return 0;
		}
	}
}

int find_irqbank(struct x3_pinctrl *x3_pctrl, unsigned int gpio)
{
	int i = 0;
	for (i = 0; i < GPIO_IRQ_BANK_NUM; i++)
		if (x3_pctrl->irqbind[i] == gpio)
			return i;
	return -1;
}

static const struct pinctrl_pin_desc x3_pins[] = {
	PINCTRL_PIN(0, "IO0"),
	PINCTRL_PIN(1, "IO1"),
	PINCTRL_PIN(2, "IO2"),
	PINCTRL_PIN(3, "IO3"),
	PINCTRL_PIN(4, "IO4"),
	PINCTRL_PIN(5, "IO5"),
	PINCTRL_PIN(6, "IO6"),
	PINCTRL_PIN(7, "IO7"),
	PINCTRL_PIN(8, "IO8"),
	PINCTRL_PIN(9, "IO9"),
	PINCTRL_PIN(10, "IO10"),
	PINCTRL_PIN(11, "IO11"),
	PINCTRL_PIN(12, "IO12"),
	PINCTRL_PIN(13, "IO13"),
	PINCTRL_PIN(14, "IO14"),
	PINCTRL_PIN(15, "IO15"),
	PINCTRL_PIN(16, "IO16"),
	PINCTRL_PIN(17, "IO17"),
	PINCTRL_PIN(18, "IO18"),
	PINCTRL_PIN(19, "IO19"),
	PINCTRL_PIN(20, "IO20"),
	PINCTRL_PIN(21, "IO21"),
	PINCTRL_PIN(22, "IO22"),
	PINCTRL_PIN(23, "IO23"),
	PINCTRL_PIN(24, "IO24"),
	PINCTRL_PIN(25, "IO25"),
	PINCTRL_PIN(26, "IO26"),
	PINCTRL_PIN(27, "IO27"),
	PINCTRL_PIN(28, "IO28"),
	PINCTRL_PIN(29, "IO29"),
	PINCTRL_PIN(30, "IO30"),
	PINCTRL_PIN(31, "IO31"),
	PINCTRL_PIN(32, "IO32"),
	PINCTRL_PIN(33, "IO33"),
	PINCTRL_PIN(34, "IO34"),
	PINCTRL_PIN(35, "IO35"),
	PINCTRL_PIN(36, "IO36"),
	PINCTRL_PIN(37, "IO37"),
	PINCTRL_PIN(38, "IO38"),
	PINCTRL_PIN(39, "IO39"),
	PINCTRL_PIN(40, "IO40"),
	PINCTRL_PIN(41, "IO41"),
	PINCTRL_PIN(42, "IO42"),
	PINCTRL_PIN(43, "IO43"),
	PINCTRL_PIN(44, "IO44"),
	PINCTRL_PIN(45, "IO45"),
	PINCTRL_PIN(46, "IO46"),
	PINCTRL_PIN(47, "IO47"),
	PINCTRL_PIN(48, "IO48"),
	PINCTRL_PIN(49, "IO49"),
	PINCTRL_PIN(50, "IO50"),
	PINCTRL_PIN(51, "IO51"),
	PINCTRL_PIN(52, "IO52"),
	PINCTRL_PIN(53, "IO53"),
	PINCTRL_PIN(54, "IO54"),
	PINCTRL_PIN(55, "IO55"),
	PINCTRL_PIN(56, "IO56"),
	PINCTRL_PIN(57, "IO57"),
	PINCTRL_PIN(58, "IO58"),
	PINCTRL_PIN(59, "IO59"),
	PINCTRL_PIN(60, "IO60"),
	PINCTRL_PIN(61, "IO61"),
	PINCTRL_PIN(62, "IO62"),
	PINCTRL_PIN(63, "IO63"),
	PINCTRL_PIN(64, "IO64"),
	PINCTRL_PIN(65, "IO65"),
	PINCTRL_PIN(66, "IO66"),
	PINCTRL_PIN(67, "IO67"),
	PINCTRL_PIN(68, "IO68"),
	PINCTRL_PIN(69, "IO69"),
	PINCTRL_PIN(70, "IO70"),
	PINCTRL_PIN(71, "IO71"),
	PINCTRL_PIN(72, "IO72"),
	PINCTRL_PIN(73, "IO73"),
	PINCTRL_PIN(74, "IO74"),
	PINCTRL_PIN(75, "IO75"),
	PINCTRL_PIN(76, "IO76"),
	PINCTRL_PIN(77, "IO77"),
	PINCTRL_PIN(78, "IO78"),
	PINCTRL_PIN(79, "IO79"),
	PINCTRL_PIN(80, "IO80"),
	PINCTRL_PIN(81, "IO81"),
	PINCTRL_PIN(82, "IO82"),
	PINCTRL_PIN(83, "IO83"),
	PINCTRL_PIN(84, "IO84"),
	PINCTRL_PIN(85, "IO85"),
	PINCTRL_PIN(86, "IO86"),
	PINCTRL_PIN(87, "IO87"),
	PINCTRL_PIN(88, "IO88"),
	PINCTRL_PIN(89, "IO89"),
	PINCTRL_PIN(90, "IO90"),
	PINCTRL_PIN(91, "IO91"),
	PINCTRL_PIN(92, "IO92"),
	PINCTRL_PIN(93, "IO93"),
	PINCTRL_PIN(94, "IO94"),
	PINCTRL_PIN(95, "IO95"),
	PINCTRL_PIN(96, "IO96"),
	PINCTRL_PIN(97, "IO97"),
	PINCTRL_PIN(98, "IO98"),
	PINCTRL_PIN(99, "IO99"),
	PINCTRL_PIN(100, "IO100"),
	PINCTRL_PIN(101, "IO101"),
	PINCTRL_PIN(102, "IO102"),
	PINCTRL_PIN(103, "IO103"),
	PINCTRL_PIN(104, "IO104"),
	PINCTRL_PIN(105, "IO105"),
	PINCTRL_PIN(106, "IO106"),
	PINCTRL_PIN(107, "IO107"),
	PINCTRL_PIN(108, "IO108"),
	PINCTRL_PIN(109, "IO109"),
	PINCTRL_PIN(110, "IO110"),
	PINCTRL_PIN(111, "IO111"),
	PINCTRL_PIN(112, "IO112"),
	PINCTRL_PIN(113, "IO113"),
	PINCTRL_PIN(114, "IO114"),
	PINCTRL_PIN(115, "IO115"),
	PINCTRL_PIN(116, "IO116"),
	PINCTRL_PIN(117, "IO117"),
	PINCTRL_PIN(118, "IO118"),
	PINCTRL_PIN(119, "IO119"),
	PINCTRL_PIN(120, "IO120"),
};

static int x3_pinctrl_get_groups_count(struct pinctrl_dev *pctldev)
{
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	return pctrl->ngroups;
}

static const char* x3_pinctrl_get_group_name(struct pinctrl_dev *pctldev,
											 unsigned selector)
{
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	struct x3_pctrl_group *group;
	group = radix_tree_lookup(&pctrl->pgtree, selector);
	if (!group) {
		dev_err(pctrl->dev, "%s could not find pingroup%i\n", __func__, selector);
		return NULL;
	}
	return group->name;
}

static int x3_pinctrl_get_group_pins(struct pinctrl_dev *pctldev,
									 unsigned selector,
									 const unsigned **pins,
									 unsigned *num_pins)
{
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	struct x3_pctrl_group *group;
	group = radix_tree_lookup(&pctrl->pgtree, selector);
	if (!group) {
		dev_err(pctrl->dev, "%s could not find pingroup%i\n", __func__, selector);
		return -EINVAL;
	}
	*pins = group->pins;
	*num_pins = group->npins;
	return 0;
}

static unsigned int x3_add_pingroup(struct x3_pinctrl *x3_pctrl,
									const char *name,
									int *pins,
									int *muxs,
									unsigned npins)
{
	struct x3_pctrl_group *pingroup;
	pingroup = devm_kzalloc(x3_pctrl->dev, sizeof(*pingroup), GFP_KERNEL);
	if (!pingroup)
		return -ENOMEM;
	pingroup->name = name;
	pingroup->npins = npins;
	pingroup->pins = pins;
	pingroup->mux_val = muxs;

	mutex_lock(&x3_pctrl->mutex);
	list_add_tail(&pingroup->node, &x3_pctrl->pingroups);
	radix_tree_insert(&x3_pctrl->pgtree, x3_pctrl->ngroups, pingroup);
	x3_pctrl->ngroups++;
	mutex_unlock(&x3_pctrl->mutex);
	return 0;

}
static struct x3_pinmux_function* x3_add_function(struct x3_pinctrl *x3_pctrl,
												  const char *name,
												  const char **pgnames,
												  unsigned npgnames)
{
	struct x3_pinmux_function *function;
	function = devm_kzalloc(x3_pctrl->dev, sizeof(*function), GFP_KERNEL);
	if (!function)
		return NULL;
	function->name = name;
	function->groups = pgnames;
	function->ngroups = npgnames;

	mutex_lock(&x3_pctrl->mutex);
	list_add_tail(&function->node, &x3_pctrl->functions);
	radix_tree_insert(&x3_pctrl->ftree, x3_pctrl->nfuncs, function);
	x3_pctrl->nfuncs++;
	mutex_unlock(&x3_pctrl->mutex);
	return function;
}


static void x3_remove_function(struct x3_pinctrl *x3_pctrl,
							   struct x3_pinmux_function *function)
{
	int i;
	mutex_lock(&x3_pctrl->mutex);
	for (i = 0; i < x3_pctrl->nfuncs; i++) {
		struct x3_pinmux_function *found;
		found = radix_tree_lookup(&x3_pctrl->ftree, i);
		if (found == function)
			radix_tree_delete(&x3_pctrl->ftree, i);
	}
	list_del(&function->node);
	x3_pctrl->nfuncs--;
	mutex_unlock(&x3_pctrl->mutex);
}

static int x3_find_func_byname(struct x3_pinctrl *pctrl, const char *func_name)
{
	struct x3_pinmux_function *func;
	int selector = 0;

	while (selector < pctrl->nfuncs) {
		func = radix_tree_lookup(&pctrl->ftree, selector);
		if (func && !strcmp(func_name, func->name))
			return selector;
		selector++;
	}
	return -1;
}

static void x3_pinctrl_free_funcs(struct x3_pinctrl *x3_pctrl)
{
	struct list_head *pos, *tmp;
	int i;

	mutex_lock(&x3_pctrl->mutex);
	for (i = 0; i < x3_pctrl->nfuncs; i++) {
		struct x3_pinmux_function *func;
		func = radix_tree_lookup(&x3_pctrl->ftree, i);
		if (!func)
			continue;
		radix_tree_delete(&x3_pctrl->ftree, i);
	}
	list_for_each_safe(pos, tmp, &x3_pctrl->functions) {
		struct x3_pinmux_function *function;
		function = list_entry(pos, struct x3_pinmux_function, node);
		list_del(&function->node);
	}
	mutex_unlock(&x3_pctrl->mutex);
}

static void x3_pinctrl_free_pingroups(struct x3_pinctrl *x3_pctrl)
{
	struct list_head *pos, *tmp;
	int i;

	mutex_lock(&x3_pctrl->mutex);
	for (i = 0; i < x3_pctrl->ngroups; i++) {
		struct x3_pctrl_group *pingroup;
		pingroup = radix_tree_lookup(&x3_pctrl->pgtree, i);
		if (!pingroup)
			continue;
		radix_tree_delete(&x3_pctrl->pgtree, i);
	}
	list_for_each_safe(pos, tmp, &x3_pctrl->pingroups) {
		struct x3_pctrl_group *pingroup;
		pingroup = list_entry(pos, struct x3_pctrl_group, node);
		list_del(&pingroup->node);
	}
	mutex_unlock(&x3_pctrl->mutex);
}

static int x3_parse_one_pinctrl_entry(struct x3_pinctrl *x3_pctrl,
									  struct device_node *np,
									  struct pinctrl_map **map,
									  unsigned *num_maps,
									  const char **pgnames)
{
	const __be32 *pinmux_group;
	int size, rows, *pins, *muxs, index = 0, found = 0, res = -ENOMEM;
	struct x3_pinmux_function *function = NULL;
	pinmux_group = of_get_property(np, "pinctrl-x3,pins-muxs", &size);
	if ((!pinmux_group) || (size < sizeof(*pinmux_group) * 2)) {
		dev_err(x3_pctrl->dev, "bad data for mux %s\n", np->name);
		return -EINVAL;
	}
	if (x3_find_func_byname(x3_pctrl, np->name) >= 0) {
		pr_debug("existed func group\n");
		goto existed_func;
	}

	size /= sizeof(*pinmux_group);  /* Number of elements in array */
	rows = size / 2;

	pins = devm_kzalloc(x3_pctrl->dev, sizeof(*pins) * rows, GFP_KERNEL);
	if (!pins)
		return -ENOMEM;
	muxs = devm_kzalloc(x3_pctrl->dev, sizeof(*muxs) * rows, GFP_KERNEL);
	if (!muxs)
		goto free_pins;

	while (index < size) {
		unsigned val1, val2;

		val1 = be32_to_cpup(pinmux_group + index++);
		val2 = be32_to_cpup(pinmux_group + index++);
		pins[found] = val1;
		muxs[found++] = val2;
	}

	pgnames[0] = np->name;
	function = x3_add_function(x3_pctrl, np->name, pgnames, 1);
	if (!function)
		goto free_muxs;
	if (x3_add_pingroup(x3_pctrl, np->name, pins, muxs, found))
		goto free_function;

existed_func:
	(*map)->type = PIN_MAP_TYPE_MUX_GROUP;
	(*map)->data.mux.group = np->name;
	(*map)->data.mux.function = np->name;

	*num_maps = 1;
	return 0;

free_function:
	x3_remove_function(x3_pctrl, function);
free_muxs:
	devm_kfree(x3_pctrl->dev, muxs);
free_pins:
	devm_kfree(x3_pctrl->dev, pins);

	return res;
}

static int x3_pinctrl_dt_node_to_map(struct pinctrl_dev *pctldev,
									 struct device_node *np_config,
									 struct pinctrl_map **map, unsigned *num_maps)
{
	struct x3_pinctrl *x3_pctrl;
	const char **pgnames;
	int ret;

	x3_pctrl = pinctrl_dev_get_drvdata(pctldev);

	/* create 2 maps. One is for pinmux, and the other is for pinconf.      pinconf TODO */
	*map = devm_kzalloc(x3_pctrl->dev, sizeof(**map) * 2, GFP_KERNEL);
	if (!*map)
		return -ENOMEM;

	*num_maps = 0;
	pgnames = devm_kzalloc(x3_pctrl->dev, sizeof(*pgnames), GFP_KERNEL);
	if (!pgnames) {
		ret = -ENOMEM;
		goto free_map;
	}
	ret = x3_parse_one_pinctrl_entry(x3_pctrl, np_config, map, num_maps, pgnames);
	if (ret < 0) {
		dev_err(x3_pctrl->dev, "no pins entries for %s ret:%d\n", np_config->name, ret);
		goto free_pgnames;
	}
	return 0;

free_pgnames:
	devm_kfree(x3_pctrl->dev, pgnames);
free_map:
	devm_kfree(x3_pctrl->dev, *map);

	return ret;
}

static void x3_pinctrl_dt_free_map(struct pinctrl_dev *pctldev,
								   struct pinctrl_map *map,
								   unsigned int num_maps)
{
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	devm_kfree(pctrl->dev, map);
}

static const struct pinctrl_ops x3_pctrl_ops = {
	.get_groups_count = x3_pinctrl_get_groups_count,
	.get_group_name = x3_pinctrl_get_group_name,
	.get_group_pins = x3_pinctrl_get_group_pins,
	.dt_node_to_map = x3_pinctrl_dt_node_to_map,
	.dt_free_map = x3_pinctrl_dt_free_map,
};

static int x3_pmux_get_functions_count(struct pinctrl_dev *pctldev)
{
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	return pctrl->nfuncs;
}

static const char* x3_pmux_get_function_name(struct pinctrl_dev *pctldev,
											 unsigned selector)
{
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	struct x3_pinmux_function *func;
	func = radix_tree_lookup(&pctrl->ftree, selector);
	if (!func) {
		dev_err(pctrl->dev, "%s could not find function%i\n", __func__, selector);
		return NULL;
	}
	return func->name;
}

static int x3_pmux_get_function_groups(struct pinctrl_dev *pctldev,
									   unsigned selector,
									   const char *const **groups,
									   unsigned *const num_groups)
{
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	struct x3_pinmux_function *func;
	func = radix_tree_lookup(&pctrl->ftree, selector);
	if (!func) {
		dev_err(pctrl->dev, "%s could not find function%i\n", __func__, selector);
		return -EINVAL;
	}
	*groups = func->groups;
	*num_groups = func->ngroups;
	return 0;
}

static inline void x3_pinctrl_fsel_set(struct x3_pinctrl *pctrl,
									   unsigned pin,
									   unsigned int fsel)
{
	int value;
	void __iomem *regaddr;

	if (IS_ENABLED(CONFIG_PINCTRL_HOBOT_X3)) {
		regaddr = pctrl->pinbase + (pin << 2);
		value = readl(regaddr);
		value &= ~(0x3);
		value |= fsel;
		writel(value, regaddr);
	}
}

static int x3_pinmux_set_mux(struct pinctrl_dev *pctldev,
			     unsigned int function, unsigned int group)
{
	int i;
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);
	const struct x3_pctrl_group *pgrp;
	pgrp = radix_tree_lookup(&pctrl->pgtree, group);

	for (i = 0; i < pgrp->npins; i++) {
		unsigned int pin = pgrp->pins[i];
		unsigned int mux_val = pgrp->mux_val[i];
		x3_pinctrl_fsel_set(pctrl, pin, mux_val);
	}
	return 0;
}

static const struct pinmux_ops x3_pinmux_ops = {
	.get_functions_count = x3_pmux_get_functions_count,
	.get_function_name = x3_pmux_get_function_name,
	.get_function_groups = x3_pmux_get_function_groups,
	.set_mux = x3_pinmux_set_mux,
	.strict = true,
};

static int x3_pinconf_cfg_get(struct pinctrl_dev *pctldev,
							  unsigned pin,
							  unsigned long *config)
{
	u32 value;
	unsigned int arg = 0;
	void __iomem *regaddr;

	unsigned int param = pinconf_to_config_param(*config);
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);

	if (pin >= X3_NUM_IOS)
		return -ENOTSUPP;

	regaddr = pctrl->pinbase + (pin << 2);

	switch (param) {
	case PIN_CONFIG_DRIVE_PUSH_PULL:
		{
			value = readl(regaddr);
			arg = 1;
				return -EINVAL;
		}
		break;
	default:
		return -ENOTSUPP;
	}

	*config = pinconf_to_config_packed(param, arg);
	return 0;
}

static int x3_pinconf_cfg_set(struct pinctrl_dev *pctldev,
							  unsigned pin,
							  unsigned long *configs,
							  unsigned num_configs)
{
	int i, value;
	void __iomem *regaddr;
	struct x3_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);

	if (pin >= X3_NUM_IOS)
		return -ENOTSUPP;
	regaddr = pctrl->pinbase + (pin << 2);

	for (i = 0; i < num_configs; i++) {
		unsigned int param = pinconf_to_config_param(configs[i]);

		switch (param) {
		case PIN_CONFIG_DRIVE_PUSH_PULL:
			{
				value = readl(regaddr);
				return -EINVAL;
			}
			break;
		default:
			dev_warn(pctldev->dev,
					 "unsupported configuration parameter '%u'\n",
					 param);
			continue;
		}
	}

	return 0;
}

static const struct pinconf_ops x3_pinconf_ops = {
	.pin_config_get = x3_pinconf_cfg_get,
	.pin_config_set = x3_pinconf_cfg_set,
};

static struct pinctrl_desc x3_desc = {
	.name = "x3_pinctrl",
	.pins = x3_pins,
	.npins = ARRAY_SIZE(x3_pins),
	.pctlops = &x3_pctrl_ops,
	.pmxops = &x3_pinmux_ops,
	.confops = &x3_pinconf_ops,
	.owner = THIS_MODULE,
};

static int x3_gpio_get(struct gpio_chip *chip, unsigned offset)
{
	u32 value;
	int index;
	void __iomem *regaddr;
	unsigned int gpio = chip->base + offset;
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	index = find_io_group_index(gpio);
	if (index < 0)
		return -1;
	regaddr = pctrl->regbase + io_groups[index].regoffset;

	value = readl(regaddr + X3_IO_IN_VALUE);
	value &= (0x1 << (gpio - io_groups[index].start));
	if (value)
		return 1;
	return 0;
}

static void x3_gpio_set(struct gpio_chip *chip, unsigned offset, int val)
{
	u32 value;
	int index;
	void __iomem *regaddr;
	unsigned int gpio = chip->base + offset;
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	index = find_io_group_index(gpio);
	if (index < 0)
		return;
	regaddr = pctrl->regbase + io_groups[index].regoffset;
	value = readl(regaddr + X3_IO_CTL);
	if (val == GPIO_LOW)
		value &= ~(0x1 << (gpio - io_groups[index].start));
	else if (val == GPIO_HIGH)
		value |= (0x1 << (gpio - io_groups[index].start));
	writel(value, regaddr + X3_IO_CTL);
}

static int x3_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
{
	u32 value;
	int index;
	void __iomem *regaddr;
	unsigned int gpio = chip->base + offset;
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);

	index = find_io_group_index(gpio);
	if (index < 0)
		return -ENODEV;
	regaddr = pctrl->regbase + io_groups[index].regoffset;
	value = readl(regaddr + X3_IO_CTL);
	value &= ~(0x1 << (gpio - io_groups[index].start + X3_IO_DIR_SHIFT));
	writel(value, regaddr + X3_IO_CTL);
	return 0;
}

static int x3_gpio_direction_output(struct gpio_chip *chip,
									unsigned offset,
									int val)
{
	u32 value;
	int index;
	void __iomem *regaddr;
	unsigned int gpio = chip->base + offset;
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);

	index = find_io_group_index(gpio);
	if (index < 0)
		return -ENODEV;
	regaddr = pctrl->regbase + io_groups[index].regoffset;
	value = readl(regaddr + X3_IO_CTL);
	value |= (0x1 << (gpio - io_groups[index].start + X3_IO_DIR_SHIFT));

	if (val == GPIO_LOW)
		value &= ~(0x1 << (gpio - io_groups[index].start));
	else if (val == GPIO_HIGH)
		value |= (0x1 << (gpio - io_groups[index].start));

	writel(value, regaddr + X3_IO_CTL);

	return 0;
}

static int x3_gpio_to_irq(struct gpio_chip *chip, unsigned offset)
{
	return 0;
}

static int x3_gpio_request(struct gpio_chip *chip, unsigned int offset)
{
	int ret;
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	ret = pinctrl_request_gpio(chip->base + offset);
	if (ret)
		return ret;
	x3_pinctrl_fsel_set(pctrl, chip->base + offset, 0x3);
	return 0;
}
static void x3_gpio_free(struct gpio_chip *chip, unsigned int offset)
{
	pinctrl_free_gpio(chip->base + offset);
}

static struct gpio_chip x3_gpio = {
	.base = X3_IO_MIN,
	.ngpio = X3_IO_MAX - X3_IO_MIN + 1,
	.direction_input = x3_gpio_direction_input,
	.direction_output = x3_gpio_direction_output,
	.get = x3_gpio_get,
	.set = x3_gpio_set,
	.to_irq = x3_gpio_to_irq,
	.request = x3_gpio_request,
	.free = x3_gpio_free,
};

static struct pinctrl_gpio_range x3_pinctrl_gpio_range = {
	.name = "pinctrl-x3",
	.npins = X3_IO_MAX - X3_IO_MIN + 1,
};

static void x3_gpio_irq_enable(struct irq_data *data)
{
	u32 value, bank;
	void __iomem	*regaddr;
	struct gpio_chip *chip = irq_data_get_irq_chip_data(data);
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	unsigned gpio = irqd_to_hwirq(data) + chip->base;
	set_bit(gpio, pctrl->gpio_irq_enabled_mask);
	bank = find_irqbank(pctrl, gpio);
	if (bank < GPIO_IRQ_BANK0 || bank > GPIO_IRQ_BANK3)
		return;
	regaddr = pctrl->regbase + X3_IO_INT_EN;
	value = readl(regaddr);
	value |= 0x1 << bank;
	writel(value, regaddr);
}

static void x3_gpio_irq_disable(struct irq_data *data)
{
	u32 value, bank;
	void __iomem	*regaddr;
	struct gpio_chip *chip = irq_data_get_irq_chip_data(data);
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	unsigned gpio = irqd_to_hwirq(data) + chip->base;
	clear_bit(gpio, pctrl->gpio_irq_enabled_mask);
	bank = find_irqbank(pctrl, gpio);
	if (bank < GPIO_IRQ_BANK0 || bank > GPIO_IRQ_BANK3)
		return;
	regaddr = pctrl->regbase + X3_IO_INT_EN;
	value = readl(regaddr);
	value &= ~(0x1 << bank);
	writel(value, regaddr);
}

static void x3_gpio_irq_unmask(struct irq_data *data)
{
	u32 value, bank;
	struct gpio_chip *chip = irq_data_get_irq_chip_data(data);
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	unsigned gpio = irqd_to_hwirq(data) + chip->base;
	bank = find_irqbank(pctrl, gpio);
	if (bank < GPIO_IRQ_BANK0 || bank > GPIO_IRQ_BANK3)
		return;
	value = readl(pctrl->regbase + X3_IO_INT_UNMASK);
	value |= 0x1 << bank;
	writel(value, pctrl->regbase + X3_IO_INT_UNMASK);
}

static void x3_gpio_irq_mask(struct irq_data *data)
{
	u32 value, bank;
	struct gpio_chip *chip = irq_data_get_irq_chip_data(data);
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	unsigned gpio = irqd_to_hwirq(data) + chip->base;
	bank = find_irqbank(pctrl, gpio);
	if (bank < GPIO_IRQ_BANK0 || bank > GPIO_IRQ_BANK3)
		return;
	value = readl(pctrl->regbase + X3_IO_INT_SETMASK);
	value |= 0x1 << bank;
	writel(value, pctrl->regbase + X3_IO_INT_SETMASK);
}

static int x3_gpio_irq_set_type(struct irq_data *data, unsigned int type)
{
	u32 value1, value2, gpio, bank;
	struct gpio_chip *chip = irq_data_get_irq_chip_data(data);
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);
	gpio = irqd_to_hwirq(data) + chip->base;
	bank = find_irqbank(pctrl, gpio);
	if (bank < GPIO_IRQ_BANK0 || bank > GPIO_IRQ_BANK3)
		return -EINVAL;
	value1 = readl(pctrl->regbase + X3_IO_INT_POS);
	value2 = readl(pctrl->regbase + X3_IO_INT_NEG);
	switch (type) {
	case IRQ_TYPE_EDGE_RISING:
		value1 |= BIT(bank);
		value2 &= ~BIT(bank);
		break;
	case IRQ_TYPE_EDGE_FALLING:
		value1 &= ~BIT(bank);
		value2 |= BIT(bank);
		break;
	case IRQ_TYPE_EDGE_BOTH:
		value1 |= BIT(bank);
		value2 |= BIT(bank);
		break;
	default:
		return -EINVAL;
	}
	writel(value1, pctrl->regbase + X3_IO_INT_POS);
	writel(value2, pctrl->regbase + X3_IO_INT_NEG);
	return 0;
}

static int x3_set_gpio_irq_to_bank(struct x3_pinctrl *pctrl)
{
	u32 value, index, gpio;
	for (index = 0; index < GPIO_IRQ_BANK_NUM; index++) {
		gpio = pctrl->irqbind[index];
		if (gpio < X3_IO_MIN || gpio > X3_IO_MAX)
			continue;
		value = readl(pctrl->regbase + X3_IO_INT_SEL);
		value &= ~(0xff << index * 8);
		value |= (gpio << index * 8);
		writel(value, pctrl->regbase + X3_IO_INT_SEL);
	}
	return 0;
}

static struct irq_chip x3_gpio_irq_chip = {
	.name = "pinctrl-x3",
	.irq_enable = x3_gpio_irq_enable,
	.irq_disable = x3_gpio_irq_disable,
	.irq_set_type = x3_gpio_irq_set_type,
	.irq_ack = NULL,
	.irq_mask = x3_gpio_irq_mask,
	.irq_unmask = x3_gpio_irq_unmask,
};

static void x3_gpio_generic_handler(struct irq_desc *desc)
{
	u32 value, gpio, i;
	void __iomem	*regaddr;
	struct gpio_chip *chip = irq_desc_get_handler_data(desc);
	struct irq_chip *irqchip = irq_desc_get_chip(desc);
	struct x3_pinctrl *pctrl = gpiochip_get_data(chip);

	chained_irq_enter(irqchip, desc);

	regaddr = pctrl->regbase + X3_IO_INT_SRCPND;
	value = readl(regaddr);
	for (i = 0; i < GPIO_IRQ_BANK_NUM; i++) {
		gpio = pctrl->irqbind[i];
		if ((value & BIT(i)) && gpio && test_bit(gpio, pctrl->gpio_irq_enabled_mask)) {
			generic_handle_irq(gpio_to_irq(gpio));
		}
	}
	writel(value, regaddr);
	chained_irq_exit(irqchip, desc);
}

static int x3_pinctrl_probe(struct platform_device *pdev)
{
	struct resource *res,*irq;
	struct x3_pinctrl *x3_pctrl;
	int ret = 0;

	x3_pctrl = devm_kzalloc(&pdev->dev, sizeof(struct x3_pinctrl), GFP_KERNEL);
	if (!x3_pctrl)
		return -ENOMEM;
	printk("x3_pinctrl_probe\n");
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!res) {
		dev_err(&pdev->dev, "missing IO resource\n");
		return -ENODEV;
	}
	x3_pctrl->pinbase = devm_ioremap_resource(&pdev->dev, res);
	res = platform_get_resource(pdev, IORESOURCE_MEM, 1);
	if (!res) {
		dev_err(&pdev->dev, "missing GPIO IO resource\n");
		return -ENODEV;
	}
	x3_pctrl->regbase = devm_ioremap_resource(&pdev->dev, res);
	x3_pctrl->dev = &pdev->dev;
	mutex_init(&x3_pctrl->mutex);
	INIT_LIST_HEAD(&x3_pctrl->pingroups);
	INIT_LIST_HEAD(&x3_pctrl->functions);
	bitmap_zero(x3_pctrl->gpio_irq_enabled_mask, X3_NUM_IOS);
	x3_pctrl->gpio_chip = &x3_gpio;
	x3_pctrl->gpio_chip->parent = &pdev->dev;
	x3_pctrl->gpio_chip->of_node = pdev->dev.of_node;

	ret = gpiochip_add_data(x3_pctrl->gpio_chip, x3_pctrl);
	if (ret) {
		dev_err(&pdev->dev, "could not add GPIO chip\n");
		goto free;
	}

	x3_pctrl->pctrl = devm_pinctrl_register(&pdev->dev, &x3_desc, x3_pctrl);
	if (IS_ERR(x3_pctrl->pctrl)) {
		ret = PTR_ERR(x3_pctrl->pctrl);
		goto free;
	}
	x3_pctrl->gpio_range = &x3_pinctrl_gpio_range;
	x3_pctrl->gpio_range->base = X3_IO_MIN;
	x3_pctrl->gpio_range->pin_base = X3_IO_MIN;
	x3_pctrl->gpio_range->gc = x3_pctrl->gpio_chip;
	pinctrl_add_gpio_range(x3_pctrl->pctrl, x3_pctrl->gpio_range);

	platform_set_drvdata(pdev, x3_pctrl);

	x3_pctrl->irq_base = devm_irq_alloc_descs(x3_pctrl->dev, -1, 0,
											  x3_pctrl->gpio_chip->ngpio, NUMA_NO_NODE);
	if (x3_pctrl->irq_base < 0) {
		dev_err(x3_pctrl->dev, "Failed to allocate IRQ numbers\n");
	}
	ret = gpiochip_irqchip_add(x3_pctrl->gpio_chip, &x3_gpio_irq_chip, x3_pctrl->irq_base,
							   handle_level_irq, IRQ_TYPE_NONE);
	if (ret) {
		dev_err(&pdev->dev, "Could not connect irqchip to gpiochip!\n");
	}
	irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);
	if (!irq) {
		dev_err(&pdev->dev, "No IRQ resource\n");
		return -ENODEV;
	}
	gpiochip_set_chained_irqchip(x3_pctrl->gpio_chip, &x3_gpio_irq_chip, irq->start,
								 x3_gpio_generic_handler);

	if (!of_property_read_u32_array(pdev->dev.of_node, "gpioirq-bank-cfg", x3_pctrl->irqbind, GPIO_IRQ_BANK_NUM)) {
		x3_set_gpio_irq_to_bank(x3_pctrl);
	}

	dev_info(&pdev->dev, "x3 pinctrl initialized\n");
	return 0;
free:
	x3_pinctrl_free_funcs(x3_pctrl);
	x3_pinctrl_free_pingroups(x3_pctrl);
	return ret;
}

static const struct of_device_id x3_pinctrl_of_match[] = {
	{.compatible = "hobot,x3-pinctrl"},
	{}
};

static struct platform_driver x3_pinctrl_driver = {
	.driver = {
		.name = "pinctrl-x3",
		.of_match_table = x3_pinctrl_of_match,
	},
	.probe = x3_pinctrl_probe,
};

static int __init x3_pinctrl_init(void)
{
	return platform_driver_register(&x3_pinctrl_driver);
}
arch_initcall(x3_pinctrl_init);

