<?xml version="1.0" encoding="UTF-8"?>
<svg viewBox="0 0 1200 850" xmlns="http://www.w3.org/2000/svg">
  
  <!-- Title -->
  <text x="600" y="35" text-anchor="middle" font-size="28" font-weight="bold" fill="#1a1a1a">
    MOSFET Device Structure
  </text>
  <text x="600" y="60" text-anchor="middle" font-size="14" fill="#666">
    nMOS &amp; pMOS Cross-Sections with Key Dimensions
  </text>
  
  <!-- nMOS Transistor -->
  <g id="nmos">
    <rect x="50" y="90" width="550" height="320" fill="#e3f2fd" stroke="#1976d2" stroke-width="3" rx="8"/>
    <text x="325" y="120" text-anchor="middle" font-size="20" font-weight="bold" fill="#1976d2">
      nMOS Transistor
    </text>
    
    <!-- Metal contacts -->
    <rect x="120" y="150" width="50" height="25" fill="#ffd54f" stroke="#f57f17" stroke-width="2"/>
    <text x="145" y="167" text-anchor="middle" font-size="10" fill="#333" font-weight="bold">M1</text>
    
    <rect x="325" y="150" width="50" height="25" fill="#ffd54f" stroke="#f57f17" stroke-width="2"/>
    <text x="350" y="167" text-anchor="middle" font-size="10" fill="#333" font-weight="bold">M1</text>
    
    <rect x="530" y="150" width="50" height="25" fill="#ffd54f" stroke="#f57f17" stroke-width="2"/>
    <text x="555" y="167" text-anchor="middle" font-size="10" fill="#333" font-weight="bold">M1</text>
    
    <!-- Contact plugs -->
    <rect x="135" y="175" width="20" height="35" fill="#c0c0c0" stroke="#757575" stroke-width="1"/>
    <rect x="340" y="175" width="20" height="35" fill="#c0c0c0" stroke="#757575" stroke-width="1"/>
    <rect x="545" y="175" width="20" height="35" fill="#c0c0c0" stroke="#757575" stroke-width="1"/>
    
    <!-- ILD (Inter-Layer Dielectric) -->
    <rect x="80" y="175" width="55" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    <rect x="170" y="175" width="155" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    <rect x="360" y="175" width="170" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    <rect x="565" y="175" width="55" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    
    <!-- Silicide -->
    <rect x="130" y="210" width="30" height="8" fill="#757575" stroke="#424242" stroke-width="1"/>
    <rect x="300" y="210" width="100" height="8" fill="#757575" stroke="#424242" stroke-width="1"/>
    <rect x="540" y="210" width="30" height="8" fill="#757575" stroke="#424242" stroke-width="1"/>
    <text x="350" y="206" text-anchor="middle" font-size="8" fill="#424242">NiSi/CoSi₂</text>
    
    <!-- Source (n+) -->
    <rect x="130" y="218" width="30" height="30" fill="#ff5252" stroke="#c62828" stroke-width="2"/>
    <text x="145" y="237" text-anchor="middle" font-size="10" fill="white" font-weight="bold">n⁺</text>
    
    <!-- Drain (n+) -->
    <rect x="540" y="218" width="30" height="30" fill="#ff5252" stroke="#c62828" stroke-width="2"/>
    <text x="555" y="237" text-anchor="middle" font-size="10" fill="white" font-weight="bold">n⁺</text>
    
    <!-- Gate stack -->
    <rect x="300" y="218" width="100" height="15" fill="#b0bec5" stroke="#546e7a" stroke-width="2"/>
    <text x="350" y="229" text-anchor="middle" font-size="9" fill="white" font-weight="bold">Poly-Si Gate</text>
    
    <!-- Gate oxide -->
    <rect x="300" y="233" width="100" height="5" fill="#64b5f6" stroke="#1976d2" stroke-width="1"/>
    <text x="350" y="245" text-anchor="middle" font-size="7" fill="#333">SiO₂ (2nm)</text>
    
    <!-- Spacers -->
    <path d="M 295,218 L 295,248 L 300,248 L 300,233 Z" fill="#4fc3f7" stroke="#0288d1" stroke-width="1"/>
    <path d="M 405,218 L 405,248 L 400,248 L 400,233 Z" fill="#4fc3f7" stroke="#0288d1" stroke-width="1"/>
    
    <!-- LDD regions -->
    <rect x="160" y="238" width="40" height="10" fill="#ffab91" stroke="#ff6f00" stroke-width="1"/>
    <rect x="500" y="238" width="40" height="10" fill="#ffab91" stroke="#ff6f00" stroke-width="1"/>
    <text x="180" y="245" text-anchor="middle" font-size="7" fill="#333">LDD</text>
    <text x="520" y="245" text-anchor="middle" font-size="7" fill="#333">LDD</text>
    
    <!-- STI (Shallow Trench Isolation) -->
    <rect x="80" y="218" width="50" height="60" fill="#4fc3f7" stroke="#0288d1" stroke-width="2"/>
    <text x="105" y="252" text-anchor="middle" font-size="9" fill="white" font-weight="bold">STI</text>
    
    <rect x="570" y="218" width="50" height="60" fill="#4fc3f7" stroke="#0288d1" stroke-width="2"/>
    <text x="595" y="252" text-anchor="middle" font-size="9" fill="white" font-weight="bold">STI</text>
    
    <!-- Channel region -->
    <rect x="200" y="238" width="300" height="40" fill="#c5a876" stroke="#8b7355" stroke-width="2"/>
    <text x="350" y="262" text-anchor="middle" font-size="11" fill="white" font-weight="bold">p-type Channel</text>
    
    <!-- p-well -->
    <rect x="80" y="278" width="540" height="50" fill="#a5d6a7" stroke="#66bb6a" stroke-width="2"/>
    <text x="350" y="308" text-anchor="middle" font-size="12" fill="white" font-weight="bold">p-well (Boron doped)</text>
    
    <!-- Substrate -->
    <rect x="80" y="328" width="540" height="40" fill="#8b7355" stroke="#5d4037" stroke-width="2"/>
    <text x="350" y="352" text-anchor="middle" font-size="12" fill="white" font-weight="bold">p-type Si Substrate</text>
    
    <!-- Labels -->
    <text x="145" y="185" text-anchor="middle" font-size="9" fill="#1976d2" font-weight="bold">Source</text>
    <text x="350" y="185" text-anchor="middle" font-size="9" fill="#1976d2" font-weight="bold">Gate</text>
    <text x="555" y="185" text-anchor="middle" font-size="9" fill="#1976d2" font-weight="bold">Drain</text>
    
    <!-- Dimensions -->
    <line x1="300" y1="380" x2="400" y2="380" stroke="#c62828" stroke-width="2"/>
    <line x1="300" y1="375" x2="300" y2="385" stroke="#c62828" stroke-width="2"/>
    <line x1="400" y1="375" x2="400" y2="385" stroke="#c62828" stroke-width="2"/>
    <text x="350" y="396" text-anchor="middle" font-size="10" fill="#c62828" font-weight="bold">L_g = 28-180 nm</text>
  </g>
  
  <!-- pMOS Transistor -->
  <g id="pmos">
    <rect x="650" y="90" width="500" height="320" fill="#fff3e0" stroke="#f57c00" stroke-width="3" rx="8"/>
    <text x="900" y="120" text-anchor="middle" font-size="20" font-weight="bold" fill="#f57c00">
      pMOS Transistor
    </text>
    
    <!-- Metal contacts -->
    <rect x="710" y="150" width="45" height="25" fill="#ffd54f" stroke="#f57f17" stroke-width="2"/>
    <rect x="880" y="150" width="40" height="25" fill="#ffd54f" stroke="#f57f17" stroke-width="2"/>
    <rect x="1050" y="150" width="45" height="25" fill="#ffd54f" stroke="#f57f17" stroke-width="2"/>
    
    <!-- Contact plugs -->
    <rect x="722" y="175" width="20" height="35" fill="#c0c0c0" stroke="#757575" stroke-width="1"/>
    <rect x="890" y="175" width="20" height="35" fill="#c0c0c0" stroke="#757575" stroke-width="1"/>
    <rect x="1062" y="175" width="20" height="35" fill="#c0c0c0" stroke="#757575" stroke-width="1"/>
    
    <!-- ILD -->
    <rect x="670" y="175" width="52" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    <rect x="755" y="175" width="125" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    <rect x="920" y="175" width="130" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    <rect x="1095" y="175" width="45" height="35" fill="#e1f5fe" stroke="#0288d1" stroke-width="1" opacity="0.5"/>
    
    <!-- Silicide -->
    <rect x="717" y="210" width="30" height="8" fill="#757575" stroke="#424242" stroke-width="1"/>
    <rect x="870" y="210" width="60" height="8" fill="#757575" stroke="#424242" stroke-width="1"/>
    <rect x="1057" y="210" width="30" height="8" fill="#757575" stroke="#424242" stroke-width="1"/>
    
    <!-- Source (p+) -->
    <rect x="717" y="218" width="30" height="30" fill="#9c27b0" stroke="#6a1b9a" stroke-width="2"/>
    <text x="732" y="237" text-anchor="middle" font-size="10" fill="white" font-weight="bold">p⁺</text>
    
    <!-- Drain (p+) -->
    <rect x="1057" y="218" width="30" height="30" fill="#9c27b0" stroke="#6a1b9a" stroke-width="2"/>
    <text x="1072" y="237" text-anchor="middle" font-size="10" fill="white" font-weight="bold">p⁺</text>
    
    <!-- Gate stack -->
    <rect x="870" y="218" width="60" height="15" fill="#b0bec5" stroke="#546e7a" stroke-width="2"/>
    <text x="900" y="229" text-anchor="middle" font-size="8" fill="white" font-weight="bold">Poly-Si</text>
    
    <!-- Gate oxide -->
    <rect x="870" y="233" width="60" height="5" fill="#64b5f6" stroke="#1976d2" stroke-width="1"/>
    
    <!-- Spacers -->
    <path d="M 865,218 L 865,248 L 870,248 L 870,233 Z" fill="#4fc3f7" stroke="#0288d1" stroke-width="1"/>
    <path d="M 935,218 L 935,248 L 930,248 L 930,233 Z" fill="#4fc3f7" stroke="#0288d1" stroke-width="1"/>
    
    <!-- LDD regions -->
    <rect x="747" y="238" width="28" height="10" fill="#ce93d8" stroke="#8e24aa" stroke-width="1"/>
    <rect x="1029" y="238" width="28" height="10" fill="#ce93d8" stroke="#8e24aa" stroke-width="1"/>
    
    <!-- STI -->
    <rect x="670" y="218" width="47" height="60" fill="#4fc3f7" stroke="#0288d1" stroke-width="2"/>
    <text x="693" y="252" text-anchor="middle" font-size="8" fill="white" font-weight="bold">STI</text>
    
    <rect x="1087" y="218" width="53" height="60" fill="#4fc3f7" stroke="#0288d1" stroke-width="2"/>
    <text x="1113" y="252" text-anchor="middle" font-size="8" fill="white" font-weight="bold">STI</text>
    
    <!-- Channel region -->
    <rect x="775" y="238" width="254" height="40" fill="#c5a876" stroke="#8b7355" stroke-width="2"/>
    <text x="900" y="262" text-anchor="middle" font-size="10" fill="white" font-weight="bold">n-type Channel</text>
    
    <!-- n-well -->
    <rect x="670" y="278" width="470" height="50" fill="#ffcc80" stroke="#ff6f00" stroke-width="2"/>
    <text x="900" y="308" text-anchor="middle" font-size="11" fill="white" font-weight="bold">n-well (Phosphorus doped)</text>
    
    <!-- Substrate -->
    <rect x="670" y="328" width="470" height="40" fill="#8b7355" stroke="#5d4037" stroke-width="2"/>
    <text x="900" y="352" text-anchor="middle" font-size="12" fill="white" font-weight="bold">p-type Si Substrate</text>
    
    <!-- Labels -->
    <text x="732" y="185" text-anchor="middle" font-size="9" fill="#f57c00" font-weight="bold">Source</text>
    <text x="900" y="185" text-anchor="middle" font-size="9" fill="#f57c00" font-weight="bold">Gate</text>
    <text x="1072" y="185" text-anchor="middle" font-size="9" fill="#f57c00" font-weight="bold">Drain</text>
    
    <!-- Dimensions -->
    <line x1="870" y1="380" x2="930" y2="380" stroke="#c62828" stroke-width="2"/>
    <line x1="870" y1="375" x2="870" y2="385" stroke="#c62828" stroke-width="2"/>
    <line x1="930" y1="375" x2="930" y2="385" stroke="#c62828" stroke-width="2"/>
    <text x="900" y="396" text-anchor="middle" font-size="10" fill="#c62828" font-weight="bold">L_g = 28 nm</text>
  </g>
  
  <!-- Key Parameters -->
  <rect x="50" y="430" width="550" height="170" fill="#f3e5f5" stroke="#7b1fa2" stroke-width="2" rx="6"/>
  <text x="325" y="460" text-anchor="middle" font-size="18" font-weight="bold" fill="#7b1fa2">
    Key Device Parameters
  </text>
  
  <text x="70" y="485" font-size="12" fill="#333" font-weight="bold">Dimensions:</text>
  <text x="70" y="503" font-size="10" fill="#666">• Gate length (L_g): 28 nm (modern), 180 nm (older)</text>
  <text x="70" y="518" font-size="10" fill="#666">• Gate oxide (t_ox): 1.5-3 nm (SiO₂), HfO₂ for &lt;45nm</text>
  <text x="70" y="533" font-size="10" fill="#666">• Junction depth: 50-150 nm</text>
  <text x="70" y="548" font-size="10" fill="#666">• Channel width (W): 100 nm - 10 µm</text>
  
  <text x="70" y="573" font-size="12" fill="#333" font-weight="bold">Electrical:</text>
  <text x="70" y="591" font-size="10" fill="#666">• Threshold voltage (V_th): 0.3-0.7 V</text>
  
  <text x="350" y="485" font-size="12" fill="#333" font-weight="bold">Doping Levels:</text>
  <text x="350" y="503" font-size="10" fill="#666">• n⁺ (Source/Drain): ~10²⁰ cm⁻³</text>
  <text x="350" y="518" font-size="10" fill="#666">• p⁺ (Source/Drain): ~10²⁰ cm⁻³</text>
  <text x="350" y="533" font-size="10" fill="#666">• p-well: ~10¹⁶-10¹⁷ cm⁻³</text>
  <text x="350" y="548" font-size="10" fill="#666">• n-well: ~10¹⁶-10¹⁷ cm⁻³</text>
  <text x="350" y="563" font-size="10" fill="#666">• Channel: ~10¹⁵-10¹⁶ cm⁻³</text>
  
  <text x="350" y="591" font-size="10" fill="#666">• On/Off ratio: 10⁴-10⁶</text>
  
  <!-- Operation Modes -->
  <rect x="650" y="430" width="500" height="170" fill="#e8f5e9" stroke="#388e3c" stroke-width="2" rx="6"/>
  <text x="900" y="460" text-anchor="middle" font-size="18" font-weight="bold" fill="#388e3c">
    Operation Modes
  </text>
  
  <text x="670" y="485" font-size="12" fill="#333" font-weight="bold">nMOS (V_GS &gt; V_th):</text>
  <text x="670" y="503" font-size="10" fill="#666">• Channel: Inverted (electron accumulation)</text>
  <text x="670" y="518" font-size="10" fill="#666">• Current flow: Source (n⁺) → Channel → Drain (n⁺)</text>
  <text x="670" y="533" font-size="10" fill="#666">• Carriers: Electrons (majority)</text>
  
  <text x="670" y="558" font-size="12" fill="#333" font-weight="bold">pMOS (V_GS &lt; -V_th):</text>
  <text x="670" y="576" font-size="10" fill="#666">• Channel: Inverted (hole accumulation)</text>
  <text x="670" y="591" font-size="10" fill="#666">• Current flow: Source (p⁺) → Channel → Drain (p⁺)</text>
  
  <!-- CMOS Inverter -->
  <rect x="50" y="620" width="1100" height="210" fill="#e1f5fe" stroke="#0288d1" stroke-width="2" rx="6"/>
  <text x="600" y="650" text-anchor="middle" font-size="18" font-weight="bold" fill="#0288d1">
    CMOS Inverter Circuit
  </text>
  
  <!-- Circuit diagram -->
  <line x1="300" y1="680" x2="300" y2="700" stroke="#333" stroke-width="2"/>
  <text x="280" y="695" text-anchor="end" font-size="11" fill="#333" font-weight="bold">V_DD</text>
  
  <!-- pMOS -->
  <rect x="270" y="700" width="60" height="40" fill="#f57c00" stroke="#333" stroke-width="2" rx="3"/>
  <text x="300" y="724" text-anchor="middle" font-size="10" fill="white" font-weight="bold">pMOS</text>
  
  <line x1="300" y1="740" x2="300" y2="760" stroke="#333" stroke-width="2"/>
  <circle cx="300" cy="760" r="3" fill="#333"/>
  <line x1="300" y1="760" x2="350" y2="760" stroke="#333" stroke-width="2"/>
  <text x="360" y="765" font-size="11" fill="#333" font-weight="bold">V_out</text>
  
  <!-- nMOS -->
  <rect x="270" y="760" width="60" height="40" fill="#1976d2" stroke="#333" stroke-width="2" rx="3"/>
  <text x="300" y="784" text-anchor="middle" font-size="10" fill="white" font-weight="bold">nMOS</text>
  
  <line x1="300" y1="800" x2="300" y2="820" stroke="#333" stroke-width="2"/>
  <line x1="290" y1="820" x2="310" y2="820" stroke="#333" stroke-width="3"/>
  <line x1="293" y1="823" x2="307" y2="823" stroke="#333" stroke-width="2"/>
  <line x1="296" y1="826" x2="304" y2="826" stroke="#333" stroke-width="1"/>
  <text x="320" y="825" font-size="11" fill="#333" font-weight="bold">GND</text>
  
  <!-- Input -->
  <line x1="200" y1="720" x2="270" y2="720" stroke="#333" stroke-width="2"/>
  <line x1="250" y1="720" x2="250" y2="780" stroke="#333" stroke-width="2"/>
  <line x1="250" y1="780" x2="270" y2="780" stroke="#333" stroke-width="2"/>
  <text x="180" y="725" text-anchor="end" font-size="11" fill="#333" font-weight="bold">V_in</text>
  
  <!-- Truth table -->
  <rect x="450" y="680" width="200" height="130" fill="white" stroke="#0288d1" stroke-width="2" rx="4"/>
  <text x="550" y="705" text-anchor="middle" font-size="13" fill="#333" font-weight="bold">Truth Table</text>
  <line x1="460" y1="715" x2="640" y2="715" stroke="#0288d1" stroke-width="1"/>
  
  <text x="490" y="735" font-size="11" fill="#333" font-weight="bold">V_in</text>
  <text x="570" y="735" font-size="11" fill="#333" font-weight="bold">V_out</text>
  <line x1="460" y1="740" x2="640" y2="740" stroke="#0288d1" stroke-width="1"/>
  
  <text x="490" y="760" font-size="11" fill="#666">0 (GND)</text>
  <text x="570" y="760" font-size="11" fill="#666">1 (V_DD)</text>
  
  <text x="490" y="785" font-size="11" fill="#666">1 (V_DD)</text>
  <text x="570" y="785" font-size="11" fill="#666">0 (GND)</text>
  
  <text x="550" y="805" text-anchor="middle" font-size="10" fill="#666" font-style="italic">Logic Inversion</text>
  
  <!-- Advantages -->
  <rect x="700" y="680" width="420" height="130" fill="white" stroke="#388e3c" stroke-width="2" rx="4"/>
  <text x="910" y="705" text-anchor="middle" font-size="13" fill="#388e3c" font-weight="bold">
    CMOS Advantages
  </text>
  <line x1="710" y1="715" x2="1110" y2="715" stroke="#388e3c" stroke-width="1"/>
  
  <text x="720" y="735" font-size="11" fill="#333">✓ Zero static power (no DC path)</text>
  <text x="720" y="753" font-size="11" fill="#333">✓ High noise margins</text>
  <text x="720" y="771" font-size="11" fill="#333">✓ Rail-to-rail swing (0 to V_DD)</text>
  <text x="720" y="789" font-size="11" fill="#333">✓ Scalable to nanometer nodes</text>
  
  <!-- Legend -->
  <text x="70" y="675" font-size="10" fill="#666">nMOS: ON when V_GS &gt; V_th • pMOS: ON when V_GS &lt; -V_th</text>
  
</svg>