{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711959376182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711959376183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 15:16:15 2024 " "Processing started: Mon Apr 01 15:16:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711959376183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711959376183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off router -c router " "Command: quartus_map --read_settings_files=on --write_settings_files=off router -c router" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711959376183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711959376619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/selector.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711959376690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711959376690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router.v(53) " "Verilog HDL warning at router.v(53): extended using \"x\" or \"z\"" {  } { { "router.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1711959376692 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router.v(55) " "Verilog HDL warning at router.v(55): extended using \"x\" or \"z\"" {  } { { "router.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1711959376693 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router.v(56) " "Verilog HDL warning at router.v(56): extended using \"x\" or \"z\"" {  } { { "router.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1711959376693 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "router.v(88) " "Verilog HDL warning at router.v(88): extended using \"x\" or \"z\"" {  } { { "router.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1711959376693 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority router.v(117) " "Verilog HDL Declaration warning at router.v(117): \"priority\" is SystemVerilog-2005 keyword" {  } { { "router.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v" 117 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1711959376693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.v 1 1 " "Found 1 design units, including 1 entities, in source file router.v" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "router.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/router.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711959376694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711959376694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_check.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_check " "Found entity 1: priority_check" {  } { { "priority_check.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/priority_check.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711959376697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711959376697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "decoder4_16.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/decoder4_16.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711959376702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711959376702 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "selector.v(31) " "Verilog HDL Instantiation warning at selector.v(31): instance has no name" {  } { { "selector.v" "" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/selector.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1711959376702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "selector " "Elaborating entity \"selector\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711959376739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_16 decoder4_16:comb_3 " "Elaborating entity \"decoder4_16\" for hierarchy \"decoder4_16:comb_3\"" {  } { { "selector.v" "comb_3" { Text "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/selector.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711959376757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711959377538 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/output_files/router.map.smsg " "Generated suppressed messages file C:/Users/nguye/Desktop/Academic/HK6/Ky_thuat_thiet_ke_kiem_tra/Labs/Lab_2_3/router/router.srcs/sources_1/new/output_files/router.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1711959377774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711959377892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711959377892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711959377927 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711959377927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711959377927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711959377927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711959377973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 15:16:17 2024 " "Processing ended: Mon Apr 01 15:16:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711959377973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711959377973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711959377973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711959377973 ""}
