________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_fabric_switchboxes.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading fabric file 'tseng.4.fabric'...
Reading blif file 'tseng.4.blif'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
Exporting fabric model to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
[vpr] Swept away 0 nets with no fanout.
[vpr] Removed 0 LUT buffers.
[vpr] BLIF circuit stats:
[vpr] 	0 LUTs of size 0
[vpr] 	0 LUTs of size 1
[vpr] 	132 LUTs of size 2
[vpr] 	283 LUTs of size 3
[vpr] 	631 LUTs of size 4
[vpr] 	52 of type input
[vpr] 	122 of type output
[vpr] 	385 of type latch
[vpr] 	1046 of type names
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_fabric_switchboxes.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_fabric_switchboxes.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] Overriding architecture switchbox[0][0] based on fabric switchbox...
[vpr] Overriding architecture switchbox[1][1] based on fabric switchbox...
[vpr] WARNING(2): in check_rr_graph: fringe node 7674 has no fanin.
            This is possible on a fringe node based on low Fc_out, N, and certain lengths.
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 0.987246 bb_cost: 87.2809 td_cost: 1.62399e-07 delay_cost: 4.68683e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.19647 1.00961    87.2245 1.6945e-07 4.7851e-07 2.9238e-10  7.0039  0.9973  0.0156 13.0000  1.000     20616  0.500
[vpr] 0.09824 0.97640    87.4869 1.625e-07  4.7819e-07 3.0202e-10  7.5509  0.9945  0.0154 13.0000  1.000     41232  0.500
[vpr] 0.04912 0.99863    86.9443 1.5503e-07 4.7495e-07 2.9656e-10  7.8244  0.9874  0.0151 13.0000  1.000     61848  0.500
[vpr] 0.02456 1.01321    86.5542 1.6265e-07 4.7613e-07 2.9238e-10  7.4141  0.9777  0.0159 13.0000  1.000     82464  0.500
[vpr] 0.01228 0.99249    85.8680 1.5966e-07 4.7245e-07 2.9285e-10  7.4825  0.9558  0.0149 13.0000  1.000    103080  0.900
[vpr] 0.01105 1.00125    85.3755 1.525e-07  4.7049e-07 2.9238e-10  7.7560  0.9497  0.0152 13.0000  1.000    123696  0.900
[vpr] 0.00995 1.01980    85.4173 1.5598e-07 4.7037e-07 2.8594e-10  7.5509  0.9436  0.0141 13.0000  1.000    144312  0.900
[vpr] 0.00895 1.00163    85.0607 1.6398e-07 4.7061e-07 2.9285e-10  7.0723  0.9336  0.0147 13.0000  1.000    164928  0.900
[vpr] 0.00806 0.99811    84.7249 1.599e-07  4.6798e-07 2.9242e-10  7.2774  0.9283  0.0160 13.0000  1.000    185544  0.900
[vpr] 0.00725 0.99086    84.5766 1.5268e-07 4.6776e-07 2.9345e-10  7.7560  0.9238  0.0171 13.0000  1.000    206160  0.900
[vpr] 0.00653 0.98416    84.2964 1.629e-07  4.6745e-07 2.9225e-10  7.0613  0.9148  0.0151 13.0000  1.000    226776  0.900
[vpr] 0.00587 0.98646    83.6746 1.5864e-07 4.6465e-07 2.8931e-10  7.3458  0.8986  0.0152 13.0000  1.000    247392  0.900
[vpr] 0.00529 0.97505    83.6756 1.5485e-07 4.6498e-07 2.9272e-10  7.5509  0.8969  0.0139 13.0000  1.000    268008  0.900
[vpr] 0.00476 0.98913    82.4192 1.5319e-07 4.6155e-07 2.879e-10   7.4715  0.8740  0.0174 13.0000  1.000    288624  0.900
[vpr] 0.00428 0.97804    82.0736 1.5497e-07 4.6073e-07 2.8824e-10  7.3458  0.8631  0.0145 13.0000  1.000    309240  0.900
[vpr] 0.00385 0.99725    81.6301 1.5755e-07 4.5865e-07 2.7984e-10  7.0613  0.8489  0.0139 13.0000  1.000    329856  0.900
[vpr] 0.00347 0.99663    80.8592 1.4467e-07 4.5588e-07 2.888e-10   7.8817  0.8200  0.0161 13.0000  1.000    350472  0.900
[vpr] 0.00312 0.98392    80.9738 1.5433e-07 4.5572e-07 2.8555e-10  7.2664  0.8198  0.0152 13.0000  1.000    371088  0.900
[vpr] 0.00281 0.97006    79.1797 1.5255e-07 4.5145e-07 2.8666e-10  7.1407  0.7903  0.0162 13.0000  1.000    391704  0.950
[vpr] 0.00267 0.97583    79.0852 1.5631e-07 4.506e-07  2.8265e-10  6.9356  0.7874  0.0134 13.0000  1.000    412320  0.950
[vpr] 0.00254 1.02155    78.3978 1.6177e-07 4.4854e-07 2.7745e-10  6.5937  0.7644  0.0151 13.0000  1.000    432936  0.950
[vpr] 0.00241 0.96863    77.8267 1.5306e-07 4.4741e-07 2.8615e-10  7.0723  0.7586  0.0145 13.0000  1.000    453552  0.950
[vpr] 0.00229 0.95764    77.7064 1.4324e-07 4.4671e-07 2.8624e-10  7.5509  0.7518  0.0166 13.0000  1.000    474168  0.950
[vpr] 0.00217 0.97249    77.7696 1.5691e-07 4.4581e-07 2.847e-10   6.8672  0.7421  0.0140 13.0000  1.000    494784  0.950
[vpr] 0.00207 0.97155    77.1815 1.446e-07  4.4434e-07 2.798e-10   7.4141  0.7344  0.0139 13.0000  1.000    515400  0.950
[vpr] 0.00196 0.95656    75.3083 1.4977e-07 4.3831e-07 2.7911e-10  7.0039  0.7172  0.0181 13.0000  1.000    536016  0.950
[vpr] 0.00186 0.99347    74.0284 1.43e-07   4.3324e-07 2.6824e-10  7.0723  0.6848  0.0194 13.0000  1.000    556632  0.950
[vpr] 0.00177 0.99816    74.0864 1.4482e-07 4.3624e-07 2.702e-10   7.1407  0.6811  0.0171 13.0000  1.000    577248  0.950
[vpr] 0.00168 1.00002    72.7922 1.4439e-07 4.3175e-07 2.7101e-10  7.0039  0.6536  0.0196 13.0000  1.000    597864  0.950
[vpr] 0.00160 0.99353    71.8080 1.4426e-07 4.2815e-07 2.6687e-10  6.8672  0.6453  0.0113 13.0000  1.000    618480  0.950
[vpr] 0.00152 0.98243    69.8806 1.4096e-07 4.2265e-07 2.6743e-10  7.0039  0.6272  0.0134 13.0000  1.000    639096  0.950
[vpr] 0.00144 0.99563    70.0879 1.4185e-07 4.2381e-07 2.6478e-10  6.9356  0.6140  0.0173 13.0000  1.000    659712  0.950
[vpr] 0.00137 1.01198    69.5659 1.4365e-07 4.2107e-07 2.6065e-10  6.6621  0.6041  0.0146 13.0000  1.000    680328  0.950
[vpr] 0.00130 0.98072    67.8699 1.3941e-07 4.1647e-07 2.6218e-10  6.7988  0.5886  0.0113 13.0000  1.000    700944  0.950
[vpr] 0.00124 0.98156    66.3632 1.38e-07   4.1386e-07 2.5928e-10  6.8672  0.5728  0.0103 13.0000  1.000    721560  0.950
[vpr] 0.00117 1.00934    66.0050 1.4228e-07 4.1189e-07 2.5672e-10  6.5253  0.5544  0.0116 13.0000  1.000    742176  0.950
[vpr] 0.00112 0.99795    65.8893 1.393e-07  4.1155e-07 2.5561e-10  6.6621  0.5383  0.0078 13.0000  1.000    762792  0.950
[vpr] 0.00106 0.98958    64.9859 1.3919e-07 4.113e-07  2.5621e-10  6.6621  0.5297  0.0128 13.0000  1.000    783408  0.950
[vpr] 0.00101 1.00265    63.4671 1.3677e-07 4.0619e-07 2.5079e-10  6.6621  0.5117  0.0083 13.0000  1.000    804024  0.950
[vpr] 0.00096 1.00396    63.5208 1.3987e-07 4.0715e-07 2.5306e-10  6.5253  0.5011  0.0142 13.0000  1.000    824640  0.950
[vpr] 0.00091 1.00368    62.2390 1.3407e-07 4.0408e-07 2.5293e-10  6.7988  0.4789  0.0108 13.0000  1.000    845256  0.950
[vpr] 0.00086 0.98429    61.1370 1.3312e-07 3.9951e-07 2.5156e-10  6.7304  0.4688  0.0085 13.0000  1.000    865872  0.950
[vpr] 0.00082 0.97869    60.8992 1.3626e-07 3.9644e-07 2.5254e-10  6.4570  0.4556  0.0141 13.0000  1.000    886488  0.950
[vpr] 0.00078 0.97991    60.1380 1.3591e-07 3.9617e-07 2.4947e-10  6.4570  0.4423  0.0072 13.0000  1.000    907104  0.950
[vpr] 0.00074 0.99409    59.7581 1.3499e-07 3.9639e-07 2.4802e-10  6.5253  0.4206  0.0076 13.0000  1.000    927720  0.950
[vpr] 0.00070 0.99400    59.6263 1.1925e-07 3.9519e-07 2.476e-10   6.5253  0.4457  0.0102 12.7477  1.147    948336  0.950
[vpr] 0.00067 0.99816    57.5808 1.1912e-07 3.9023e-07 2.4474e-10  6.6511  0.4131  0.0078 12.8207  1.105    968952  0.950
[vpr] 0.00063 0.99827    57.6813 1.041e-07  3.9227e-07 2.4354e-10  6.4460  0.4133  0.0075 12.4761  1.306    989568  0.950
[vpr] 0.00060 0.99236    56.7002 8.9215e-08 3.896e-07  2.4487e-10  6.4570  0.4000  0.0089 12.1433  1.500   1010184  0.950
[vpr] 0.00057 0.97974    57.3442 7.1962e-08 3.9086e-07 2.4512e-10  6.5253  0.4112  0.0088 11.6579  1.783   1030800  0.950
[vpr] 0.00054 0.99364    56.8925 6.5567e-08 3.903e-07  2.4342e-10  6.3886  0.3999  0.0101 11.3225  1.979   1051416  0.950
[vpr] 0.00052 0.99438    54.7966 5.5664e-08 3.8674e-07 2.4201e-10  6.4570  0.3845  0.0060 10.8689  2.243   1072032  0.950
[vpr] 0.00049 1.00294    54.6580 4.7169e-08 3.8995e-07 2.3949e-10  6.4570  0.3803  0.0057 10.2652  2.595   1092648  0.950
[vpr] 0.00047 0.98772    53.9986 4.1244e-08 3.9157e-07 2.4546e-10  6.4570  0.3884  0.0050  9.6527  2.953   1113264  0.950
[vpr] 0.00044 0.99069    52.9279 3.8567e-08 3.8991e-07 2.4239e-10  6.3886  0.3738  0.0074  9.1545  3.243   1133880  0.950
[vpr] 0.00042 1.00215    52.0914 3.4822e-08 3.911e-07  2.4145e-10  6.3886  0.3812  0.0057  8.5484  3.597   1154496  0.950
[vpr] 0.00040 0.99031    52.0392 3.2311e-08 3.9224e-07 2.4414e-10  6.3886  0.3797  0.0043  8.0454  3.890   1175112  0.950
[vpr] 0.00038 0.99383    51.6247 3.0256e-08 3.906e-07  2.4316e-10  6.3886  0.3994  0.0048  7.5599  4.173   1195728  0.950
[vpr] 0.00036 0.98664    51.0350 2.8581e-08 3.8979e-07 2.4337e-10  6.3886  0.3759  0.0071  7.2526  4.353   1216344  0.950
[vpr] 0.00034 1.00054    49.9728 2.7565e-08 3.9002e-07 2.4252e-10  6.3886  0.3854  0.0041  6.7875  4.624   1236960  0.950
[vpr] 0.00033 0.98750    49.4837 2.6515e-08 3.8787e-07 2.4363e-10  6.3673  0.3826  0.0060  6.4171  4.840   1257576  0.950
[vpr] 0.00031 0.99278    48.5622 2.5458e-08 3.8648e-07 2.4145e-10  6.3886  0.3630  0.0032  6.0489  5.055   1278192  0.950
[vpr] 0.00029 0.99407    48.3546 2.4577e-08 3.8878e-07 2.4252e-10  6.3886  0.3804  0.0036  5.5832  5.326   1298808  0.950
[vpr] 0.00028 0.99369    48.4509 2.4032e-08 3.8776e-07 2.4111e-10  6.3886  0.3734  0.0035  5.2506  5.520   1319424  0.950
[vpr] 0.00027 0.99645    47.6859 2.3371e-08 3.845e-07  2.4418e-10  6.3886  0.4030  0.0031  4.9007  5.725   1340040  0.950
[vpr] 0.00025 0.99741    46.8525 2.3033e-08 3.8218e-07 2.4256e-10  6.3886  0.3743  0.0025  4.7193  5.830   1360656  0.950
[vpr] 0.00024 0.99575    46.5376 2.2545e-08 3.8119e-07 2.3791e-10  6.3886  0.3658  0.0028  4.4091  6.011   1381272  0.950
[vpr] 0.00023 0.99668    46.6134 2.1638e-08 3.8087e-07 2.3634e-10  6.3886  0.3565  0.0066  4.0819  6.202   1401888  0.950
[vpr] 0.00022 0.99804    46.4249 2.0823e-08 3.825e-07  2.3894e-10  6.3886  0.3935  0.0020  3.7409  6.401   1422504  0.950
[vpr] 0.00021 0.99782    46.0241 2.0667e-08 3.8161e-07 2.3693e-10  6.3886  0.3867  0.0023  3.5671  6.503   1443120  0.950
[vpr] 0.00020 0.99682    45.5173 2.0431e-08 3.8281e-07 2.3817e-10  6.3886  0.3684  0.0026  3.3769  6.613   1463736  0.950
[vpr] 0.00019 0.99843    45.8127 2.0023e-08 3.84e-07   2.3855e-10  6.3886  0.3685  0.0022  3.1352  6.754   1484352  0.950
[vpr] 0.00018 0.99572    45.2258 1.9718e-08 3.8154e-07 2.4171e-10  6.3886  0.4067  0.0019  2.9108  6.885   1504968  0.950
[vpr] 0.00017 0.99603    44.8597 1.9483e-08 3.8211e-07 2.3715e-10  6.3886  0.3902  0.0036  2.8138  6.942   1525584  0.950
[vpr] 0.00016 0.99716    44.5027 1.943e-08  3.8184e-07 2.3663e-10  6.3886  0.3788  0.0017  2.6737  7.024   1546200  0.950
[vpr] 0.00015 0.99508    44.4098 1.9194e-08 3.8291e-07 2.3715e-10  6.3886  0.3625  0.0020  2.5100  7.119   1566816  0.950
[vpr] 0.00014 0.99756    44.3804 1.898e-08  3.8393e-07 2.4205e-10  6.3886  0.3525  0.0017  2.3155  7.233   1587432  0.950
[vpr] 0.00014 0.99744    44.1115 1.8776e-08 3.8268e-07 2.3689e-10  6.3886  0.3510  0.0021  2.1130  7.351   1608048  0.950
[vpr] 0.00013 1.00053    43.6312 1.8577e-08 3.8248e-07 2.3813e-10  6.3886  0.4021  0.0014  1.9251  7.460   1628664  0.950
[vpr] 0.00012 0.99945    43.4963 1.8506e-08 3.8324e-07 2.3983e-10  6.3886  0.3834  0.0013  1.8521  7.503   1649280  0.950
[vpr] 0.00012 0.99770    43.3214 1.8389e-08 3.8096e-07 2.3702e-10  6.3886  0.3646  0.0018  1.7473  7.564   1669896  0.950
[vpr] 0.00011 1.00183    43.2661 1.8271e-08 3.8445e-07 2.3847e-10  6.3673  0.3464  0.0014  1.6156  7.641   1690512  0.950
[vpr] 0.00011 1.00090    43.1407 1.8095e-08 3.8344e-07 2.4026e-10  6.3673  0.3416  0.0014  1.4644  7.729   1711128  0.950
[vpr] 0.00010 1.00011    42.9620 1.8079e-08 3.8372e-07 2.3855e-10  6.3886  0.3266  0.0018  1.3203  7.813   1731744  0.950
[vpr] 0.00010 0.99913    42.7914 1.7819e-08 3.8254e-07 2.3749e-10  6.3673  0.3095  0.0015  1.1707  7.900   1752360  0.950
[vpr] 0.00009 0.99885    42.6313 1.7779e-08 3.8149e-07 2.3971e-10  6.3886  0.3013  0.0012  1.0179  7.990   1772976  0.950
[vpr] 0.00009 0.99889    42.4902 1.7705e-08 3.7976e-07 2.374e-10   6.3673  0.2786  0.0011  1.0000  8.000   1793592  0.950
[vpr] 0.00008 0.99797    42.4909 1.776e-08  3.8208e-07 2.377e-10   6.3886  0.2579  0.0012  1.0000  8.000   1814208  0.950
[vpr] 0.00008 1.00053    42.4536 1.7664e-08 3.8333e-07 2.4009e-10  6.3673  0.2529  0.0010  1.0000  8.000   1834824  0.950
[vpr] 0.00007 0.99819    42.3537 1.7727e-08 3.84e-07   2.3919e-10  6.3886  0.2321  0.0015  1.0000  8.000   1855440  0.950
[vpr] 0.00007 1.00038    42.3482 1.7641e-08 3.8415e-07 2.3971e-10  6.3673  0.2247  0.0009  1.0000  8.000   1876056  0.950
[vpr] 0.00007 0.99920    42.1753 1.7662e-08 3.8334e-07 2.3953e-10  6.3673  0.2176  0.0009  1.0000  8.000   1896672  0.950
[vpr] 0.00006 0.99863    42.1217 1.7728e-08 3.8463e-07 2.412e-10   6.3886  0.1963  0.0009  1.0000  8.000   1917288  0.950
[vpr] 0.00006 1.00072    42.0002 1.7643e-08 3.853e-07  2.3932e-10  6.3673  0.1713  0.0009  1.0000  8.000   1937904  0.950
[vpr] 0.00006 1.00067    41.9661 1.7727e-08 3.8607e-07 2.3962e-10  6.3886  0.1662  0.0007  1.0000  8.000   1958520  0.950
[vpr] 0.00005 0.99873    41.9017 1.7657e-08 3.8364e-07 2.3932e-10  6.3673  0.1539  0.0007  1.0000  8.000   1979136  0.950
[vpr] 0.00005 0.99919    41.8521 1.7729e-08 3.8574e-07 2.3868e-10  6.3886  0.1429  0.0006  1.0000  8.000   1999752  0.800
[vpr] 0.00004 0.99907    41.6906 1.7651e-08 3.8584e-07 2.3902e-10  6.3673  0.1032  0.0004  1.0000  8.000   2020368  0.800
[vpr] 0.00003 0.99890    41.5901 1.7651e-08 3.8332e-07 2.4081e-10  6.3673  0.0705  0.0005  1.0000  8.000   2040984  0.800
[vpr] 0.00003 0.99942    41.4834 1.7649e-08 3.8379e-07 2.3817e-10  6.3673  0.0447  0.0002  1.0000  8.000   2061600  0.800
[vpr] 0.00002 0.99978    41.4686 1.7649e-08 3.8312e-07 2.3894e-10  6.3673  0.0389  0.0002  1.0000  8.000   2082216  0.800
[vpr] 0.00002 0.99960    41.4535 1.765e-08  3.8479e-07 2.3915e-10  6.3673  0.0356  0.0001  1.0000  8.000   2102832  0.800
[vpr] 0.00001 1.00001    41.4476 1.765e-08  3.8443e-07 2.4197e-10  6.3673  0.0330  0.0000  1.0000  8.000   2123448  0.800
[vpr] 0.00001 1.00001    41.4477 1.765e-08  3.8578e-07 2.3924e-10  6.3673  0.0318  0.0000  1.0000  8.000   2144064  0.800
[vpr] 0.00001 1.00000    41.4474 1.765e-08  3.8714e-07 2.4192e-10  6.3673  0.0318  0.0000  1.0000  8.000   2164680  0.800
[vpr] 0.00000 0.99999    41.4474 1.765e-08  3.8273e-07 2.4171e-10          0.0174  0.0000  1.0000  8.000   2185296
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4134
[vpr] bb_cost recomputed from scratch: 41.4474
[vpr] timing_cost recomputed from scratch: 1.765e-08
[vpr] delay_cost recomputed from scratch: 3.82265e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2185602
[vpr] 
[vpr] Placement estimated critical path delay: 6.36728 ns
[vpr] Placement cost: 0.999992, bb_cost: 41.4474, td_cost: 1.765e-08, delay_cost: 3.82265e-07
[vpr] Placement total # of swap attempts: 2185602
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] Overriding architecture switchbox[0][0] based on fabric switchbox...
[vpr] Overriding architecture switchbox[1][1] based on fabric switchbox...
[vpr] WARNING(3): in check_rr_graph: fringe node 7674 has no fanin.
            This is possible on a fringe node based on low Fc_out, N, and certain lengths.
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] 
[vpr] Routing iteration: 1
[vpr] Wire length after first iteration 7830, total available wire length 13728, ratio 0.570367
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 2
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 3
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 4
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 5
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 6
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 7
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 8
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 9
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 10
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 11
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 12
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 13
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 14
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 15
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 16
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 17
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 18
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 19
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 20
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 21
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 22
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 23
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 24
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 25
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 26
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 27
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 28
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 29
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 30
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 31
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 32
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 33
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 34
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 35
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 36
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 37
[vpr] Critical path: 6.45696 ns
[vpr] 
[vpr] Routing iteration: 38
[vpr] Successfully routed after 38 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -667158231
[vpr] Circuit successfully routed with a channel width factor of 44.
[vpr] 
[vpr] Average number of bends per net: 3.18152  Maximum # of bends: 78
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 10043, average net length: 16.5726
[vpr] 	Maximum net length: 336
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2845, average wire segments per net: 4.69472
[vpr] 	Maximum segments used by a net: 94
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      33 21.5833       44
[vpr]                        1      33 22.8333       44
[vpr]                        2      36 28.5000       44
[vpr]                        3      40 32.7500       44
[vpr]                        4      40 31.3333       44
[vpr]                        5      42 34.9167       44
[vpr]                        6      41 32.1667       44
[vpr]                        7      42 33.6667       44
[vpr]                        8      43 35.8333       44
[vpr]                        9      42 34.4167       44
[vpr]                       10      43 34.6667       44
[vpr]                       11      42 33.0833       44
[vpr]                       12      42 35.1667       44
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      36 29.6667       44
[vpr]                        1      38 27.3333       44
[vpr]                        2      40 30.1667       44
[vpr]                        3      42 32.4167       44
[vpr]                        4      41 32.2500       44
[vpr]                        5      41 31.6667       44
[vpr]                        6      42 34.4167       44
[vpr]                        7      40 33.2500       44
[vpr]                        8      44 37.2500       44
[vpr]                        9      44 36.5000       44
[vpr]                       10      41 35.0000       44
[vpr]                       11      39 32.7500       44
[vpr]                       12      41 33.3333       44
[vpr] 
[vpr] Total tracks in x-direction: 572, in y-direction: 572
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 666613., per logic tile: 4629.26
[vpr] 
[vpr] Segment usage by type (index):
[vpr] Segment type       Fractional utilization
[vpr] ------------       ----------------------
[vpr]        0                  0.663
[vpr] 
[vpr] Segment usage by length:
[vpr] Segment length       Fractional utilization
[vpr] --------------       ----------------------
[vpr]         4                   0.663
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 1.95536e-09 (s)
[vpr] Final critical path: 6.45696 ns
[vpr] f_max: 154.872 MHz
[vpr] 
[vpr] Least slack in design: -6.45696 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_fabric_switchboxes.toro.snoitpo'...
Writing xml file 'vpr_tseng_fabric_switchboxes.toro.xml'...
Writing blif file 'vpr_tseng_fabric_switchboxes.toro.blif'...
Writing architecture file 'vpr_tseng_fabric_switchboxes.toro.arch'...
Writing fabric file 'vpr_tseng_fabric_switchboxes.toro.fabric'...
Writing circuit file 'vpr_tseng_fabric_switchboxes.toro.circuit'...
Writing laff file 'vpr_tseng_fabric_switchboxes.toro.laff'...
Exiting...
