;buildInfoPackage: chisel3, version: 3.2.2, scalaVersion: 2.11.12, sbtVersion: 1.3.2
circuit noc : 
  module Router : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_1 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_2 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_3 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_4 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_5 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_6 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_7 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module Router_8 : 
    input clock : Clock
    input reset : Reset
    output io : {in_N : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_S : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_W : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_E : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, in_NI : {flip valid_in : UInt<1>, ready_out : UInt<1>, flip din : UInt<32>}, out_N : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_S : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_W : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_E : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, out_NI : {valid_out : UInt<1>, flip ready_in : UInt<1>, dout : UInt<32>}, flip x : UInt<2>, flip y : UInt<2>}
    
    reg som : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 42:20]
    wire out_N_dout : UInt<32>
    out_N_dout <= UInt<32>("h00")
    wire out_S_dout : UInt<32>
    out_S_dout <= UInt<32>("h00")
    wire out_W_dout : UInt<32>
    out_W_dout <= UInt<32>("h00")
    wire out_E_dout : UInt<32>
    out_E_dout <= UInt<32>("h00")
    wire out_NI_dout : UInt<32>
    out_NI_dout <= UInt<32>("h00")
    io.out_N.dout <= out_N_dout @[Router.scala 50:17]
    io.out_S.dout <= out_S_dout @[Router.scala 51:17]
    io.out_W.dout <= out_W_dout @[Router.scala 52:17]
    io.out_E.dout <= out_E_dout @[Router.scala 53:17]
    io.out_NI.dout <= out_NI_dout @[Router.scala 54:18]
    io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 56:22]
    io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 57:22]
    io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 58:22]
    io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 59:22]
    io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 60:23]
    io.in_N.ready_out <= UInt<1>("h00") @[Router.scala 62:21]
    io.in_S.ready_out <= UInt<1>("h00") @[Router.scala 63:21]
    io.in_W.ready_out <= UInt<1>("h00") @[Router.scala 64:21]
    io.in_E.ready_out <= UInt<1>("h00") @[Router.scala 65:21]
    io.in_NI.ready_out <= UInt<1>("h00") @[Router.scala 66:22]
    reg dataReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 68:24]
    reg dataReg_N : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 69:26]
    reg dataReg_S : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 70:26]
    reg dataReg_W : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 71:26]
    reg dataReg_E : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 72:26]
    reg dataReg_NI : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[Router.scala 73:27]
    reg stateReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Router.scala 75:25]
    node destination_y = bits(dataReg, 1, 0) @[Router.scala 77:30]
    node destination_x = bits(dataReg, 3, 2) @[Router.scala 78:30]
    node _T = asUInt(reset) @[Router.scala 81:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[Router.scala 81:9]
    when _T_1 : @[Router.scala 81:9]
      printf(clock, UInt<1>(1), "Dest_x is %d, a dest_y is %d\n", destination_x, destination_y) @[Router.scala 81:9]
      skip @[Router.scala 81:9]
    node _T_2 = div(dataReg, UInt<5>("h010")) @[Router.scala 82:104]
    node _T_3 = asUInt(reset) @[Router.scala 82:9]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[Router.scala 82:9]
    when _T_4 : @[Router.scala 82:9]
      printf(clock, UInt<1>(1), "Data Registar of router (%d,%d) is: %d, meaning %d cycles rn\n", io.x, io.y, dataReg, _T_2) @[Router.scala 82:9]
      skip @[Router.scala 82:9]
    node _T_5 = asUInt(reset) @[Router.scala 85:9]
    node _T_6 = eq(_T_5, UInt<1>("h00")) @[Router.scala 85:9]
    when _T_6 : @[Router.scala 85:9]
      printf(clock, UInt<1>(1), "Data Registar NI of router (%d,%d) is: %d\n", io.x, io.y, dataReg_NI) @[Router.scala 85:9]
      skip @[Router.scala 85:9]
    node _T_7 = asUInt(reset) @[Router.scala 87:9]
    node _T_8 = eq(_T_7, UInt<1>("h00")) @[Router.scala 87:9]
    when _T_8 : @[Router.scala 87:9]
      printf(clock, UInt<1>(1), "State registar of router (%d,%d) is: %d\n", io.x, io.y, stateReg) @[Router.scala 87:9]
      skip @[Router.scala 87:9]
    node _T_9 = eq(stateReg, UInt<1>("h00")) @[Router.scala 89:17]
    when _T_9 : @[Router.scala 89:26]
      io.out_N.valid_out <= UInt<1>("h00") @[Router.scala 90:24]
      io.out_N.dout <= UInt<1>("h00") @[Router.scala 91:19]
      io.out_S.valid_out <= UInt<1>("h00") @[Router.scala 92:24]
      io.out_S.dout <= UInt<1>("h00") @[Router.scala 93:19]
      io.out_W.valid_out <= UInt<1>("h00") @[Router.scala 94:24]
      io.out_W.dout <= UInt<1>("h00") @[Router.scala 95:19]
      io.out_E.valid_out <= UInt<1>("h00") @[Router.scala 96:24]
      io.out_E.dout <= UInt<1>("h00") @[Router.scala 97:19]
      io.out_NI.valid_out <= UInt<1>("h00") @[Router.scala 98:25]
      io.out_NI.dout <= UInt<1>("h00") @[Router.scala 99:20]
      node _T_10 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 101:20]
      when _T_10 : @[Router.scala 101:29]
        node _T_11 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 102:28]
        node _T_12 = tail(_T_11, 1) @[Router.scala 102:28]
        dataReg <= _T_12 @[Router.scala 102:15]
        dataReg_N <= UInt<1>("h00") @[Router.scala 103:17]
        stateReg <= UInt<1>("h01") @[Router.scala 104:16]
        skip @[Router.scala 101:29]
      else : @[Router.scala 105:36]
        node _T_13 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 105:27]
        when _T_13 : @[Router.scala 105:36]
          node _T_14 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 106:28]
          node _T_15 = tail(_T_14, 1) @[Router.scala 106:28]
          dataReg <= _T_15 @[Router.scala 106:15]
          dataReg_W <= UInt<1>("h00") @[Router.scala 107:17]
          stateReg <= UInt<1>("h01") @[Router.scala 108:16]
          skip @[Router.scala 105:36]
        else : @[Router.scala 109:37]
          node _T_16 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 109:28]
          when _T_16 : @[Router.scala 109:37]
            node _T_17 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 110:29]
            node _T_18 = tail(_T_17, 1) @[Router.scala 110:29]
            dataReg <= _T_18 @[Router.scala 110:15]
            dataReg_NI <= UInt<1>("h00") @[Router.scala 111:18]
            stateReg <= UInt<1>("h01") @[Router.scala 112:16]
            skip @[Router.scala 109:37]
          else : @[Router.scala 114:18]
            when io.in_N.valid_in : @[Router.scala 115:31]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 116:27]
              stateReg <= UInt<1>("h01") @[Router.scala 117:18]
              node _T_19 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 118:32]
              node _T_20 = tail(_T_19, 1) @[Router.scala 118:32]
              dataReg <= _T_20 @[Router.scala 118:17]
              skip @[Router.scala 115:31]
            else : @[Router.scala 119:37]
              when io.in_S.valid_in : @[Router.scala 119:37]
                io.in_S.ready_out <= UInt<1>("h01") @[Router.scala 120:27]
                stateReg <= UInt<1>("h01") @[Router.scala 121:18]
                node _T_21 = add(io.in_S.din, UInt<5>("h010")) @[Router.scala 122:32]
                node _T_22 = tail(_T_21, 1) @[Router.scala 122:32]
                dataReg <= _T_22 @[Router.scala 122:17]
                skip @[Router.scala 119:37]
              else : @[Router.scala 123:36]
                when io.in_W.valid_in : @[Router.scala 123:36]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 124:27]
                  stateReg <= UInt<1>("h01") @[Router.scala 125:18]
                  node _T_23 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 126:32]
                  node _T_24 = tail(_T_23, 1) @[Router.scala 126:32]
                  dataReg <= _T_24 @[Router.scala 126:17]
                  skip @[Router.scala 123:36]
                else : @[Router.scala 127:36]
                  when io.in_E.valid_in : @[Router.scala 127:36]
                    io.in_E.ready_out <= UInt<1>("h01") @[Router.scala 128:27]
                    stateReg <= UInt<1>("h01") @[Router.scala 129:18]
                    node _T_25 = add(io.in_E.din, UInt<5>("h010")) @[Router.scala 130:32]
                    node _T_26 = tail(_T_25, 1) @[Router.scala 130:32]
                    dataReg <= _T_26 @[Router.scala 130:17]
                    skip @[Router.scala 127:36]
                  else : @[Router.scala 131:37]
                    when io.in_NI.valid_in : @[Router.scala 131:37]
                      io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 132:28]
                      stateReg <= UInt<1>("h01") @[Router.scala 133:18]
                      node _T_27 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 134:33]
                      node _T_28 = tail(_T_27, 1) @[Router.scala 134:33]
                      dataReg <= _T_28 @[Router.scala 134:17]
                      skip @[Router.scala 131:37]
            skip @[Router.scala 114:18]
      skip @[Router.scala 89:26]
    else : @[Router.scala 139:33]
      node _T_29 = eq(stateReg, UInt<1>("h01")) @[Router.scala 139:24]
      when _T_29 : @[Router.scala 139:33]
        node _T_30 = add(dataReg, UInt<5>("h010")) @[Router.scala 140:24]
        node _T_31 = tail(_T_30, 1) @[Router.scala 140:24]
        dataReg <= _T_31 @[Router.scala 140:13]
        node _T_32 = neq(dataReg_N, UInt<1>("h00")) @[Router.scala 141:21]
        when _T_32 : @[Router.scala 141:30]
          node _T_33 = add(dataReg_N, UInt<5>("h010")) @[Router.scala 142:30]
          node _T_34 = tail(_T_33, 1) @[Router.scala 142:30]
          dataReg_N <= _T_34 @[Router.scala 142:17]
          skip @[Router.scala 141:30]
        node _T_35 = neq(dataReg_W, UInt<1>("h00")) @[Router.scala 145:21]
        when _T_35 : @[Router.scala 145:30]
          node _T_36 = add(dataReg_W, UInt<5>("h010")) @[Router.scala 146:30]
          node _T_37 = tail(_T_36, 1) @[Router.scala 146:30]
          dataReg_W <= _T_37 @[Router.scala 146:17]
          skip @[Router.scala 145:30]
        node _T_38 = neq(dataReg_NI, UInt<1>("h00")) @[Router.scala 149:22]
        when _T_38 : @[Router.scala 149:31]
          node _T_39 = add(dataReg_NI, UInt<5>("h010")) @[Router.scala 150:32]
          node _T_40 = tail(_T_39, 1) @[Router.scala 150:32]
          dataReg_NI <= _T_40 @[Router.scala 150:18]
          skip @[Router.scala 149:31]
        else : @[Router.scala 151:37]
          node _T_41 = eq(dataReg_NI, UInt<1>("h00")) @[Router.scala 151:28]
          when _T_41 : @[Router.scala 151:37]
            when io.in_NI.valid_in : @[Router.scala 152:32]
              io.in_NI.ready_out <= UInt<1>("h01") @[Router.scala 153:28]
              node _T_42 = add(io.in_NI.din, UInt<5>("h010")) @[Router.scala 154:36]
              node _T_43 = tail(_T_42, 1) @[Router.scala 154:36]
              dataReg_NI <= _T_43 @[Router.scala 154:20]
              skip @[Router.scala 152:32]
            skip @[Router.scala 151:37]
        node _T_44 = gt(destination_y, io.y) @[Router.scala 158:25]
        when _T_44 : @[Router.scala 158:33]
          node _T_45 = asUInt(reset) @[Router.scala 159:13]
          node _T_46 = eq(_T_45, UInt<1>("h00")) @[Router.scala 159:13]
          when _T_46 : @[Router.scala 159:13]
            printf(clock, UInt<1>(1), "Should go east\n") @[Router.scala 159:13]
            skip @[Router.scala 159:13]
          io.out_E.valid_out <= UInt<1>("h01") @[Router.scala 160:26]
          skip @[Router.scala 158:33]
        else : @[Router.scala 161:39]
          node _T_47 = lt(destination_y, io.y) @[Router.scala 161:31]
          when _T_47 : @[Router.scala 161:39]
            node _T_48 = asUInt(reset) @[Router.scala 162:13]
            node _T_49 = eq(_T_48, UInt<1>("h00")) @[Router.scala 162:13]
            when _T_49 : @[Router.scala 162:13]
              printf(clock, UInt<1>(1), "Should go west\n") @[Router.scala 162:13]
              skip @[Router.scala 162:13]
            io.out_W.valid_out <= UInt<1>("h01") @[Router.scala 163:26]
            skip @[Router.scala 161:39]
          else : @[Router.scala 164:18]
            node _T_50 = gt(destination_x, io.x) @[Router.scala 165:27]
            when _T_50 : @[Router.scala 165:35]
              node _T_51 = asUInt(reset) @[Router.scala 166:15]
              node _T_52 = eq(_T_51, UInt<1>("h00")) @[Router.scala 166:15]
              when _T_52 : @[Router.scala 166:15]
                printf(clock, UInt<1>(1), "Should go south\n") @[Router.scala 166:15]
                skip @[Router.scala 166:15]
              io.out_S.valid_out <= UInt<1>("h01") @[Router.scala 167:28]
              skip @[Router.scala 165:35]
            else : @[Router.scala 168:41]
              node _T_53 = lt(destination_x, io.x) @[Router.scala 168:33]
              when _T_53 : @[Router.scala 168:41]
                io.out_N.valid_out <= UInt<1>("h01") @[Router.scala 169:28]
                node _T_54 = asUInt(reset) @[Router.scala 170:15]
                node _T_55 = eq(_T_54, UInt<1>("h00")) @[Router.scala 170:15]
                when _T_55 : @[Router.scala 170:15]
                  printf(clock, UInt<1>(1), "Should go north\n") @[Router.scala 170:15]
                  skip @[Router.scala 170:15]
                skip @[Router.scala 168:41]
              else : @[Router.scala 171:20]
                node _T_56 = asUInt(reset) @[Router.scala 172:15]
                node _T_57 = eq(_T_56, UInt<1>("h00")) @[Router.scala 172:15]
                when _T_57 : @[Router.scala 172:15]
                  printf(clock, UInt<1>(1), "Should go to NI\n") @[Router.scala 172:15]
                  skip @[Router.scala 172:15]
                io.out_NI.valid_out <= UInt<1>("h01") @[Router.scala 173:29]
                skip @[Router.scala 171:20]
            skip @[Router.scala 164:18]
        when io.out_N.valid_out : @[Router.scala 177:30]
          when io.out_N.ready_in : @[Router.scala 178:31]
            out_N_dout <= dataReg @[Router.scala 179:20]
            stateReg <= UInt<1>("h00") @[Router.scala 180:18]
            dataReg <= UInt<1>("h00") @[Router.scala 181:17]
            skip @[Router.scala 178:31]
          else : @[Router.scala 182:37]
            when io.in_N.valid_in : @[Router.scala 182:37]
              io.in_N.ready_out <= UInt<1>("h01") @[Router.scala 183:27]
              node _T_58 = add(io.in_N.din, UInt<5>("h010")) @[Router.scala 184:34]
              node _T_59 = tail(_T_58, 1) @[Router.scala 184:34]
              dataReg_N <= _T_59 @[Router.scala 184:19]
              skip @[Router.scala 182:37]
          skip @[Router.scala 177:30]
        else : @[Router.scala 186:37]
          when io.out_S.valid_out : @[Router.scala 186:37]
            when io.out_S.ready_in : @[Router.scala 187:31]
              io.out_S.dout <= dataReg @[Router.scala 188:23]
              stateReg <= UInt<1>("h00") @[Router.scala 189:18]
              dataReg <= UInt<1>("h00") @[Router.scala 190:17]
              skip @[Router.scala 187:31]
            skip @[Router.scala 186:37]
          else : @[Router.scala 192:37]
            when io.out_W.valid_out : @[Router.scala 192:37]
              when io.out_W.ready_in : @[Router.scala 193:31]
                io.out_W.dout <= dataReg @[Router.scala 194:23]
                stateReg <= UInt<1>("h00") @[Router.scala 195:18]
                dataReg <= UInt<1>("h00") @[Router.scala 196:17]
                skip @[Router.scala 193:31]
              else : @[Router.scala 197:37]
                when io.in_W.valid_in : @[Router.scala 197:37]
                  io.in_W.ready_out <= UInt<1>("h01") @[Router.scala 198:27]
                  node _T_60 = add(io.in_W.din, UInt<5>("h010")) @[Router.scala 199:34]
                  node _T_61 = tail(_T_60, 1) @[Router.scala 199:34]
                  dataReg_W <= _T_61 @[Router.scala 199:19]
                  skip @[Router.scala 197:37]
              skip @[Router.scala 192:37]
            else : @[Router.scala 201:37]
              when io.out_E.valid_out : @[Router.scala 201:37]
                when io.out_E.ready_in : @[Router.scala 202:31]
                  out_E_dout <= dataReg @[Router.scala 203:20]
                  stateReg <= UInt<1>("h00") @[Router.scala 204:18]
                  dataReg <= UInt<1>("h00") @[Router.scala 205:17]
                  skip @[Router.scala 202:31]
                skip @[Router.scala 201:37]
              else : @[Router.scala 207:38]
                when io.out_NI.valid_out : @[Router.scala 207:38]
                  when io.out_NI.ready_in : @[Router.scala 208:32]
                    out_NI_dout <= dataReg @[Router.scala 209:21]
                    stateReg <= UInt<1>("h00") @[Router.scala 210:18]
                    dataReg <= UInt<1>("h00") @[Router.scala 211:17]
                    skip @[Router.scala 208:32]
                  skip @[Router.scala 207:38]
        skip @[Router.scala 139:33]
    node _T_62 = asUInt(reset) @[Router.scala 216:9]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[Router.scala 216:9]
    when _T_63 : @[Router.scala 216:9]
      printf(clock, UInt<1>(1), "!!!!!!!!\n") @[Router.scala 216:9]
      skip @[Router.scala 216:9]
    
  module noc : 
    input clock : Clock
    input reset : UInt<1>
    output io : {ni_1_data : UInt<32>, ni_2_data : UInt<32>, ni_3_data : UInt<32>, ni_4_data : UInt<32>, ni_5_data : UInt<32>, ni_6_data : UInt<32>, ni_7_data : UInt<32>, ni_8_data : UInt<32>, ni_9_data : UInt<32>, flip ni_1_din : UInt<32>, flip ni_2_din : UInt<32>, flip ni_3_din : UInt<32>, flip ni_4_din : UInt<32>, flip ni_5_din : UInt<32>, flip ni_6_din : UInt<32>, flip ni_7_din : UInt<32>, flip ni_8_din : UInt<32>, flip ni_9_din : UInt<32>, flip ni_1_valid_in : UInt<1>, flip ni_2_valid_in : UInt<1>, flip ni_3_valid_in : UInt<1>, flip ni_4_valid_in : UInt<1>, flip ni_5_valid_in : UInt<1>, flip ni_6_valid_in : UInt<1>, flip ni_7_valid_in : UInt<1>, flip ni_8_valid_in : UInt<1>, flip ni_9_valid_in : UInt<1>, flip ni_1_ready_in : UInt<1>, flip ni_2_ready_in : UInt<1>, flip ni_3_ready_in : UInt<1>, flip ni_4_ready_in : UInt<1>, flip ni_5_ready_in : UInt<1>, flip ni_6_ready_in : UInt<1>, flip ni_7_ready_in : UInt<1>, flip ni_8_ready_in : UInt<1>, flip ni_9_ready_in : UInt<1>}
    
    wire som : UInt<32>
    som <= UInt<32>("h00")
    inst router1 of Router @[noc.scala 61:23]
    router1.clock <= clock
    router1.reset <= reset
    inst router2 of Router_1 @[noc.scala 62:23]
    router2.clock <= clock
    router2.reset <= reset
    inst router3 of Router_2 @[noc.scala 63:23]
    router3.clock <= clock
    router3.reset <= reset
    inst router4 of Router_3 @[noc.scala 64:23]
    router4.clock <= clock
    router4.reset <= reset
    inst router5 of Router_4 @[noc.scala 65:23]
    router5.clock <= clock
    router5.reset <= reset
    inst router6 of Router_5 @[noc.scala 66:23]
    router6.clock <= clock
    router6.reset <= reset
    inst router7 of Router_6 @[noc.scala 67:23]
    router7.clock <= clock
    router7.reset <= reset
    inst router8 of Router_7 @[noc.scala 68:23]
    router8.clock <= clock
    router8.reset <= reset
    inst router9 of Router_8 @[noc.scala 69:23]
    router9.clock <= clock
    router9.reset <= reset
    router1.io.x <= UInt<1>("h00") @[noc.scala 71:16]
    router1.io.y <= UInt<1>("h00") @[noc.scala 72:16]
    router2.io.x <= UInt<1>("h00") @[noc.scala 74:16]
    router2.io.y <= UInt<1>("h01") @[noc.scala 75:16]
    router3.io.x <= UInt<1>("h00") @[noc.scala 77:16]
    router3.io.y <= UInt<2>("h02") @[noc.scala 78:16]
    router4.io.x <= UInt<1>("h01") @[noc.scala 80:16]
    router4.io.y <= UInt<1>("h00") @[noc.scala 81:16]
    router5.io.x <= UInt<1>("h01") @[noc.scala 83:16]
    router5.io.y <= UInt<1>("h01") @[noc.scala 84:16]
    router6.io.x <= UInt<1>("h01") @[noc.scala 86:16]
    router6.io.y <= UInt<2>("h02") @[noc.scala 87:16]
    router7.io.x <= UInt<2>("h02") @[noc.scala 89:16]
    router7.io.y <= UInt<1>("h00") @[noc.scala 90:16]
    router8.io.x <= UInt<2>("h02") @[noc.scala 92:16]
    router8.io.y <= UInt<1>("h01") @[noc.scala 93:16]
    router9.io.x <= UInt<2>("h02") @[noc.scala 95:16]
    router9.io.y <= UInt<2>("h02") @[noc.scala 96:16]
    router1.io.in_N.din <= router7.io.out_S.dout @[noc.scala 98:23]
    router1.io.in_S.din <= router4.io.out_N.dout @[noc.scala 99:23]
    router1.io.in_W.din <= router3.io.out_E.dout @[noc.scala 100:23]
    router1.io.in_E.din <= router2.io.out_W.dout @[noc.scala 101:23]
    router2.io.in_N.din <= router8.io.out_S.dout @[noc.scala 103:23]
    router2.io.in_S.din <= router5.io.out_N.dout @[noc.scala 104:23]
    router2.io.in_W.din <= router1.io.out_E.dout @[noc.scala 105:23]
    router2.io.in_E.din <= router3.io.out_W.dout @[noc.scala 106:23]
    router3.io.in_N.din <= router9.io.out_S.dout @[noc.scala 108:23]
    router3.io.in_S.din <= router6.io.out_N.dout @[noc.scala 109:23]
    router3.io.in_W.din <= router2.io.out_E.dout @[noc.scala 110:23]
    router3.io.in_E.din <= router1.io.out_W.dout @[noc.scala 111:23]
    router4.io.in_N.din <= router1.io.out_S.dout @[noc.scala 113:23]
    router4.io.in_S.din <= router7.io.out_N.dout @[noc.scala 114:23]
    router4.io.in_W.din <= router6.io.out_E.dout @[noc.scala 115:23]
    router4.io.in_E.din <= router5.io.out_W.dout @[noc.scala 116:23]
    router5.io.in_N.din <= router2.io.out_S.dout @[noc.scala 118:23]
    router5.io.in_S.din <= router8.io.out_N.dout @[noc.scala 119:23]
    router5.io.in_W.din <= router4.io.out_E.dout @[noc.scala 120:23]
    router5.io.in_E.din <= router6.io.out_W.dout @[noc.scala 121:23]
    router6.io.in_N.din <= router3.io.out_S.dout @[noc.scala 123:23]
    router6.io.in_S.din <= router9.io.out_N.dout @[noc.scala 124:23]
    router6.io.in_W.din <= router5.io.out_E.dout @[noc.scala 125:23]
    router6.io.in_E.din <= router4.io.out_W.dout @[noc.scala 126:23]
    router7.io.in_N.din <= router4.io.out_S.dout @[noc.scala 128:23]
    router7.io.in_S.din <= router1.io.out_N.dout @[noc.scala 129:23]
    router7.io.in_W.din <= router9.io.out_E.dout @[noc.scala 130:23]
    router7.io.in_E.din <= router8.io.out_W.dout @[noc.scala 131:23]
    router8.io.in_N.din <= router5.io.out_S.dout @[noc.scala 133:23]
    router8.io.in_S.din <= router2.io.out_N.dout @[noc.scala 134:23]
    router8.io.in_W.din <= router7.io.out_E.dout @[noc.scala 135:23]
    router8.io.in_E.din <= router9.io.out_W.dout @[noc.scala 136:23]
    router9.io.in_N.din <= router6.io.out_S.dout @[noc.scala 138:23]
    router9.io.in_S.din <= router3.io.out_N.dout @[noc.scala 139:23]
    router9.io.in_W.din <= router8.io.out_E.dout @[noc.scala 140:23]
    router9.io.in_E.din <= router7.io.out_W.dout @[noc.scala 141:23]
    router1.io.in_N.valid_in <= router7.io.out_S.valid_out @[noc.scala 148:28]
    router1.io.in_S.valid_in <= router4.io.out_N.valid_out @[noc.scala 149:28]
    router1.io.in_W.valid_in <= router3.io.out_E.valid_out @[noc.scala 150:28]
    router1.io.in_E.valid_in <= router2.io.out_W.valid_out @[noc.scala 151:28]
    router2.io.in_N.valid_in <= router8.io.out_S.valid_out @[noc.scala 153:28]
    router2.io.in_S.valid_in <= router5.io.out_N.valid_out @[noc.scala 154:28]
    router2.io.in_W.valid_in <= router1.io.out_E.valid_out @[noc.scala 155:28]
    router2.io.in_E.valid_in <= router3.io.out_W.valid_out @[noc.scala 156:28]
    router3.io.in_N.valid_in <= router9.io.out_S.valid_out @[noc.scala 158:28]
    router3.io.in_S.valid_in <= router6.io.out_N.valid_out @[noc.scala 159:28]
    router3.io.in_W.valid_in <= router2.io.out_E.valid_out @[noc.scala 160:28]
    router3.io.in_E.valid_in <= router1.io.out_W.valid_out @[noc.scala 161:28]
    router4.io.in_N.valid_in <= router1.io.out_S.valid_out @[noc.scala 163:28]
    router4.io.in_S.valid_in <= router7.io.out_N.valid_out @[noc.scala 164:28]
    router4.io.in_W.valid_in <= router6.io.out_E.valid_out @[noc.scala 165:28]
    router4.io.in_E.valid_in <= router5.io.out_W.valid_out @[noc.scala 166:28]
    router5.io.in_N.valid_in <= router2.io.out_S.valid_out @[noc.scala 168:28]
    router5.io.in_S.valid_in <= router8.io.out_N.valid_out @[noc.scala 169:28]
    router5.io.in_W.valid_in <= router4.io.out_E.valid_out @[noc.scala 170:28]
    router5.io.in_E.valid_in <= router6.io.out_W.valid_out @[noc.scala 171:28]
    router6.io.in_N.valid_in <= router3.io.out_S.valid_out @[noc.scala 173:28]
    router6.io.in_S.valid_in <= router9.io.out_N.valid_out @[noc.scala 174:28]
    router6.io.in_W.valid_in <= router5.io.out_E.valid_out @[noc.scala 175:28]
    router6.io.in_E.valid_in <= router4.io.out_W.valid_out @[noc.scala 176:28]
    router7.io.in_N.valid_in <= router4.io.out_S.valid_out @[noc.scala 178:28]
    router7.io.in_S.valid_in <= router1.io.out_N.valid_out @[noc.scala 179:28]
    router7.io.in_W.valid_in <= router9.io.out_E.valid_out @[noc.scala 180:28]
    router7.io.in_E.valid_in <= router8.io.out_W.valid_out @[noc.scala 181:28]
    router8.io.in_N.valid_in <= router5.io.out_S.valid_out @[noc.scala 183:28]
    router8.io.in_S.valid_in <= router2.io.out_N.valid_out @[noc.scala 184:28]
    router8.io.in_W.valid_in <= router7.io.out_E.valid_out @[noc.scala 185:28]
    router8.io.in_E.valid_in <= router9.io.out_W.valid_out @[noc.scala 186:28]
    router9.io.in_N.valid_in <= router6.io.out_S.valid_out @[noc.scala 188:28]
    router9.io.in_S.valid_in <= router3.io.out_N.valid_out @[noc.scala 189:28]
    router9.io.in_W.valid_in <= router8.io.out_E.valid_out @[noc.scala 190:28]
    router9.io.in_E.valid_in <= router7.io.out_W.valid_out @[noc.scala 191:28]
    router1.io.out_N.ready_in <= router7.io.in_S.ready_out @[noc.scala 197:29]
    router1.io.out_S.ready_in <= router4.io.in_N.ready_out @[noc.scala 198:29]
    router1.io.out_W.ready_in <= router3.io.in_E.ready_out @[noc.scala 199:29]
    router1.io.out_E.ready_in <= router2.io.in_W.ready_out @[noc.scala 200:29]
    router2.io.out_N.ready_in <= router8.io.in_S.ready_out @[noc.scala 202:29]
    router2.io.out_S.ready_in <= router5.io.in_N.ready_out @[noc.scala 203:29]
    router2.io.out_W.ready_in <= router1.io.in_E.ready_out @[noc.scala 204:29]
    router2.io.out_E.ready_in <= router3.io.in_W.ready_out @[noc.scala 205:29]
    router3.io.out_N.ready_in <= router9.io.in_S.ready_out @[noc.scala 207:29]
    router3.io.out_S.ready_in <= router6.io.in_N.ready_out @[noc.scala 208:29]
    router3.io.out_W.ready_in <= router2.io.in_E.ready_out @[noc.scala 209:29]
    router3.io.out_E.ready_in <= router1.io.in_W.ready_out @[noc.scala 210:29]
    router4.io.out_N.ready_in <= router1.io.in_S.ready_out @[noc.scala 212:29]
    router4.io.out_S.ready_in <= router7.io.in_N.ready_out @[noc.scala 213:29]
    router4.io.out_W.ready_in <= router6.io.in_E.ready_out @[noc.scala 214:29]
    router4.io.out_E.ready_in <= router5.io.in_W.ready_out @[noc.scala 215:29]
    router5.io.out_N.ready_in <= router2.io.in_S.ready_out @[noc.scala 217:29]
    router5.io.out_S.ready_in <= router8.io.in_N.ready_out @[noc.scala 218:29]
    router5.io.out_W.ready_in <= router4.io.in_E.ready_out @[noc.scala 219:29]
    router5.io.out_E.ready_in <= router6.io.in_W.ready_out @[noc.scala 220:29]
    router6.io.out_N.ready_in <= router3.io.in_S.ready_out @[noc.scala 222:29]
    router6.io.out_S.ready_in <= router9.io.in_N.ready_out @[noc.scala 223:29]
    router6.io.out_W.ready_in <= router5.io.in_E.ready_out @[noc.scala 224:29]
    router6.io.out_E.ready_in <= router4.io.in_W.ready_out @[noc.scala 225:29]
    router7.io.out_N.ready_in <= router4.io.in_S.ready_out @[noc.scala 227:29]
    router7.io.out_S.ready_in <= router1.io.in_N.ready_out @[noc.scala 228:29]
    router7.io.out_W.ready_in <= router9.io.in_E.ready_out @[noc.scala 229:29]
    router7.io.out_E.ready_in <= router8.io.in_W.ready_out @[noc.scala 230:29]
    router8.io.out_N.ready_in <= router5.io.in_S.ready_out @[noc.scala 232:29]
    router8.io.out_S.ready_in <= router2.io.in_N.ready_out @[noc.scala 233:29]
    router8.io.out_W.ready_in <= router7.io.in_E.ready_out @[noc.scala 234:29]
    router8.io.out_E.ready_in <= router9.io.in_W.ready_out @[noc.scala 235:29]
    router9.io.out_N.ready_in <= router6.io.in_S.ready_out @[noc.scala 237:29]
    router9.io.out_S.ready_in <= router3.io.in_N.ready_out @[noc.scala 238:29]
    router9.io.out_W.ready_in <= router8.io.in_E.ready_out @[noc.scala 239:29]
    router9.io.out_E.ready_in <= router7.io.in_W.ready_out @[noc.scala 240:29]
    io.ni_1_data <= router1.io.out_NI.dout @[noc.scala 242:16]
    io.ni_2_data <= router2.io.out_NI.dout @[noc.scala 243:16]
    io.ni_3_data <= router3.io.out_NI.dout @[noc.scala 244:16]
    io.ni_4_data <= router4.io.out_NI.dout @[noc.scala 245:16]
    io.ni_5_data <= router5.io.out_NI.dout @[noc.scala 246:16]
    io.ni_6_data <= router6.io.out_NI.dout @[noc.scala 247:16]
    io.ni_7_data <= router7.io.out_NI.dout @[noc.scala 248:16]
    io.ni_8_data <= router8.io.out_NI.dout @[noc.scala 249:16]
    io.ni_9_data <= router9.io.out_NI.dout @[noc.scala 250:16]
    node _T = bits(reset, 0, 0) @[noc.scala 253:9]
    node _T_1 = eq(_T, UInt<1>("h00")) @[noc.scala 253:9]
    when _T_1 : @[noc.scala 253:9]
      printf(clock, UInt<1>(1), "---------------------------------------------------\n") @[noc.scala 253:9]
      skip @[noc.scala 253:9]
    router1.io.in_NI.din <= io.ni_1_din @[noc.scala 256:24]
    router1.io.in_NI.valid_in <= io.ni_1_valid_in @[noc.scala 257:29]
    router1.io.out_NI.ready_in <= io.ni_1_ready_in @[noc.scala 258:30]
    router2.io.in_NI.din <= io.ni_2_din @[noc.scala 260:24]
    router2.io.in_NI.valid_in <= io.ni_2_valid_in @[noc.scala 261:29]
    router2.io.out_NI.ready_in <= io.ni_2_ready_in @[noc.scala 262:30]
    router3.io.in_NI.din <= io.ni_3_din @[noc.scala 264:24]
    router3.io.in_NI.valid_in <= io.ni_3_valid_in @[noc.scala 265:29]
    router3.io.out_NI.ready_in <= io.ni_3_ready_in @[noc.scala 266:30]
    router4.io.in_NI.din <= io.ni_4_din @[noc.scala 268:24]
    router4.io.in_NI.valid_in <= io.ni_4_valid_in @[noc.scala 269:29]
    router4.io.out_NI.ready_in <= io.ni_4_ready_in @[noc.scala 270:30]
    router5.io.in_NI.din <= io.ni_5_din @[noc.scala 272:24]
    router5.io.in_NI.valid_in <= io.ni_5_valid_in @[noc.scala 273:29]
    router5.io.out_NI.ready_in <= io.ni_5_ready_in @[noc.scala 274:30]
    router6.io.in_NI.din <= io.ni_6_din @[noc.scala 276:24]
    router6.io.in_NI.valid_in <= io.ni_6_valid_in @[noc.scala 277:29]
    router6.io.out_NI.ready_in <= io.ni_6_ready_in @[noc.scala 278:30]
    router7.io.in_NI.din <= io.ni_7_din @[noc.scala 280:24]
    router7.io.in_NI.valid_in <= io.ni_7_valid_in @[noc.scala 281:29]
    router7.io.out_NI.ready_in <= io.ni_7_ready_in @[noc.scala 282:30]
    router8.io.in_NI.din <= io.ni_8_din @[noc.scala 284:24]
    router8.io.in_NI.valid_in <= io.ni_8_valid_in @[noc.scala 285:29]
    router8.io.out_NI.ready_in <= io.ni_8_ready_in @[noc.scala 286:30]
    router9.io.in_NI.din <= io.ni_9_din @[noc.scala 288:24]
    router9.io.in_NI.valid_in <= io.ni_9_valid_in @[noc.scala 289:29]
    router9.io.out_NI.ready_in <= io.ni_9_ready_in @[noc.scala 290:30]
    
