=== VPSLLW tests ===
  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  imm     : 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  [PASS] VPSLLW xmm, imm8=0

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  imm     : 1
  Expected: [0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0000]
  Actual  : [0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0000]
  Expected (raw): 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 
  Actual   (raw): 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 
  [PASS] VPSLLW xmm, imm8=1

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  COUNT   : 1
  Expected: [0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0000]
  Actual  : [0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0000]
  Expected (raw): 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 
  Actual   (raw): 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 
  [PASS] VPSLLW xmm, xmm=1

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  mem_shift: 1
  Expected: [0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0000]
  Actual  : [0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0000]
  Expected (raw): 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 
  Actual   (raw): 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 
  [PASS] VPSLLW xmm, mem=1

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  imm     : 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  [PASS] VPSLLW ymm, imm8=0

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  imm     : 3
  Expected: [0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400,
      0x0800, 0x1000, 0x2000, 0x4000, 0x8000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400,
      0x0800, 0x1000, 0x2000, 0x4000, 0x8000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  Actual   (raw): 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, imm8=3

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  COUNT   : 3
  Expected: [0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400,
      0x0800, 0x1000, 0x2000, 0x4000, 0x8000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400,
      0x0800, 0x1000, 0x2000, 0x4000, 0x8000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  Actual   (raw): 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, xmm=3

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  mem_shift: 3
  Expected: [0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400,
      0x0800, 0x1000, 0x2000, 0x4000, 0x8000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x0008, 0x0010, 0x0020, 0x0040, 0x0080, 0x0100, 0x0200, 0x0400,
      0x0800, 0x1000, 0x2000, 0x4000, 0x8000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  Actual   (raw): 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, mem=3

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  imm     : 15
  Expected: [0x8000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x8000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual   (raw): 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW xmm, imm8=15

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  COUNT   : 15
  Expected: [0x8000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x8000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual   (raw): 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW xmm, xmm=15

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  mem_shift: 15
  Expected: [0x8000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x8000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual   (raw): 00 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW xmm, mem=15

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  imm     : 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  [PASS] VPSLLW xmm, imm8=0

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  COUNT   : 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  [PASS] VPSLLW xmm, xmm=0

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  mem_shift: 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 00 80 
  [PASS] VPSLLW xmm, mem=0

  SRC     : [0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff]
  imm     : 1
  Expected: [0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe]
  Actual  : [0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe]
  Expected (raw): fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff 
  Actual   (raw): fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff 
  [PASS] VPSLLW xmm, imm8=1 (all ones)

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  imm     : 16
  Expected: [0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
      0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
      0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual   (raw): 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, imm8=16

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  COUNT   : 16
  Expected: [0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
      0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
      0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual   (raw): 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, xmm=16

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  mem_shift: 16
  Expected: [0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
      0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Actual  : [0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
      0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000]
  Expected (raw): 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  Actual   (raw): 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
  [PASS] VPSLLW ymm, mem=16

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  imm     : 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  [PASS] VPSLLW ymm, imm8=0

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  COUNT   : 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  [PASS] VPSLLW ymm, xmm=0

  SRC     : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  mem_shift: 0
  Expected: [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Actual  : [0x0001, 0x0002, 0x0004, 0x0008, 0x0010, 0x0020, 0x0040, 0x0080,
      0x0100, 0x0200, 0x0400, 0x0800, 0x1000, 0x2000, 0x4000, 0x8000]
  Expected (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  Actual   (raw): 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 00 00 01 00 02 00 04 00 08 00 10 00 20 00 40 00 80 
  [PASS] VPSLLW ymm, mem=0

  SRC     : [0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
      0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff]
  imm     : 1
  Expected: [0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe,
      0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe]
  Actual  : [0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe,
      0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe, 0xfffe]
  Expected (raw): fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff 
  Actual   (raw): fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff fe ff 
  [PASS] VPSLLW ymm, imm8=1 (all ones)

=== VPSLLW tests PASSED ===
