$date
	Sun Sep 26 19:32:50 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_comparator_tb $end
$var wire 3 ! z [2:0] $end
$var reg 3 " x [2:0] $end
$var reg 3 # y [2:0] $end
$scope module uut $end
$var wire 3 $ x [2:0] $end
$var wire 3 % y [2:0] $end
$var reg 3 & z [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20
b11 "
b11 $
#30
b1 !
b1 &
b1 #
b1 %
b100 "
b100 $
#40
b10 #
b10 %
b1 "
b1 $
#50
b100 !
b100 &
b100 #
b100 %
b100 "
b100 $
#60
b0 !
b0 &
b0 #
b0 %
b1 "
b1 $
#70
b101 !
b101 &
b101 #
b101 %
b110 "
b110 $
#80
b100 !
b100 &
b110 #
b110 %
b100 "
b100 $
#90
b11 !
b11 &
b11 #
b11 %
b110 "
b110 $
#100
