
---------- Begin Simulation Statistics ----------
final_tick                                  194800500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124503                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853404                       # Number of bytes of host memory used
host_op_rate                                   138874                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.02                       # Real time elapsed on the host
host_tick_rate                               48501377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500003                       # Number of instructions simulated
sim_ops                                        557766                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000195                       # Number of seconds simulated
sim_ticks                                   194800500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.769541                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   59088                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60436                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3335                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            100170                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1356                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1766                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.lookups                  129707                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        51437                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        31604                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        49516                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        33525                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          221                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           78                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         5830                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1661                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         1095                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          302                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2686                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          466                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          750                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          829                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          616                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          351                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          401                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          810                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          379                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          645                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          576                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          406                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          237                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          184                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          257                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          344                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          390                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28          243                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          826                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          156                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          599                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        61888                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          948                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         1728                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          746                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         2171                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         1576                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1565                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          466                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2946                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1054                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          815                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          601                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          561                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          697                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          373                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          746                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          470                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          553                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          627                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22          335                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          210                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          352                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          366                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30          500                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        17362                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          318                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          671                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    7357                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    200223                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   197194                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2872                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     108156                       # Number of branches committed
system.cpu.commit.bw_lim_events                 26300                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             282                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           70150                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500917                       # Number of instructions committed
system.cpu.commit.committedOps                 558680                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       318270                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.755365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.491777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       142640     44.82%     44.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        70251     22.07%     66.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30591      9.61%     76.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        18531      5.82%     82.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        11045      3.47%     85.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4916      1.54%     87.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         5478      1.72%     89.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8518      2.68%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        26300      8.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       318270                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 6254                       # Number of function calls committed.
system.cpu.commit.int_insts                    493178                       # Number of committed integer instructions.
system.cpu.commit.loads                         86590                       # Number of loads committed
system.cpu.commit.membars                         271                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           402415     72.03%     72.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1715      0.31%     72.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              422      0.08%     72.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            201      0.04%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc           749      0.13%     72.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.08%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.12%     72.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.11%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.09%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           86590     15.50%     88.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          64148     11.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            558680                       # Class of committed instruction
system.cpu.commit.refs                         150738                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6484                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500003                       # Number of Instructions Simulated
system.cpu.committedOps                        557766                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.779199                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.779199                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 68166                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   477                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                58583                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 651837                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   128591                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    124538                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2983                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1653                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  4261                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      129707                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     97874                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        182246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1636                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         598292                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6892                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.332922                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             142784                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              67801                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.535649                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             328539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.036139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.945085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   191612     58.32%     58.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    17917      5.45%     63.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18312      5.57%     69.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    14978      4.56%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12999      3.96%     77.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    10832      3.30%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    11446      3.48%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     8900      2.71%     87.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    41543     12.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               328539                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           61063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3142                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   114538                       # Number of branches executed
system.cpu.iew.exec_nop                           984                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.547641                       # Inst execution rate
system.cpu.iew.exec_refs                       167608                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      69031                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10503                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 99050                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                304                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2546                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                72307                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              629195                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 98577                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4526                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                602964                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     49                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   231                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2983                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   305                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6409                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5257                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        12454                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8159                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             50                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2098                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1044                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    534052                       # num instructions consuming a value
system.cpu.iew.wb_count                        594867                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567553                       # average fanout of values written-back
system.cpu.iew.wb_producers                    303103                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.526858                       # insts written-back per cycle
system.cpu.iew.wb_sent                         596245                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   681567                       # number of integer regfile reads
system.cpu.int_regfile_writes                  429282                       # number of integer regfile writes
system.cpu.ipc                               1.283369                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.283369                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               205      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                432304     71.16%     71.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1848      0.30%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   423      0.07%     71.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 204      0.03%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                885      0.15%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  490      0.08%     71.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  729      0.12%     71.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  662      0.11%     72.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 561      0.09%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                99709     16.41%     88.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               69423     11.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 607498                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        9738                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016030                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3896     40.01%     40.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    124      1.27%     41.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.16%     41.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.01%     41.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.38%     41.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.01%     41.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.03%     41.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     32      0.33%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     42.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1800     18.48%     60.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3828     39.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 608603                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1537129                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       587187                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            688964                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     627907                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    607498                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 304                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           70424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               344                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        49848                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        328539                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.849089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.085253                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              127505     38.81%     38.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               55371     16.85%     55.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               40995     12.48%     68.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               32990     10.04%     78.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               28739      8.75%     86.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               18471      5.62%     92.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13201      4.02%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                5486      1.67%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5781      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          328539                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.559278                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   8428                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              16480                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         7680                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              9717                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5440                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4851                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                99050                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               72307                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  413197                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1337                       # number of misc regfile writes
system.cpu.numCycles                           389602                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   11519                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                593366                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   130997                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    718                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   197                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                975303                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 643921                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              685505                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    126261                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  24950                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2983                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 29024                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    92099                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           726433                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          27755                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1268                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12717                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            306                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             8775                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       919877                       # The number of ROB reads
system.cpu.rob.rob_writes                     1267998                       # The number of ROB writes
system.cpu.timesIdled                            1366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     8234                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    4409                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                968                       # Transaction distribution
system.membus.trans_dist::ReadExReq               284                       # Transaction distribution
system.membus.trans_dist::ReadExResp              284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           968                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            12                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        80128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   80128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1264                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1264    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1264                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1567500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6638250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2328                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           61                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1647                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             286                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          199                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           12                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           12                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       241664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        34944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 276608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2626                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033787                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2623     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2626                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3905500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            733999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3193500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1362                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1353                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                    1362                       # number of overall hits
system.l2.demand_misses::.cpu.inst                776                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                476                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1252                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               776                       # number of overall misses
system.l2.overall_misses::.cpu.data               476                       # number of overall misses
system.l2.overall_misses::total                  1252                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     40785000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        102013500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61228500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     40785000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       102013500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2129                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              485                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2614                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2129                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             485                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2614                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.364490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.981443                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.478959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.364490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.981443                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.478959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78902.706186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85682.773109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81480.431310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78902.706186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85682.773109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81480.431310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1252                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1252                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53468500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     36025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     89493500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53468500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     36025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     89493500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.364490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.981443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.478959                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.364490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.981443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.478959                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68902.706186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75682.773109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71480.431310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68902.706186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75682.773109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71480.431310                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           61                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               61                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           61                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           61                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1645                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1645                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1645                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1645                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             284                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 284                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     24621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      24621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86695.422535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86695.422535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            284                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     21781500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21781500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76695.422535                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76695.422535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61228500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61228500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.364490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.364490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78902.706186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78902.706186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53468500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.364490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.364490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68902.706186                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68902.706186                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     16163500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16163500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.964824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.964824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84184.895833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84184.895833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14243500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14243500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.964824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.964824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74184.895833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74184.895833                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              12                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       230000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       230000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1005.066467                       # Cycle average of tags in use
system.l2.tags.total_refs                        4381                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.488057                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.435158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       675.151065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       329.480243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.030672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1118                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.038330                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     36400                       # Number of tag accesses
system.l2.tags.data_accesses                    36400                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          30464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              80128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1252                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         254948011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         156385636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             411333646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    254948011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        254948011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        254948011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        156385636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            411333646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000595500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2511                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1252                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     14477250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37952250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11563.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30313.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1252                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.544218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.355670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.253121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           84     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          107     36.39%     64.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33     11.22%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      7.14%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.72%     86.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.08%     90.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.04%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.36%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      6.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          294                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  80128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   80128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       411.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    411.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     194169500                       # Total gap between requests
system.mem_ctrls.avgGap                     155087.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 254948010.913729697466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 156385635.560483664274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21553250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     16399000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27774.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34451.68                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               956760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               508530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3348660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         82538850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5341440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          108060240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        554.722601                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     13202000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6370500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    175228000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1142400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               607200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5590620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         67400790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         18089280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          108196290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.421008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     46496500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6370500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    141933500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        95491                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            95491                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        95491                       # number of overall hits
system.cpu.icache.overall_hits::total           95491                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2382                       # number of overall misses
system.cpu.icache.overall_misses::total          2382                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     94983999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94983999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94983999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94983999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        97873                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        97873                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        97873                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        97873                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024338                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024338                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024338                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024338                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39875.734257                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39875.734257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39875.734257                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39875.734257                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1198                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.052632                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1647                       # number of writebacks
system.cpu.icache.writebacks::total              1647                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          253                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          253                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2129                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2129                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2129                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2129                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     78730999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78730999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     78730999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78730999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36980.271959                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36980.271959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36980.271959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36980.271959                       # average overall mshr miss latency
system.cpu.icache.replacements                   1647                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        95491                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           95491                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2382                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94983999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94983999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        97873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        97873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024338                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024338                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39875.734257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39875.734257                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          253                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          253                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2129                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     78730999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78730999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36980.271959                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36980.271959                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.162854                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               97620                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2129                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.852513                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.162854                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.851881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            197875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           197875                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       148293                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           148293                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148895                       # number of overall hits
system.cpu.dcache.overall_hits::total          148895                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1810                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1810                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1813                       # number of overall misses
system.cpu.dcache.overall_misses::total          1813                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    139079951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139079951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139079951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139079951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       150103                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       150103                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       150708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       150708                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012030                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012030                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76839.751934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76839.751934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76712.603971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76712.603971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4244                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                73                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.136986                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           61                       # number of writebacks
system.cpu.dcache.writebacks::total                61                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1316                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          494                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41758492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41758492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41988992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41988992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003291                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003298                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84531.360324                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84531.360324                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84484.893360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84484.893360                       # average overall mshr miss latency
system.cpu.dcache.replacements                    122                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        85686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           85686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39653500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        86226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        86226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73432.407407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73432.407407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16309000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16309000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83209.183673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83209.183673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1262                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     99171953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     99171953                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        63862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019761                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019761                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78583.164025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78583.164025                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          972                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     25202994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     25202994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 86906.875862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86906.875862                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          602                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           602                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          605                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          605                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004959                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004959                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       230500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31812.250000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30812.250000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          271                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          271                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          271                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          271                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           295.653271                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              149945                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               497                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            301.700201                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   295.653271                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.577448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.577448                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            303019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           303019                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    194800500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    194800500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
