#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Mar  6 08:39:59 2018
# Process ID: 2276
# Current directory: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14772 C:\Users\Nicklas Frahm\Desktop\GitLab\Uni\spro4-em\vivado\risc-components\risc-components.xpr
# Log file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/vivado.log
# Journal file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programme/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 730.613 ; gain = 67.902
update_compile_order -fileset sources_1
launch_simulation -simset tests -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'tests'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1030.594 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1030.594 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.066 ; gain = 420.543
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim/counter_8_test_time_impl.v"
write_verilog: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.512 ; gain = 122.445
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim/counter_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim/counter_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim/counter_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'counter_8_test' in fileset 'tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim'
"xvlog --incr --relax -prj counter_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim/counter_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj counter_8_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.srcs/tests/new/counter_8_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter_8_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a604e86fa3194d28b638c6f86efa4467 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot counter_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.counter_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "counter_8_test_time_impl.sdf", for root module "counter_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "counter_8_test_time_impl.sdf", for root module "counter_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.counter_8
Compiling architecture behavioral of entity xil_defaultlib.counter_8_test
Built simulation snapshot counter_8_test_time_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nicklas -notrace
couldn't read file "C:/Users/Nicklas": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  6 08:42:35 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.145 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-components/risc-components.sim/tests/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_8_test_time_impl -key {Post-Implementation:tests:Timing:counter_8_test} -tclbatch {counter_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source counter_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 1706.238 ; gain = 968.715
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 08:45:43 2018...
