m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time18/sim
vadder8bit
Z0 !s110 1693468416
!i10b 1
!s100 GzTC<hJ9==UMEic>UFnB;2
!s11b PdhfU@3`h3LkHVbIXD`n12
IR6MY:eIiFfG__znz4YW?e1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/sim
w1693468154
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/adder8bit.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/adder8bit.v
L0 2
Z3 OP;L;2019.2;69
r1
!s85 0
31
Z4 !s108 1693468416.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/adder8bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/adder8bit.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vmy_first_testbench
R0
!i10b 1
!s100 jLF>8WFRXJmO_2AHXalN?3
!s11b [0RRAQCA^m7GAEk0LP3dz2
I8@S67:0[IQ?gCnODeff?^0
R1
R2
w1693468155
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/my_first_testbench.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/my_first_testbench.v
L0 2
R3
r1
!s85 0
31
R4
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/my_first_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time19/my_first_testbench.v|
!i113 1
R5
R6
