
SW_Controller_OUT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009748  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  080099e8  080099e8  0000a9e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009d0c  08009d0c  0000ad0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009d14  08009d14  0000ad14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009d18  08009d18  0000ad18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  08009d1c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000d5c  2400007c  08009d98  0000b07c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000dd8  08009d98  0000bdd8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000167eb  00000000  00000000  0000b0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002adf  00000000  00000000  00021895  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f68  00000000  00000000  00024378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000be4  00000000  00000000  000252e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038658  00000000  00000000  00025ec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000158f4  00000000  00000000  0005e51c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00165972  00000000  00000000  00073e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d9782  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004660  00000000  00000000  001d97c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000053  00000000  00000000  001dde28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400007c 	.word	0x2400007c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080099d0 	.word	0x080099d0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000080 	.word	0x24000080
 80002dc:	080099d0 	.word	0x080099d0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <Debug_Init>:
/**
 * @brief  Initialize debug UART interface
 * @retval None
 */
void Debug_Init(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
    currentDebugLevel = DEBUG_DEFAULT_LEVEL;
 80006b0:	4b04      	ldr	r3, [pc, #16]	@ (80006c4 <Debug_Init+0x18>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	701a      	strb	r2, [r3, #0]
    DEBUG_INFO("Debug UART initialized");
 80006b6:	4904      	ldr	r1, [pc, #16]	@ (80006c8 <Debug_Init+0x1c>)
 80006b8:	2002      	movs	r0, #2
 80006ba:	f000 f807 	bl	80006cc <Debug_Print>
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	24000000 	.word	0x24000000
 80006c8:	08009a10 	.word	0x08009a10

080006cc <Debug_Print>:
 * @param  level: Debug level
 * @param  format: Printf-style format string
 * @retval None
 */
void Debug_Print(DebugLevel_t level, const char* format, ...)
{
 80006cc:	b40e      	push	{r1, r2, r3}
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b085      	sub	sp, #20
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	4603      	mov	r3, r0
 80006d6:	71fb      	strb	r3, [r7, #7]
    if (level > currentDebugLevel) {
 80006d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000790 <Debug_Print+0xc4>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	79fa      	ldrb	r2, [r7, #7]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d84f      	bhi.n	8000782 <Debug_Print+0xb6>
        return;
    }

    va_list args;
    va_start(args, format);
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	60bb      	str	r3, [r7, #8]

    /* Get system tick for timestamp */
    systemTicks = HAL_GetTick();
 80006e8:	f001 fd2c 	bl	8002144 <HAL_GetTick>
 80006ec:	4603      	mov	r3, r0
 80006ee:	4a29      	ldr	r2, [pc, #164]	@ (8000794 <Debug_Print+0xc8>)
 80006f0:	6013      	str	r3, [r2, #0]

    /* Format message */
    int offset = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	60fb      	str	r3, [r7, #12]
    
#if DEBUG_TIMESTAMP_ENABLED
    offset = snprintf(debugBuffer, DEBUG_BUFFER_SIZE, "[%8lu] ", systemTicks);
 80006f6:	4b27      	ldr	r3, [pc, #156]	@ (8000794 <Debug_Print+0xc8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a27      	ldr	r2, [pc, #156]	@ (8000798 <Debug_Print+0xcc>)
 80006fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000700:	4826      	ldr	r0, [pc, #152]	@ (800079c <Debug_Print+0xd0>)
 8000702:	f008 fc75 	bl	8008ff0 <sniprintf>
 8000706:	60f8      	str	r0, [r7, #12]
#endif

    /* Add level */
    offset += snprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	4a24      	ldr	r2, [pc, #144]	@ (800079c <Debug_Print+0xd0>)
 800070c:	1898      	adds	r0, r3, r2
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000714:	4619      	mov	r1, r3
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4a21      	ldr	r2, [pc, #132]	@ (80007a0 <Debug_Print+0xd4>)
 800071a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800071e:	4a21      	ldr	r2, [pc, #132]	@ (80007a4 <Debug_Print+0xd8>)
 8000720:	f008 fc66 	bl	8008ff0 <sniprintf>
 8000724:	4602      	mov	r2, r0
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	4413      	add	r3, r2
 800072a:	60fb      	str	r3, [r7, #12]
                       "[%s] ", levelNames[level]);

    /* Add user message */
    offset += vsnprintf(debugBuffer + offset, DEBUG_BUFFER_SIZE - offset, 
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	4a1b      	ldr	r2, [pc, #108]	@ (800079c <Debug_Print+0xd0>)
 8000730:	1898      	adds	r0, r3, r2
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000738:	4619      	mov	r1, r3
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	69fa      	ldr	r2, [r7, #28]
 800073e:	f008 fcbb 	bl	80090b8 <vsniprintf>
 8000742:	4602      	mov	r2, r0
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	4413      	add	r3, r2
 8000748:	60fb      	str	r3, [r7, #12]
                        format, args);

    /* Add newline */
    if (offset < DEBUG_BUFFER_SIZE - 2) {
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2bfd      	cmp	r3, #253	@ 0xfd
 800074e:	dc10      	bgt.n	8000772 <Debug_Print+0xa6>
        debugBuffer[offset++] = '\r';
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	1c5a      	adds	r2, r3, #1
 8000754:	60fa      	str	r2, [r7, #12]
 8000756:	4a11      	ldr	r2, [pc, #68]	@ (800079c <Debug_Print+0xd0>)
 8000758:	210d      	movs	r1, #13
 800075a:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset++] = '\n';
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	60fa      	str	r2, [r7, #12]
 8000762:	4a0e      	ldr	r2, [pc, #56]	@ (800079c <Debug_Print+0xd0>)
 8000764:	210a      	movs	r1, #10
 8000766:	54d1      	strb	r1, [r2, r3]
        debugBuffer[offset] = '\0';
 8000768:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <Debug_Print+0xd0>)
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	4413      	add	r3, r2
 800076e:	2200      	movs	r2, #0
 8000770:	701a      	strb	r2, [r3, #0]
    }

    va_end(args);

    /* Transmit via UART */
    HAL_UART_Transmit(&huart1, (uint8_t*)debugBuffer, offset, 100);
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	b29a      	uxth	r2, r3
 8000776:	2364      	movs	r3, #100	@ 0x64
 8000778:	4908      	ldr	r1, [pc, #32]	@ (800079c <Debug_Print+0xd0>)
 800077a:	480b      	ldr	r0, [pc, #44]	@ (80007a8 <Debug_Print+0xdc>)
 800077c:	f006 f804 	bl	8006788 <HAL_UART_Transmit>
 8000780:	e000      	b.n	8000784 <Debug_Print+0xb8>
        return;
 8000782:	bf00      	nop
}
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800078c:	b003      	add	sp, #12
 800078e:	4770      	bx	lr
 8000790:	24000000 	.word	0x24000000
 8000794:	24000198 	.word	0x24000198
 8000798:	08009a28 	.word	0x08009a28
 800079c:	24000098 	.word	0x24000098
 80007a0:	24000004 	.word	0x24000004
 80007a4:	08009a30 	.word	0x08009a30
 80007a8:	24000434 	.word	0x24000434

080007ac <DigitalOutput_Init>:
/**
 * @brief  Initialize digital output handler
 * @retval None
 */
void DigitalOutput_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
    memset(digitalOutputs, 0, sizeof(digitalOutputs));
 80007b2:	f44f 72e0 	mov.w	r2, #448	@ 0x1c0
 80007b6:	2100      	movs	r1, #0
 80007b8:	4821      	ldr	r0, [pc, #132]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007ba:	f008 fc8b 	bl	80090d4 <memset>
    memset(outputStates, 0, sizeof(outputStates));
 80007be:	2238      	movs	r2, #56	@ 0x38
 80007c0:	2100      	movs	r1, #0
 80007c2:	4820      	ldr	r0, [pc, #128]	@ (8000844 <DigitalOutput_Init+0x98>)
 80007c4:	f008 fc86 	bl	80090d4 <memset>
    
    /* Configure output structures */
    for (uint8_t i = 0; i < NUM_OUTPUT_PINS && i < NUM_DIGITAL_OUTPUTS; i++) {
 80007c8:	2300      	movs	r3, #0
 80007ca:	71fb      	strb	r3, [r7, #7]
 80007cc:	e028      	b.n	8000820 <DigitalOutput_Init+0x74>
        digitalOutputs[i].port = outputPinMap[i].port;
 80007ce:	79fa      	ldrb	r2, [r7, #7]
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	491d      	ldr	r1, [pc, #116]	@ (8000848 <DigitalOutput_Init+0x9c>)
 80007d4:	f851 2032 	ldr.w	r2, [r1, r2, lsl #3]
 80007d8:	4919      	ldr	r1, [pc, #100]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        digitalOutputs[i].pin = outputPinMap[i].pin;
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	79fa      	ldrb	r2, [r7, #7]
 80007e2:	4919      	ldr	r1, [pc, #100]	@ (8000848 <DigitalOutput_Init+0x9c>)
 80007e4:	00db      	lsls	r3, r3, #3
 80007e6:	440b      	add	r3, r1
 80007e8:	8898      	ldrh	r0, [r3, #4]
 80007ea:	4915      	ldr	r1, [pc, #84]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007ec:	00d3      	lsls	r3, r2, #3
 80007ee:	440b      	add	r3, r1
 80007f0:	4602      	mov	r2, r0
 80007f2:	809a      	strh	r2, [r3, #4]
        digitalOutputs[i].currentState = 0;
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	4a12      	ldr	r2, [pc, #72]	@ (8000840 <DigitalOutput_Init+0x94>)
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	4413      	add	r3, r2
 80007fc:	2200      	movs	r2, #0
 80007fe:	719a      	strb	r2, [r3, #6]
        
        /* Initialize outputs to low */
        HAL_GPIO_WritePin(digitalOutputs[i].port, digitalOutputs[i].pin, GPIO_PIN_RESET);
 8000800:	79fb      	ldrb	r3, [r7, #7]
 8000802:	4a0f      	ldr	r2, [pc, #60]	@ (8000840 <DigitalOutput_Init+0x94>)
 8000804:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	4a0d      	ldr	r2, [pc, #52]	@ (8000840 <DigitalOutput_Init+0x94>)
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	4413      	add	r3, r2
 8000810:	889b      	ldrh	r3, [r3, #4]
 8000812:	2200      	movs	r2, #0
 8000814:	4619      	mov	r1, r3
 8000816:	f003 f8e7 	bl	80039e8 <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < NUM_OUTPUT_PINS && i < NUM_DIGITAL_OUTPUTS; i++) {
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	3301      	adds	r3, #1
 800081e:	71fb      	strb	r3, [r7, #7]
 8000820:	79fb      	ldrb	r3, [r7, #7]
 8000822:	2b37      	cmp	r3, #55	@ 0x37
 8000824:	d802      	bhi.n	800082c <DigitalOutput_Init+0x80>
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	2b37      	cmp	r3, #55	@ 0x37
 800082a:	d9d0      	bls.n	80007ce <DigitalOutput_Init+0x22>
    }
    
    DEBUG_INFO("Digital Output Handler initialized, %d outputs", NUM_OUTPUT_PINS);
 800082c:	2238      	movs	r2, #56	@ 0x38
 800082e:	4907      	ldr	r1, [pc, #28]	@ (800084c <DigitalOutput_Init+0xa0>)
 8000830:	2002      	movs	r0, #2
 8000832:	f7ff ff4b 	bl	80006cc <Debug_Print>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	2400019c 	.word	0x2400019c
 8000844:	2400035c 	.word	0x2400035c
 8000848:	08009ae0 	.word	0x08009ae0
 800084c:	08009a54 	.word	0x08009a54

08000850 <DigitalOutput_Set>:
 * @param  outputNum: Output number (0-63)
 * @param  state: Output state (0 or 1)
 * @retval None
 */
void DigitalOutput_Set(uint8_t outputNum, uint8_t state)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	460a      	mov	r2, r1
 800085a:	71fb      	strb	r3, [r7, #7]
 800085c:	4613      	mov	r3, r2
 800085e:	71bb      	strb	r3, [r7, #6]
    if (outputNum < NUM_OUTPUT_PINS && outputNum < NUM_DIGITAL_OUTPUTS) {
 8000860:	79fb      	ldrb	r3, [r7, #7]
 8000862:	2b37      	cmp	r3, #55	@ 0x37
 8000864:	d820      	bhi.n	80008a8 <DigitalOutput_Set+0x58>
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	2b37      	cmp	r3, #55	@ 0x37
 800086a:	d81d      	bhi.n	80008a8 <DigitalOutput_Set+0x58>
        GPIO_PinState pinState = state ? GPIO_PIN_SET : GPIO_PIN_RESET;
 800086c:	79bb      	ldrb	r3, [r7, #6]
 800086e:	2b00      	cmp	r3, #0
 8000870:	bf14      	ite	ne
 8000872:	2301      	movne	r3, #1
 8000874:	2300      	moveq	r3, #0
 8000876:	b2db      	uxtb	r3, r3
 8000878:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(digitalOutputs[outputNum].port, 
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	4a0c      	ldr	r2, [pc, #48]	@ (80008b0 <DigitalOutput_Set+0x60>)
 800087e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	4a0a      	ldr	r2, [pc, #40]	@ (80008b0 <DigitalOutput_Set+0x60>)
 8000886:	00db      	lsls	r3, r3, #3
 8000888:	4413      	add	r3, r2
 800088a:	889b      	ldrh	r3, [r3, #4]
 800088c:	7bfa      	ldrb	r2, [r7, #15]
 800088e:	4619      	mov	r1, r3
 8000890:	f003 f8aa 	bl	80039e8 <HAL_GPIO_WritePin>
                         digitalOutputs[outputNum].pin, 
                         pinState);
        
        digitalOutputs[outputNum].currentState = state;
 8000894:	79fb      	ldrb	r3, [r7, #7]
 8000896:	4a06      	ldr	r2, [pc, #24]	@ (80008b0 <DigitalOutput_Set+0x60>)
 8000898:	00db      	lsls	r3, r3, #3
 800089a:	4413      	add	r3, r2
 800089c:	79ba      	ldrb	r2, [r7, #6]
 800089e:	719a      	strb	r2, [r3, #6]
        outputStates[outputNum] = state;
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	4904      	ldr	r1, [pc, #16]	@ (80008b4 <DigitalOutput_Set+0x64>)
 80008a4:	79ba      	ldrb	r2, [r7, #6]
 80008a6:	54ca      	strb	r2, [r1, r3]
    }
}
 80008a8:	bf00      	nop
 80008aa:	3710      	adds	r7, #16
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	2400019c 	.word	0x2400019c
 80008b4:	2400035c 	.word	0x2400035c

080008b8 <DigitalOutput_SetAll>:
 * @param  buffer: Buffer containing output states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalOutput_SetAll(const uint8_t* buffer, uint16_t bufferSize)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	460b      	mov	r3, r1
 80008c2:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = (NUM_DIGITAL_OUTPUTS + 7) / 8;
 80008c4:	2307      	movs	r3, #7
 80008c6:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 80008c8:	89fa      	ldrh	r2, [r7, #14]
 80008ca:	887b      	ldrh	r3, [r7, #2]
 80008cc:	429a      	cmp	r2, r3
 80008ce:	d901      	bls.n	80008d4 <DigitalOutput_SetAll+0x1c>
        numBytes = bufferSize;
 80008d0:	887b      	ldrh	r3, [r7, #2]
 80008d2:	81fb      	strh	r3, [r7, #14]
    }
    
    /* Unpack bits from bytes and set outputs */
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 80008d4:	2300      	movs	r3, #0
 80008d6:	81bb      	strh	r3, [r7, #12]
 80008d8:	e01a      	b.n	8000910 <DigitalOutput_SetAll+0x58>
        uint8_t state = (buffer[i / 8] >> (i % 8)) & 0x01;
 80008da:	89bb      	ldrh	r3, [r7, #12]
 80008dc:	08db      	lsrs	r3, r3, #3
 80008de:	b29b      	uxth	r3, r3
 80008e0:	461a      	mov	r2, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	461a      	mov	r2, r3
 80008ea:	89bb      	ldrh	r3, [r7, #12]
 80008ec:	f003 0307 	and.w	r3, r3, #7
 80008f0:	fa42 f303 	asr.w	r3, r2, r3
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	72fb      	strb	r3, [r7, #11]
        DigitalOutput_Set(i, state);
 80008fc:	89bb      	ldrh	r3, [r7, #12]
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	7afa      	ldrb	r2, [r7, #11]
 8000902:	4611      	mov	r1, r2
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff ffa3 	bl	8000850 <DigitalOutput_Set>
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 800090a:	89bb      	ldrh	r3, [r7, #12]
 800090c:	3301      	adds	r3, #1
 800090e:	81bb      	strh	r3, [r7, #12]
 8000910:	89bb      	ldrh	r3, [r7, #12]
 8000912:	2b37      	cmp	r3, #55	@ 0x37
 8000914:	d804      	bhi.n	8000920 <DigitalOutput_SetAll+0x68>
 8000916:	89ba      	ldrh	r2, [r7, #12]
 8000918:	89fb      	ldrh	r3, [r7, #14]
 800091a:	00db      	lsls	r3, r3, #3
 800091c:	429a      	cmp	r2, r3
 800091e:	dbdc      	blt.n	80008da <DigitalOutput_SetAll+0x22>
    }
    
    DEBUG_DEBUG("All outputs set");
 8000920:	4903      	ldr	r1, [pc, #12]	@ (8000930 <DigitalOutput_SetAll+0x78>)
 8000922:	2003      	movs	r0, #3
 8000924:	f7ff fed2 	bl	80006cc <Debug_Print>
}
 8000928:	bf00      	nop
 800092a:	3710      	adds	r7, #16
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	08009a84 	.word	0x08009a84

08000934 <DigitalOutput_GetAll>:
 * @param  buffer: Buffer to store output states
 * @param  bufferSize: Buffer size
 * @retval None
 */
void DigitalOutput_GetAll(uint8_t* buffer, uint16_t bufferSize)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	460b      	mov	r3, r1
 800093e:	807b      	strh	r3, [r7, #2]
    uint16_t numBytes = 7;  // 56 outputs = 7 bytes
 8000940:	2307      	movs	r3, #7
 8000942:	81fb      	strh	r3, [r7, #14]
    
    if (numBytes > bufferSize) {
 8000944:	89fa      	ldrh	r2, [r7, #14]
 8000946:	887b      	ldrh	r3, [r7, #2]
 8000948:	429a      	cmp	r2, r3
 800094a:	d901      	bls.n	8000950 <DigitalOutput_GetAll+0x1c>
        numBytes = bufferSize;
 800094c:	887b      	ldrh	r3, [r7, #2]
 800094e:	81fb      	strh	r3, [r7, #14]
    }
    
    memset(buffer, 0, numBytes);
 8000950:	89fb      	ldrh	r3, [r7, #14]
 8000952:	461a      	mov	r2, r3
 8000954:	2100      	movs	r1, #0
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f008 fbbc 	bl	80090d4 <memset>
    
    /* Pack bits into bytes (56 outputs) */
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 800095c:	2300      	movs	r3, #0
 800095e:	81bb      	strh	r3, [r7, #12]
 8000960:	e01d      	b.n	800099e <DigitalOutput_GetAll+0x6a>
        if (outputStates[i]) {
 8000962:	89bb      	ldrh	r3, [r7, #12]
 8000964:	4a14      	ldr	r2, [pc, #80]	@ (80009b8 <DigitalOutput_GetAll+0x84>)
 8000966:	5cd3      	ldrb	r3, [r2, r3]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d015      	beq.n	8000998 <DigitalOutput_GetAll+0x64>
            buffer[i / 8] |= (1 << (i % 8));
 800096c:	89bb      	ldrh	r3, [r7, #12]
 800096e:	08db      	lsrs	r3, r3, #3
 8000970:	b298      	uxth	r0, r3
 8000972:	4602      	mov	r2, r0
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4413      	add	r3, r2
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	b25a      	sxtb	r2, r3
 800097c:	89bb      	ldrh	r3, [r7, #12]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	2101      	movs	r1, #1
 8000984:	fa01 f303 	lsl.w	r3, r1, r3
 8000988:	b25b      	sxtb	r3, r3
 800098a:	4313      	orrs	r3, r2
 800098c:	b25a      	sxtb	r2, r3
 800098e:	4601      	mov	r1, r0
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	440b      	add	r3, r1
 8000994:	b2d2      	uxtb	r2, r2
 8000996:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < NUM_DIGITAL_OUTPUTS && i < (numBytes * 8); i++) {
 8000998:	89bb      	ldrh	r3, [r7, #12]
 800099a:	3301      	adds	r3, #1
 800099c:	81bb      	strh	r3, [r7, #12]
 800099e:	89bb      	ldrh	r3, [r7, #12]
 80009a0:	2b37      	cmp	r3, #55	@ 0x37
 80009a2:	d804      	bhi.n	80009ae <DigitalOutput_GetAll+0x7a>
 80009a4:	89ba      	ldrh	r2, [r7, #12]
 80009a6:	89fb      	ldrh	r3, [r7, #14]
 80009a8:	00db      	lsls	r3, r3, #3
 80009aa:	429a      	cmp	r2, r3
 80009ac:	dbd9      	blt.n	8000962 <DigitalOutput_GetAll+0x2e>
        }
    }
}
 80009ae:	bf00      	nop
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	2400035c 	.word	0x2400035c

080009bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80009c0:	f000 fb2b 	bl	800101a <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009c4:	f001 fb38 	bl	8002038 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009c8:	f000 f852 	bl	8000a70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009cc:	f000 f9ba 	bl	8000d44 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80009d0:	f000 f8bc 	bl	8000b4c <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 80009d4:	f000 f91e 	bl	8000c14 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80009d8:	f000 f968 	bl	8000cac <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Initialize hierarchical layers */
  Debug_Init();
 80009dc:	f7ff fe66 	bl	80006ac <Debug_Init>
  
  /* Initialize digital output handler */
  DigitalOutput_Init();
 80009e0:	f7ff fee4 	bl	80007ac <DigitalOutput_Init>
  
  /* Initialize RS485 protocol layer */
  RS485_Init(RS485_ADDR_CONTROLLER_OUT);
 80009e4:	2003      	movs	r0, #3
 80009e6:	f000 fb4b 	bl	8001080 <RS485_Init>
  
  /* Register command handlers */
  RS485_RegisterCommandHandler(CMD_WRITE_DO, HandleWriteDO);
 80009ea:	491c      	ldr	r1, [pc, #112]	@ (8000a5c <main+0xa0>)
 80009ec:	2030      	movs	r0, #48	@ 0x30
 80009ee:	f000 fdf1 	bl	80015d4 <RS485_RegisterCommandHandler>
  RS485_RegisterCommandHandler(CMD_READ_DO, HandleReadDO);
 80009f2:	491b      	ldr	r1, [pc, #108]	@ (8000a60 <main+0xa4>)
 80009f4:	2032      	movs	r0, #50	@ 0x32
 80009f6:	f000 fded 	bl	80015d4 <RS485_RegisterCommandHandler>
  
  heartbeatTimer = HAL_GetTick();
 80009fa:	f001 fba3 	bl	8002144 <HAL_GetTick>
 80009fe:	4603      	mov	r3, r0
 8000a00:	4a18      	ldr	r2, [pc, #96]	@ (8000a64 <main+0xa8>)
 8000a02:	6013      	str	r3, [r2, #0]
  statusLedTimer = HAL_GetTick();
 8000a04:	f001 fb9e 	bl	8002144 <HAL_GetTick>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	4a17      	ldr	r2, [pc, #92]	@ (8000a68 <main+0xac>)
 8000a0c:	6013      	str	r3, [r2, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    /* Process RS485 communication */
    RS485_Process();
 8000a0e:	f000 fb81 	bl	8001114 <RS485_Process>
    
    /* Status LED blink (every 500ms) */
    if (HAL_GetTick() - statusLedTimer >= 500) {
 8000a12:	f001 fb97 	bl	8002144 <HAL_GetTick>
 8000a16:	4602      	mov	r2, r0
 8000a18:	4b13      	ldr	r3, [pc, #76]	@ (8000a68 <main+0xac>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a22:	d308      	bcc.n	8000a36 <main+0x7a>
      statusLedTimer = HAL_GetTick();
 8000a24:	f001 fb8e 	bl	8002144 <HAL_GetTick>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a68 <main+0xac>)
 8000a2c:	6013      	str	r3, [r2, #0]
      HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1); // Status LED
 8000a2e:	2102      	movs	r1, #2
 8000a30:	480e      	ldr	r0, [pc, #56]	@ (8000a6c <main+0xb0>)
 8000a32:	f002 fff2 	bl	8003a1a <HAL_GPIO_TogglePin>
    }
    
    /* Periodic heartbeat logging (every 10 seconds) */
    if (HAL_GetTick() - heartbeatTimer >= 10000) {
 8000a36:	f001 fb85 	bl	8002144 <HAL_GetTick>
 8000a3a:	4602      	mov	r2, r0
 8000a3c:	4b09      	ldr	r3, [pc, #36]	@ (8000a64 <main+0xa8>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d904      	bls.n	8000a54 <main+0x98>
      heartbeatTimer = HAL_GetTick();
 8000a4a:	f001 fb7b 	bl	8002144 <HAL_GetTick>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	4a04      	ldr	r2, [pc, #16]	@ (8000a64 <main+0xa8>)
 8000a52:	6013      	str	r3, [r2, #0]
    }
    
    /* Small delay to prevent CPU hogging */
    HAL_Delay(1);
 8000a54:	2001      	movs	r0, #1
 8000a56:	f001 fb81 	bl	800215c <HAL_Delay>
    RS485_Process();
 8000a5a:	e7d8      	b.n	8000a0e <main+0x52>
 8000a5c:	08000fc1 	.word	0x08000fc1
 8000a60:	08000fef 	.word	0x08000fef
 8000a64:	2400055c 	.word	0x2400055c
 8000a68:	24000560 	.word	0x24000560
 8000a6c:	58020c00 	.word	0x58020c00

08000a70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b09c      	sub	sp, #112	@ 0x70
 8000a74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a7a:	224c      	movs	r2, #76	@ 0x4c
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f008 fb28 	bl	80090d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2220      	movs	r2, #32
 8000a88:	2100      	movs	r1, #0
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f008 fb22 	bl	80090d4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a90:	2002      	movs	r0, #2
 8000a92:	f002 ffdd 	bl	8003a50 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a96:	2300      	movs	r3, #0
 8000a98:	603b      	str	r3, [r7, #0]
 8000a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000b44 <SystemClock_Config+0xd4>)
 8000a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a9e:	4a29      	ldr	r2, [pc, #164]	@ (8000b44 <SystemClock_Config+0xd4>)
 8000aa0:	f023 0301 	bic.w	r3, r3, #1
 8000aa4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000aa6:	4b27      	ldr	r3, [pc, #156]	@ (8000b44 <SystemClock_Config+0xd4>)
 8000aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	4b25      	ldr	r3, [pc, #148]	@ (8000b48 <SystemClock_Config+0xd8>)
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000ab8:	4a23      	ldr	r2, [pc, #140]	@ (8000b48 <SystemClock_Config+0xd8>)
 8000aba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000abe:	6193      	str	r3, [r2, #24]
 8000ac0:	4b21      	ldr	r3, [pc, #132]	@ (8000b48 <SystemClock_Config+0xd8>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ac8:	603b      	str	r3, [r7, #0]
 8000aca:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000acc:	bf00      	nop
 8000ace:	4b1e      	ldr	r3, [pc, #120]	@ (8000b48 <SystemClock_Config+0xd8>)
 8000ad0:	699b      	ldr	r3, [r3, #24]
 8000ad2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ad6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ada:	d1f8      	bne.n	8000ace <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000adc:	2303      	movs	r3, #3
 8000ade:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ae0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aea:	2340      	movs	r3, #64	@ 0x40
 8000aec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000aee:	2300      	movs	r3, #0
 8000af0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000af6:	4618      	mov	r0, r3
 8000af8:	f002 ffe4 	bl	8003ac4 <HAL_RCC_OscConfig>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b02:	f000 fab6 	bl	8001072 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b06:	233f      	movs	r3, #63	@ 0x3f
 8000b08:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b16:	2300      	movs	r3, #0
 8000b18:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b1a:	2340      	movs	r3, #64	@ 0x40
 8000b1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b22:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b24:	2300      	movs	r3, #0
 8000b26:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f003 fc23 	bl	8004378 <HAL_RCC_ClockConfig>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b38:	f000 fa9b 	bl	8001072 <Error_Handler>
  }
}
 8000b3c:	bf00      	nop
 8000b3e:	3770      	adds	r7, #112	@ 0x70
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	58000400 	.word	0x58000400
 8000b48:	58024800 	.word	0x58024800

08000b4c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b50:	4b2e      	ldr	r3, [pc, #184]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b52:	4a2f      	ldr	r2, [pc, #188]	@ (8000c10 <MX_FDCAN1_Init+0xc4>)
 8000b54:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b56:	4b2d      	ldr	r3, [pc, #180]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b5c:	4b2b      	ldr	r3, [pc, #172]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000b62:	4b2a      	ldr	r3, [pc, #168]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000b68:	4b28      	ldr	r3, [pc, #160]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000b6e:	4b27      	ldr	r3, [pc, #156]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000b74:	4b25      	ldr	r3, [pc, #148]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b76:	2210      	movs	r2, #16
 8000b78:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000b7a:	4b24      	ldr	r3, [pc, #144]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000b80:	4b22      	ldr	r3, [pc, #136]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000b86:	4b21      	ldr	r3, [pc, #132]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000b92:	4b1e      	ldr	r3, [pc, #120]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000b98:	4b1c      	ldr	r3, [pc, #112]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000ba4:	4b19      	ldr	r3, [pc, #100]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000baa:	4b18      	ldr	r3, [pc, #96]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bb0:	4b16      	ldr	r3, [pc, #88]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000bb6:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000bbc:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bbe:	2204      	movs	r2, #4
 8000bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000bc2:	4b12      	ldr	r3, [pc, #72]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000bc8:	4b10      	ldr	r3, [pc, #64]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bca:	2204      	movs	r2, #4
 8000bcc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000bce:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bd6:	2204      	movs	r2, #4
 8000bd8:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000be0:	4b0a      	ldr	r3, [pc, #40]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000bec:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000bf2:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bf4:	2204      	movs	r2, #4
 8000bf6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <MX_FDCAN1_Init+0xc0>)
 8000bfa:	f002 f9e1 	bl	8002fc0 <HAL_FDCAN_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c04:	f000 fa35 	bl	8001072 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	24000394 	.word	0x24000394
 8000c10:	4000a000 	.word	0x4000a000

08000c14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c18:	4b22      	ldr	r3, [pc, #136]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c1a:	4a23      	ldr	r2, [pc, #140]	@ (8000ca8 <MX_USART1_UART_Init+0x94>)
 8000c1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c1e:	4b21      	ldr	r3, [pc, #132]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c26:	4b1f      	ldr	r3, [pc, #124]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c32:	4b1c      	ldr	r3, [pc, #112]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c44:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c4a:	4b16      	ldr	r3, [pc, #88]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c50:	4b14      	ldr	r3, [pc, #80]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c56:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c5c:	4811      	ldr	r0, [pc, #68]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c5e:	f005 fd43 	bl	80066e8 <HAL_UART_Init>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000c68:	f000 fa03 	bl	8001072 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	480d      	ldr	r0, [pc, #52]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c70:	f008 f8f4 	bl	8008e5c <HAL_UARTEx_SetTxFifoThreshold>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000c7a:	f000 f9fa 	bl	8001072 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4808      	ldr	r0, [pc, #32]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c82:	f008 f929 	bl	8008ed8 <HAL_UARTEx_SetRxFifoThreshold>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000c8c:	f000 f9f1 	bl	8001072 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c90:	4804      	ldr	r0, [pc, #16]	@ (8000ca4 <MX_USART1_UART_Init+0x90>)
 8000c92:	f008 f8aa 	bl	8008dea <HAL_UARTEx_DisableFifoMode>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000c9c:	f000 f9e9 	bl	8001072 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	24000434 	.word	0x24000434
 8000ca8:	40011000 	.word	0x40011000

08000cac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000cb0:	4b22      	ldr	r3, [pc, #136]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cb2:	4a23      	ldr	r2, [pc, #140]	@ (8000d40 <MX_USART2_UART_Init+0x94>)
 8000cb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000cb6:	4b21      	ldr	r3, [pc, #132]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000cbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cc4:	4b1d      	ldr	r3, [pc, #116]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cca:	4b1c      	ldr	r3, [pc, #112]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cd2:	220c      	movs	r2, #12
 8000cd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cd6:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cdc:	4b17      	ldr	r3, [pc, #92]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ce2:	4b16      	ldr	r3, [pc, #88]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ce8:	4b14      	ldr	r3, [pc, #80]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cee:	4b13      	ldr	r3, [pc, #76]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cf4:	4811      	ldr	r0, [pc, #68]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000cf6:	f005 fcf7 	bl	80066e8 <HAL_UART_Init>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d00:	f000 f9b7 	bl	8001072 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d04:	2100      	movs	r1, #0
 8000d06:	480d      	ldr	r0, [pc, #52]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000d08:	f008 f8a8 	bl	8008e5c <HAL_UARTEx_SetTxFifoThreshold>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d12:	f000 f9ae 	bl	8001072 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d16:	2100      	movs	r1, #0
 8000d18:	4808      	ldr	r0, [pc, #32]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000d1a:	f008 f8dd 	bl	8008ed8 <HAL_UARTEx_SetRxFifoThreshold>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000d24:	f000 f9a5 	bl	8001072 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8000d28:	4804      	ldr	r0, [pc, #16]	@ (8000d3c <MX_USART2_UART_Init+0x90>)
 8000d2a:	f008 f823 	bl	8008d74 <HAL_UARTEx_EnableFifoMode>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000d34:	f000 f99d 	bl	8001072 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	240004c8 	.word	0x240004c8
 8000d40:	40004400 	.word	0x40004400

08000d44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b08e      	sub	sp, #56	@ 0x38
 8000d48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5a:	4b91      	ldr	r3, [pc, #580]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d60:	4a8f      	ldr	r2, [pc, #572]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d62:	f043 0304 	orr.w	r3, r3, #4
 8000d66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6a:	4b8d      	ldr	r3, [pc, #564]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d70:	f003 0304 	and.w	r3, r3, #4
 8000d74:	623b      	str	r3, [r7, #32]
 8000d76:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d78:	4b89      	ldr	r3, [pc, #548]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7e:	4a88      	ldr	r2, [pc, #544]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d80:	f043 0320 	orr.w	r3, r3, #32
 8000d84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d88:	4b85      	ldr	r3, [pc, #532]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d8e:	f003 0320 	and.w	r3, r3, #32
 8000d92:	61fb      	str	r3, [r7, #28]
 8000d94:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d96:	4b82      	ldr	r3, [pc, #520]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d9c:	4a80      	ldr	r2, [pc, #512]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000da2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000da6:	4b7e      	ldr	r3, [pc, #504]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000db0:	61bb      	str	r3, [r7, #24]
 8000db2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db4:	4b7a      	ldr	r3, [pc, #488]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000db6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dba:	4a79      	ldr	r2, [pc, #484]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc4:	4b76      	ldr	r3, [pc, #472]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000dc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dca:	f003 0301 	and.w	r3, r3, #1
 8000dce:	617b      	str	r3, [r7, #20]
 8000dd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd2:	4b73      	ldr	r3, [pc, #460]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000dd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd8:	4a71      	ldr	r2, [pc, #452]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000dda:	f043 0302 	orr.w	r3, r3, #2
 8000dde:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de2:	4b6f      	ldr	r3, [pc, #444]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000de8:	f003 0302 	and.w	r3, r3, #2
 8000dec:	613b      	str	r3, [r7, #16]
 8000dee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000df0:	4b6b      	ldr	r3, [pc, #428]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000df2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df6:	4a6a      	ldr	r2, [pc, #424]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000df8:	f043 0310 	orr.w	r3, r3, #16
 8000dfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e00:	4b67      	ldr	r3, [pc, #412]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e06:	f003 0310 	and.w	r3, r3, #16
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e0e:	4b64      	ldr	r3, [pc, #400]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000e10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e14:	4a62      	ldr	r2, [pc, #392]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000e16:	f043 0308 	orr.w	r3, r3, #8
 8000e1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e1e:	4b60      	ldr	r3, [pc, #384]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e24:	f003 0308 	and.w	r3, r3, #8
 8000e28:	60bb      	str	r3, [r7, #8]
 8000e2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e2c:	4b5c      	ldr	r3, [pc, #368]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000e2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e32:	4a5b      	ldr	r2, [pc, #364]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000e34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3c:	4b58      	ldr	r3, [pc, #352]	@ (8000fa0 <MX_GPIO_Init+0x25c>)
 8000e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e46:	607b      	str	r3, [r7, #4]
 8000e48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MCU_DO0_Pin|MCU_DO1_Pin|MCU_DO2_Pin|MCU_DO3_Pin
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8000e50:	4854      	ldr	r0, [pc, #336]	@ (8000fa4 <MX_GPIO_Init+0x260>)
 8000e52:	f002 fdc9 	bl	80039e8 <HAL_GPIO_WritePin>
                          |MCU_DO4_Pin|MCU_DO5_Pin|MCU_DO6_Pin|MCU_DO7_Pin
                          |MCU_DO8_Pin|MCU_DO9_Pin|MCU_DO10_Pin|MCU_DO28_Pin
                          |MCU_DO29_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MCU_DO11_Pin|MCU_DO12_Pin|MCU_DO13_Pin|MCU_DO14_Pin
 8000e56:	2200      	movs	r2, #0
 8000e58:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000e5c:	4852      	ldr	r0, [pc, #328]	@ (8000fa8 <MX_GPIO_Init+0x264>)
 8000e5e:	f002 fdc3 	bl	80039e8 <HAL_GPIO_WritePin>
                          |MCU_DO23_Pin|MCU_DO24_Pin|MCU_DO50_Pin|MCU_DO51_Pin
                          |MCU_DO52_Pin|MCU_DO53_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCU_DO15_Pin|MCU_DO16_Pin|MCU_DO17_Pin|MCU_DO18_Pin
 8000e62:	2200      	movs	r2, #0
 8000e64:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000e68:	4850      	ldr	r0, [pc, #320]	@ (8000fac <MX_GPIO_Init+0x268>)
 8000e6a:	f002 fdbd 	bl	80039e8 <HAL_GPIO_WritePin>
                          |MCU_DO19_Pin|MCU_DO20_Pin|MCU_DO21_Pin|MCU_DO22_Pin
                          |MCU_DO54_Pin|MCU_DO55_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MCU_DO25_Pin|MCU_DO26_Pin|MCU_DO27_Pin|MCU_DO31_Pin
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f643 4107 	movw	r1, #15367	@ 0x3c07
 8000e74:	484e      	ldr	r0, [pc, #312]	@ (8000fb0 <MX_GPIO_Init+0x26c>)
 8000e76:	f002 fdb7 	bl	80039e8 <HAL_GPIO_WritePin>
                          |MCU_DO32_Pin|MCU_DO33_Pin|MCU_DO34_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_DO30_GPIO_Port, MCU_DO30_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e80:	484c      	ldr	r0, [pc, #304]	@ (8000fb4 <MX_GPIO_Init+0x270>)
 8000e82:	f002 fdb1 	bl	80039e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MCU_DO35_Pin|MCU_DO36_Pin|MCU_DO37_Pin|MCU_DO38_Pin
 8000e86:	2200      	movs	r2, #0
 8000e88:	f64f 7116 	movw	r1, #65302	@ 0xff16
 8000e8c:	484a      	ldr	r0, [pc, #296]	@ (8000fb8 <MX_GPIO_Init+0x274>)
 8000e8e:	f002 fdab 	bl	80039e8 <HAL_GPIO_WritePin>
                          |MCU_DO39_Pin|MCU_DO40_Pin|MCU_DO41_Pin|MCU_DO42_Pin
                          |LED_RUN_OUT_Pin|LED_ERR_OUT_Pin|RS485_COM_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MCU_DO43_Pin|MCU_DO44_Pin|MCU_DO45_Pin|MCU_DO46_Pin
 8000e92:	2200      	movs	r2, #0
 8000e94:	f44f 71fe 	mov.w	r1, #508	@ 0x1fc
 8000e98:	4848      	ldr	r0, [pc, #288]	@ (8000fbc <MX_GPIO_Init+0x278>)
 8000e9a:	f002 fda5 	bl	80039e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_DO0_Pin MCU_DO1_Pin MCU_DO2_Pin MCU_DO3_Pin
                           MCU_DO4_Pin MCU_DO5_Pin MCU_DO6_Pin MCU_DO7_Pin
                           MCU_DO8_Pin MCU_DO9_Pin MCU_DO10_Pin MCU_DO28_Pin
                           MCU_DO29_Pin */
  GPIO_InitStruct.Pin = MCU_DO0_Pin|MCU_DO1_Pin|MCU_DO2_Pin|MCU_DO3_Pin
 8000e9e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000ea2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO4_Pin|MCU_DO5_Pin|MCU_DO6_Pin|MCU_DO7_Pin
                          |MCU_DO8_Pin|MCU_DO9_Pin|MCU_DO10_Pin|MCU_DO28_Pin
                          |MCU_DO29_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eac:	2300      	movs	r3, #0
 8000eae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000eb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	483b      	ldr	r0, [pc, #236]	@ (8000fa4 <MX_GPIO_Init+0x260>)
 8000eb8:	f002 fbe6 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO11_Pin MCU_DO12_Pin MCU_DO13_Pin MCU_DO14_Pin
                           MCU_DO23_Pin MCU_DO24_Pin MCU_DO50_Pin MCU_DO51_Pin
                           MCU_DO52_Pin MCU_DO53_Pin */
  GPIO_InitStruct.Pin = MCU_DO11_Pin|MCU_DO12_Pin|MCU_DO13_Pin|MCU_DO14_Pin
 8000ebc:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000ec0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO23_Pin|MCU_DO24_Pin|MCU_DO50_Pin|MCU_DO51_Pin
                          |MCU_DO52_Pin|MCU_DO53_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ece:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4834      	ldr	r0, [pc, #208]	@ (8000fa8 <MX_GPIO_Init+0x264>)
 8000ed6:	f002 fbd7 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO15_Pin MCU_DO16_Pin MCU_DO17_Pin MCU_DO18_Pin
                           MCU_DO19_Pin MCU_DO20_Pin MCU_DO21_Pin MCU_DO22_Pin
                           MCU_DO54_Pin MCU_DO55_Pin */
  GPIO_InitStruct.Pin = MCU_DO15_Pin|MCU_DO16_Pin|MCU_DO17_Pin|MCU_DO18_Pin
 8000eda:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000ede:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO19_Pin|MCU_DO20_Pin|MCU_DO21_Pin|MCU_DO22_Pin
                          |MCU_DO54_Pin|MCU_DO55_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	482e      	ldr	r0, [pc, #184]	@ (8000fac <MX_GPIO_Init+0x268>)
 8000ef4:	f002 fbc8 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO25_Pin MCU_DO26_Pin MCU_DO27_Pin MCU_DO31_Pin
                           MCU_DO32_Pin MCU_DO33_Pin MCU_DO34_Pin */
  GPIO_InitStruct.Pin = MCU_DO25_Pin|MCU_DO26_Pin|MCU_DO27_Pin|MCU_DO31_Pin
 8000ef8:	f643 4307 	movw	r3, #15367	@ 0x3c07
 8000efc:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO32_Pin|MCU_DO33_Pin|MCU_DO34_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efe:	2301      	movs	r3, #1
 8000f00:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4827      	ldr	r0, [pc, #156]	@ (8000fb0 <MX_GPIO_Init+0x26c>)
 8000f12:	f002 fbb9 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_DO30_Pin */
  GPIO_InitStruct.Pin = MCU_DO30_Pin;
 8000f16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MCU_DO30_GPIO_Port, &GPIO_InitStruct);
 8000f28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4821      	ldr	r0, [pc, #132]	@ (8000fb4 <MX_GPIO_Init+0x270>)
 8000f30:	f002 fbaa 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO35_Pin MCU_DO36_Pin MCU_DO37_Pin MCU_DO38_Pin
                           MCU_DO39_Pin MCU_DO40_Pin MCU_DO41_Pin MCU_DO42_Pin
                           LED_RUN_OUT_Pin LED_ERR_OUT_Pin RS485_COM_OUT_Pin */
  GPIO_InitStruct.Pin = MCU_DO35_Pin|MCU_DO36_Pin|MCU_DO37_Pin|MCU_DO38_Pin
 8000f34:	f64f 7316 	movw	r3, #65302	@ 0xff16
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO39_Pin|MCU_DO40_Pin|MCU_DO41_Pin|MCU_DO42_Pin
                          |LED_RUN_OUT_Pin|LED_ERR_OUT_Pin|RS485_COM_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f42:	2300      	movs	r3, #0
 8000f44:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	481a      	ldr	r0, [pc, #104]	@ (8000fb8 <MX_GPIO_Init+0x274>)
 8000f4e:	f002 fb9b 	bl	8003688 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DO43_Pin MCU_DO44_Pin MCU_DO45_Pin MCU_DO46_Pin
                           MCU_DO47_Pin MCU_DO48_Pin MCU_DO49_Pin */
  GPIO_InitStruct.Pin = MCU_DO43_Pin|MCU_DO44_Pin|MCU_DO45_Pin|MCU_DO46_Pin
 8000f52:	f44f 73fe 	mov.w	r3, #508	@ 0x1fc
 8000f56:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MCU_DO47_Pin|MCU_DO48_Pin|MCU_DO49_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	2300      	movs	r3, #0
 8000f62:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4814      	ldr	r0, [pc, #80]	@ (8000fbc <MX_GPIO_Init+0x278>)
 8000f6c:	f002 fb8c 	bl	8003688 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000f70:	2100      	movs	r1, #0
 8000f72:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000f76:	f001 f921 	bl	80021bc <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000f80:	f001 f91c 	bl	80021bc <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 8000f84:	2100      	movs	r1, #0
 8000f86:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000f8a:	f001 f917 	bl	80021bc <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000f8e:	2100      	movs	r1, #0
 8000f90:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8000f94:	f001 f912 	bl	80021bc <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f98:	bf00      	nop
 8000f9a:	3738      	adds	r7, #56	@ 0x38
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	58024400 	.word	0x58024400
 8000fa4:	58021400 	.word	0x58021400
 8000fa8:	58020800 	.word	0x58020800
 8000fac:	58020000 	.word	0x58020000
 8000fb0:	58020400 	.word	0x58020400
 8000fb4:	58021000 	.word	0x58021000
 8000fb8:	58020c00 	.word	0x58020c00
 8000fbc:	58021800 	.word	0x58021800

08000fc0 <HandleWriteDO>:
 * @brief  Handle Write Digital Output command
 * @param  packet: Received packet
 * @retval None
 */
void HandleWriteDO(const RS485_Packet_t* packet)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
    /* Set outputs from received data */
    DigitalOutput_SetAll(packet->data, packet->length);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	1d5a      	adds	r2, r3, #5
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	791b      	ldrb	r3, [r3, #4]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4610      	mov	r0, r2
 8000fd4:	f7ff fc70 	bl	80008b8 <DigitalOutput_SetAll>
    
    /* Send confirmation response */
    RS485_SendResponse(packet->srcAddr, CMD_DO_RESPONSE, NULL, 0);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	7898      	ldrb	r0, [r3, #2]
 8000fdc:	2300      	movs	r3, #0
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2131      	movs	r1, #49	@ 0x31
 8000fe2:	f000 fac5 	bl	8001570 <RS485_SendResponse>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <HandleReadDO>:
 * @brief  Handle Read Digital Output command
 * @param  packet: Received packet
 * @retval None
 */
void HandleReadDO(const RS485_Packet_t* packet)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b084      	sub	sp, #16
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	6078      	str	r0, [r7, #4]
    uint8_t outputData[7]; // 56 outputs = 7 bytes
    DigitalOutput_GetAll(outputData, sizeof(outputData));
 8000ff6:	f107 0308 	add.w	r3, r7, #8
 8000ffa:	2107      	movs	r1, #7
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff fc99 	bl	8000934 <DigitalOutput_GetAll>
    
    RS485_SendResponse(packet->srcAddr, CMD_DO_RESPONSE, outputData, sizeof(outputData));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	7898      	ldrb	r0, [r3, #2]
 8001006:	f107 0208 	add.w	r2, r7, #8
 800100a:	2307      	movs	r3, #7
 800100c:	2131      	movs	r1, #49	@ 0x31
 800100e:	f000 faaf 	bl	8001570 <RS485_SendResponse>
}
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b084      	sub	sp, #16
 800101e:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001020:	463b      	mov	r3, r7
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800102c:	f001 f9ec 	bl	8002408 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001030:	2301      	movs	r3, #1
 8001032:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001034:	2300      	movs	r3, #0
 8001036:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001038:	2300      	movs	r3, #0
 800103a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800103c:	231f      	movs	r3, #31
 800103e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001040:	2387      	movs	r3, #135	@ 0x87
 8001042:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001044:	2300      	movs	r3, #0
 8001046:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001048:	2300      	movs	r3, #0
 800104a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800104c:	2301      	movs	r3, #1
 800104e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001050:	2301      	movs	r3, #1
 8001052:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001054:	2300      	movs	r3, #0
 8001056:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001058:	2300      	movs	r3, #0
 800105a:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800105c:	463b      	mov	r3, r7
 800105e:	4618      	mov	r0, r3
 8001060:	f001 fa0a 	bl	8002478 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001064:	2004      	movs	r0, #4
 8001066:	f001 f9e7 	bl	8002438 <HAL_MPU_Enable>

}
 800106a:	bf00      	nop
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001076:	b672      	cpsid	i
}
 8001078:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800107a:	bf00      	nop
 800107c:	e7fd      	b.n	800107a <Error_Handler+0x8>
	...

08001080 <RS485_Init>:
 * @brief  Initialize RS485 protocol
 * @param  myAddr: This MCU's address
 * @retval None
 */
void RS485_Init(uint8_t myAddr)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	71fb      	strb	r3, [r7, #7]
    myAddress = myAddr;
 800108a:	4a18      	ldr	r2, [pc, #96]	@ (80010ec <RS485_Init+0x6c>)
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	7013      	strb	r3, [r2, #0]
    rxIndex = 0;
 8001090:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <RS485_Init+0x70>)
 8001092:	2200      	movs	r2, #0
 8001094:	801a      	strh	r2, [r3, #0]
    memset(&status, 0, sizeof(status));
 8001096:	2214      	movs	r2, #20
 8001098:	2100      	movs	r1, #0
 800109a:	4816      	ldr	r0, [pc, #88]	@ (80010f4 <RS485_Init+0x74>)
 800109c:	f008 f81a 	bl	80090d4 <memset>
    
    status.mcuId = myAddress;
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <RS485_Init+0x6c>)
 80010a2:	781a      	ldrb	r2, [r3, #0]
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <RS485_Init+0x74>)
 80010a6:	701a      	strb	r2, [r3, #0]
    status.health = 100;
 80010a8:	4b12      	ldr	r3, [pc, #72]	@ (80010f4 <RS485_Init+0x74>)
 80010aa:	2264      	movs	r2, #100	@ 0x64
 80010ac:	705a      	strb	r2, [r3, #1]
    
    /* Initialize RS485 direction pin (PD4) to RX mode (LOW) */
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2110      	movs	r1, #16
 80010b2:	4811      	ldr	r0, [pc, #68]	@ (80010f8 <RS485_Init+0x78>)
 80010b4:	f002 fc98 	bl	80039e8 <HAL_GPIO_WritePin>
    
    /* Register default command handlers */
    RS485_RegisterCommandHandler(CMD_PING, RS485_HandlePing);
 80010b8:	4910      	ldr	r1, [pc, #64]	@ (80010fc <RS485_Init+0x7c>)
 80010ba:	2001      	movs	r0, #1
 80010bc:	f000 fa8a 	bl	80015d4 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_VERSION, RS485_HandleGetVersion);
 80010c0:	490f      	ldr	r1, [pc, #60]	@ (8001100 <RS485_Init+0x80>)
 80010c2:	2003      	movs	r0, #3
 80010c4:	f000 fa86 	bl	80015d4 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_HEARTBEAT, RS485_HandleHeartbeat);
 80010c8:	490e      	ldr	r1, [pc, #56]	@ (8001104 <RS485_Init+0x84>)
 80010ca:	2005      	movs	r0, #5
 80010cc:	f000 fa82 	bl	80015d4 <RS485_RegisterCommandHandler>
    RS485_RegisterCommandHandler(CMD_GET_STATUS, RS485_HandleGetStatus);
 80010d0:	490d      	ldr	r1, [pc, #52]	@ (8001108 <RS485_Init+0x88>)
 80010d2:	2010      	movs	r0, #16
 80010d4:	f000 fa7e 	bl	80015d4 <RS485_RegisterCommandHandler>
    
    /* Start receiving in interrupt mode */
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 80010d8:	2201      	movs	r2, #1
 80010da:	490c      	ldr	r1, [pc, #48]	@ (800110c <RS485_Init+0x8c>)
 80010dc:	480c      	ldr	r0, [pc, #48]	@ (8001110 <RS485_Init+0x90>)
 80010de:	f005 fbe1 	bl	80068a4 <HAL_UART_Receive_IT>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	24000018 	.word	0x24000018
 80010f0:	24000764 	.word	0x24000764
 80010f4:	24000768 	.word	0x24000768
 80010f8:	58020c00 	.word	0x58020c00
 80010fc:	080018b9 	.word	0x080018b9
 8001100:	080018d9 	.word	0x080018d9
 8001104:	08001921 	.word	0x08001921
 8001108:	08001955 	.word	0x08001955
 800110c:	24000564 	.word	0x24000564
 8001110:	240004c8 	.word	0x240004c8

08001114 <RS485_Process>:
/**
 * @brief  Process RS485 communication (call in main loop)
 * @retval None
 */
void RS485_Process(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
    /* Update uptime */
    status.uptime = HAL_GetTick() / 1000;
 8001118:	f001 f814 	bl	8002144 <HAL_GetTick>
 800111c:	4603      	mov	r3, r0
 800111e:	4a04      	ldr	r2, [pc, #16]	@ (8001130 <RS485_Process+0x1c>)
 8001120:	fba2 2303 	umull	r2, r3, r2, r3
 8001124:	099b      	lsrs	r3, r3, #6
 8001126:	4a03      	ldr	r2, [pc, #12]	@ (8001134 <RS485_Process+0x20>)
 8001128:	6053      	str	r3, [r2, #4]
}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	10624dd3 	.word	0x10624dd3
 8001134:	24000768 	.word	0x24000768

08001138 <RS485_SendPacket>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendPacket(uint8_t destAddr, RS485_Command_t cmd, 
                                   const uint8_t* data, uint8_t length)
{
 8001138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800113c:	b0cd      	sub	sp, #308	@ 0x134
 800113e:	af00      	add	r7, sp, #0
 8001140:	4606      	mov	r6, r0
 8001142:	4608      	mov	r0, r1
 8001144:	f507 7198 	add.w	r1, r7, #304	@ 0x130
 8001148:	f5a1 7194 	sub.w	r1, r1, #296	@ 0x128
 800114c:	600a      	str	r2, [r1, #0]
 800114e:	4619      	mov	r1, r3
 8001150:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001154:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8001158:	4632      	mov	r2, r6
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001160:	f5a3 7391 	sub.w	r3, r3, #290	@ 0x122
 8001164:	4602      	mov	r2, r0
 8001166:	701a      	strb	r2, [r3, #0]
 8001168:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800116c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001170:	460a      	mov	r2, r1
 8001172:	701a      	strb	r2, [r3, #0]
 8001174:	466b      	mov	r3, sp
 8001176:	461e      	mov	r6, r3
    if (length > 250) {
 8001178:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800117c:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2bfa      	cmp	r3, #250	@ 0xfa
 8001184:	d901      	bls.n	800118a <RS485_SendPacket+0x52>
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e1e1      	b.n	800154e <RS485_SendPacket+0x416>
    }
    
    RS485_Packet_t packet;
    packet.startByte = RS485_START_BYTE;
 800118a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800118e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001192:	22aa      	movs	r2, #170	@ 0xaa
 8001194:	701a      	strb	r2, [r3, #0]
    packet.destAddr = destAddr;
 8001196:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800119a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800119e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80011a2:	f2a2 1221 	subw	r2, r2, #289	@ 0x121
 80011a6:	7812      	ldrb	r2, [r2, #0]
 80011a8:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = myAddress;
 80011aa:	4bc9      	ldr	r3, [pc, #804]	@ (80014d0 <RS485_SendPacket+0x398>)
 80011ac:	781a      	ldrb	r2, [r3, #0]
 80011ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011b2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011b6:	709a      	strb	r2, [r3, #2]
    packet.command = cmd;
 80011b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011bc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011c0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80011c4:	f5a2 7291 	sub.w	r2, r2, #290	@ 0x122
 80011c8:	7812      	ldrb	r2, [r2, #0]
 80011ca:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 80011cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011d0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80011d4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80011d8:	f2a2 1223 	subw	r2, r2, #291	@ 0x123
 80011dc:	7812      	ldrb	r2, [r2, #0]
 80011de:	711a      	strb	r2, [r3, #4]
    
    if (length > 0 && data != NULL) {
 80011e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011e4:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d016      	beq.n	800121c <RS485_SendPacket+0xe4>
 80011ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d00f      	beq.n	800121c <RS485_SendPacket+0xe4>
        memcpy(packet.data, data, length);
 80011fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001200:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001204:	7819      	ldrb	r1, [r3, #0]
 8001206:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800120a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800120e:	f107 0218 	add.w	r2, r7, #24
 8001212:	1d50      	adds	r0, r2, #5
 8001214:	460a      	mov	r2, r1
 8001216:	6819      	ldr	r1, [r3, #0]
 8001218:	f007 ff90 	bl	800913c <memcpy>
    }
    
    /* Calculate CRC over header and data */
    uint8_t crcBuffer[5 + length];
 800121c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001220:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	1d59      	adds	r1, r3, #5
 8001228:	1e4b      	subs	r3, r1, #1
 800122a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800122e:	460a      	mov	r2, r1
 8001230:	2300      	movs	r3, #0
 8001232:	603a      	str	r2, [r7, #0]
 8001234:	607b      	str	r3, [r7, #4]
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	f04f 0300 	mov.w	r3, #0
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	00c3      	lsls	r3, r0, #3
 8001242:	6838      	ldr	r0, [r7, #0]
 8001244:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001248:	6838      	ldr	r0, [r7, #0]
 800124a:	00c2      	lsls	r2, r0, #3
 800124c:	460a      	mov	r2, r1
 800124e:	2300      	movs	r3, #0
 8001250:	4692      	mov	sl, r2
 8001252:	469b      	mov	fp, r3
 8001254:	f04f 0200 	mov.w	r2, #0
 8001258:	f04f 0300 	mov.w	r3, #0
 800125c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001260:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001264:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001268:	460b      	mov	r3, r1
 800126a:	3307      	adds	r3, #7
 800126c:	08db      	lsrs	r3, r3, #3
 800126e:	00db      	lsls	r3, r3, #3
 8001270:	ebad 0d03 	sub.w	sp, sp, r3
 8001274:	466b      	mov	r3, sp
 8001276:	3300      	adds	r3, #0
 8001278:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    crcBuffer[0] = packet.destAddr;
 800127c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001280:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001284:	785a      	ldrb	r2, [r3, #1]
 8001286:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800128a:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = packet.srcAddr;
 800128c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001290:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001294:	789a      	ldrb	r2, [r3, #2]
 8001296:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800129a:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = packet.command;
 800129c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012a4:	78da      	ldrb	r2, [r3, #3]
 80012a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80012aa:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = packet.length;
 80012ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012b0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012b4:	791a      	ldrb	r2, [r3, #4]
 80012b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80012ba:	70da      	strb	r2, [r3, #3]
    memcpy(&crcBuffer[4], packet.data, length);
 80012bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80012c0:	1d18      	adds	r0, r3, #4
 80012c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012c6:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012ca:	781a      	ldrb	r2, [r3, #0]
 80012cc:	f107 0318 	add.w	r3, r7, #24
 80012d0:	3305      	adds	r3, #5
 80012d2:	4619      	mov	r1, r3
 80012d4:	f007 ff32 	bl	800913c <memcpy>
    
    packet.checksum = RS485_CalculateCRC(crcBuffer, 4 + length);
 80012d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012dc:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	3304      	adds	r3, #4
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	4619      	mov	r1, r3
 80012ea:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80012ee:	f000 f985 	bl	80015fc <RS485_CalculateCRC>
 80012f2:	4603      	mov	r3, r0
 80012f4:	461a      	mov	r2, r3
 80012f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80012fa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80012fe:	f8a3 20ff 	strh.w	r2, [r3, #255]	@ 0xff
    packet.endByte = RS485_END_BYTE;
 8001302:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001306:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800130a:	2255      	movs	r2, #85	@ 0x55
 800130c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    
    /* Build packet buffer manually (to avoid struct padding issues) */
    uint16_t packetSize = 5 + length + 2 + 1; // header + data + crc + end
 8001310:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001314:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	b29b      	uxth	r3, r3
 800131c:	3308      	adds	r3, #8
 800131e:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    uint8_t txBuffer[packetSize];
 8001322:	f8b7 1126 	ldrh.w	r1, [r7, #294]	@ 0x126
 8001326:	460b      	mov	r3, r1
 8001328:	3b01      	subs	r3, #1
 800132a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800132e:	b28b      	uxth	r3, r1
 8001330:	2200      	movs	r2, #0
 8001332:	4698      	mov	r8, r3
 8001334:	4691      	mov	r9, r2
 8001336:	f04f 0200 	mov.w	r2, #0
 800133a:	f04f 0300 	mov.w	r3, #0
 800133e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001342:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001346:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800134a:	b28b      	uxth	r3, r1
 800134c:	2200      	movs	r2, #0
 800134e:	461c      	mov	r4, r3
 8001350:	4615      	mov	r5, r2
 8001352:	f04f 0200 	mov.w	r2, #0
 8001356:	f04f 0300 	mov.w	r3, #0
 800135a:	00eb      	lsls	r3, r5, #3
 800135c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001360:	00e2      	lsls	r2, r4, #3
 8001362:	460b      	mov	r3, r1
 8001364:	3307      	adds	r3, #7
 8001366:	08db      	lsrs	r3, r3, #3
 8001368:	00db      	lsls	r3, r3, #3
 800136a:	ebad 0d03 	sub.w	sp, sp, r3
 800136e:	466b      	mov	r3, sp
 8001370:	3300      	adds	r3, #0
 8001372:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    
    txBuffer[0] = RS485_START_BYTE;
 8001376:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800137a:	22aa      	movs	r2, #170	@ 0xaa
 800137c:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = packet.destAddr;
 800137e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001382:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001386:	785a      	ldrb	r2, [r3, #1]
 8001388:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800138c:	705a      	strb	r2, [r3, #1]
    txBuffer[2] = packet.srcAddr;
 800138e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001392:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001396:	789a      	ldrb	r2, [r3, #2]
 8001398:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800139c:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = packet.command;
 800139e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013a2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013a6:	78da      	ldrb	r2, [r3, #3]
 80013a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013ac:	70da      	strb	r2, [r3, #3]
    txBuffer[4] = packet.length;
 80013ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013b2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013b6:	791a      	ldrb	r2, [r3, #4]
 80013b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013bc:	711a      	strb	r2, [r3, #4]
    if (length > 0) {
 80013be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013c2:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d00d      	beq.n	80013e8 <RS485_SendPacket+0x2b0>
        memcpy(&txBuffer[5], packet.data, length);
 80013cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80013d0:	1d58      	adds	r0, r3, #5
 80013d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013d6:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80013da:	781a      	ldrb	r2, [r3, #0]
 80013dc:	f107 0318 	add.w	r3, r7, #24
 80013e0:	3305      	adds	r3, #5
 80013e2:	4619      	mov	r1, r3
 80013e4:	f007 feaa 	bl	800913c <memcpy>
    }
    txBuffer[5 + length] = packet.checksum & 0xFF;         // CRC low byte
 80013e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013ec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80013f0:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80013fa:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	3305      	adds	r3, #5
 8001402:	b2d1      	uxtb	r1, r2
 8001404:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001408:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 1] = (packet.checksum >> 8) & 0xFF; // CRC high byte
 800140a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800140e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001412:	f8b3 30ff 	ldrh.w	r3, [r3, #255]	@ 0xff
 8001416:	b29b      	uxth	r3, r3
 8001418:	0a1b      	lsrs	r3, r3, #8
 800141a:	b29a      	uxth	r2, r3
 800141c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001420:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	3306      	adds	r3, #6
 8001428:	b2d1      	uxtb	r1, r2
 800142a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800142e:	54d1      	strb	r1, [r2, r3]
    txBuffer[5 + length + 2] = RS485_END_BYTE;
 8001430:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001434:	f2a3 1323 	subw	r3, r3, #291	@ 0x123
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	3307      	adds	r3, #7
 800143c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001440:	2155      	movs	r1, #85	@ 0x55
 8001442:	54d1      	strb	r1, [r2, r3]
    
    /* Set TX in progress flag */
    txInProgress = 1;
 8001444:	4b23      	ldr	r3, [pc, #140]	@ (80014d4 <RS485_SendPacket+0x39c>)
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
    
    /* Disable UART RX interrupt during TX to prevent conflicts */
    __HAL_UART_DISABLE_IT(&huart2, UART_IT_RXNE);
 800144a:	4b23      	ldr	r3, [pc, #140]	@ (80014d8 <RS485_SendPacket+0x3a0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <RS485_SendPacket+0x3a0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f022 0220 	bic.w	r2, r2, #32
 8001458:	601a      	str	r2, [r3, #0]
    
    /* Enable RS485 transmitter (PD4 = HIGH) */
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_SET);
 800145a:	2201      	movs	r2, #1
 800145c:	2110      	movs	r1, #16
 800145e:	481f      	ldr	r0, [pc, #124]	@ (80014dc <RS485_SendPacket+0x3a4>)
 8001460:	f002 fac2 	bl	80039e8 <HAL_GPIO_WritePin>
    
    /* Small delay for transceiver switching - busy wait instead of HAL_Delay */
    /* At 480MHz, this gives ~1ms delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001464:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001468:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	e00b      	b.n	800148a <RS485_SendPacket+0x352>
        __NOP();
 8001472:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 8001474:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001478:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	1c5a      	adds	r2, r3, #1
 8001480:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001484:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800148e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a12      	ldr	r2, [pc, #72]	@ (80014e0 <RS485_SendPacket+0x3a8>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d9eb      	bls.n	8001472 <RS485_SendPacket+0x33a>
    }
    
    /* Transmit packet */
    HAL_StatusTypeDef result = HAL_UART_Transmit(&huart2, txBuffer, 
 800149a:	f8b7 2126 	ldrh.w	r2, [r7, #294]	@ 0x126
 800149e:	2364      	movs	r3, #100	@ 0x64
 80014a0:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 80014a4:	480c      	ldr	r0, [pc, #48]	@ (80014d8 <RS485_SendPacket+0x3a0>)
 80014a6:	f005 f96f 	bl	8006788 <HAL_UART_Transmit>
 80014aa:	4603      	mov	r3, r0
 80014ac:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
                                                  packetSize, RS485_TIMEOUT_MS);
    
    /* Wait for transmission complete */
    while(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) == RESET);
 80014b0:	bf00      	nop
 80014b2:	4b09      	ldr	r3, [pc, #36]	@ (80014d8 <RS485_SendPacket+0x3a0>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	69db      	ldr	r3, [r3, #28]
 80014b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014bc:	2b40      	cmp	r3, #64	@ 0x40
 80014be:	d1f8      	bne.n	80014b2 <RS485_SendPacket+0x37a>
    
    /* Small delay before switching back - busy wait instead of HAL_Delay */
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80014c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014c4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	e016      	b.n	80014fc <RS485_SendPacket+0x3c4>
 80014ce:	bf00      	nop
 80014d0:	24000018 	.word	0x24000018
 80014d4:	2400077c 	.word	0x2400077c
 80014d8:	240004c8 	.word	0x240004c8
 80014dc:	58020c00 	.word	0x58020c00
 80014e0:	0003a97f 	.word	0x0003a97f
        __NOP();
 80014e4:	bf00      	nop
    for(volatile uint32_t i = 0; i < 240000; i++) {
 80014e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014ea:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	1c5a      	adds	r2, r3, #1
 80014f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80014f6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80014fa:	601a      	str	r2, [r3, #0]
 80014fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001500:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a15      	ldr	r2, [pc, #84]	@ (800155c <RS485_SendPacket+0x424>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d9eb      	bls.n	80014e4 <RS485_SendPacket+0x3ac>
    }
    
    /* Switch back to receive mode (PD4 = LOW) */
    HAL_GPIO_WritePin(RS485_COM_OUT_GPIO_Port, RS485_COM_OUT_Pin, GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	2110      	movs	r1, #16
 8001510:	4813      	ldr	r0, [pc, #76]	@ (8001560 <RS485_SendPacket+0x428>)
 8001512:	f002 fa69 	bl	80039e8 <HAL_GPIO_WritePin>
    
    /* Re-enable UART RX interrupt */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001516:	4b13      	ldr	r3, [pc, #76]	@ (8001564 <RS485_SendPacket+0x42c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <RS485_SendPacket+0x42c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f042 0220 	orr.w	r2, r2, #32
 8001524:	601a      	str	r2, [r3, #0]
    
    /* Clear TX in progress flag */
    txInProgress = 0;
 8001526:	4b10      	ldr	r3, [pc, #64]	@ (8001568 <RS485_SendPacket+0x430>)
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
    
    if (result == HAL_OK) {
 800152c:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001530:	2b00      	cmp	r3, #0
 8001532:	d105      	bne.n	8001540 <RS485_SendPacket+0x408>
        status.txPacketCount++;
 8001534:	4b0d      	ldr	r3, [pc, #52]	@ (800156c <RS485_SendPacket+0x434>)
 8001536:	691b      	ldr	r3, [r3, #16]
 8001538:	3301      	adds	r3, #1
 800153a:	4a0c      	ldr	r2, [pc, #48]	@ (800156c <RS485_SendPacket+0x434>)
 800153c:	6113      	str	r3, [r2, #16]
 800153e:	e004      	b.n	800154a <RS485_SendPacket+0x412>
    } else {
        status.errorCount++;
 8001540:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <RS485_SendPacket+0x434>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	3301      	adds	r3, #1
 8001546:	4a09      	ldr	r2, [pc, #36]	@ (800156c <RS485_SendPacket+0x434>)
 8001548:	6093      	str	r3, [r2, #8]
    }
    
    return result;
 800154a:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800154e:	46b5      	mov	sp, r6
}
 8001550:	4618      	mov	r0, r3
 8001552:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8001556:	46bd      	mov	sp, r7
 8001558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800155c:	0003a97f 	.word	0x0003a97f
 8001560:	58020c00 	.word	0x58020c00
 8001564:	240004c8 	.word	0x240004c8
 8001568:	2400077c 	.word	0x2400077c
 800156c:	24000768 	.word	0x24000768

08001570 <RS485_SendResponse>:
 * @param  length: Data length
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendResponse(uint8_t destAddr, RS485_Command_t cmd, 
                                     const uint8_t* data, uint8_t length)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	603a      	str	r2, [r7, #0]
 8001578:	461a      	mov	r2, r3
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
 800157e:	460b      	mov	r3, r1
 8001580:	71bb      	strb	r3, [r7, #6]
 8001582:	4613      	mov	r3, r2
 8001584:	717b      	strb	r3, [r7, #5]
    return RS485_SendPacket(destAddr, cmd, data, length);
 8001586:	797b      	ldrb	r3, [r7, #5]
 8001588:	79b9      	ldrb	r1, [r7, #6]
 800158a:	79f8      	ldrb	r0, [r7, #7]
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	f7ff fdd3 	bl	8001138 <RS485_SendPacket>
 8001592:	4603      	mov	r3, r0
}
 8001594:	4618      	mov	r0, r3
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <RS485_SendError>:
 * @param  destAddr: Destination address
 * @param  error: Error code
 * @retval HAL status
 */
HAL_StatusTypeDef RS485_SendError(uint8_t destAddr, RS485_Error_t error)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	460a      	mov	r2, r1
 80015a6:	71fb      	strb	r3, [r7, #7]
 80015a8:	4613      	mov	r3, r2
 80015aa:	71bb      	strb	r3, [r7, #6]
    uint8_t errorData[2];
    errorData[0] = error;
 80015ac:	79bb      	ldrb	r3, [r7, #6]
 80015ae:	733b      	strb	r3, [r7, #12]
    errorData[1] = myAddress;
 80015b0:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <RS485_SendError+0x34>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	737b      	strb	r3, [r7, #13]
    
    return RS485_SendPacket(destAddr, CMD_ERROR_RESPONSE, errorData, 2);
 80015b6:	f107 020c 	add.w	r2, r7, #12
 80015ba:	79f8      	ldrb	r0, [r7, #7]
 80015bc:	2302      	movs	r3, #2
 80015be:	21ff      	movs	r1, #255	@ 0xff
 80015c0:	f7ff fdba 	bl	8001138 <RS485_SendPacket>
 80015c4:	4603      	mov	r3, r0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	24000018 	.word	0x24000018

080015d4 <RS485_RegisterCommandHandler>:
 * @param  handler: Handler function
 * @retval None
 */
void RS485_RegisterCommandHandler(RS485_Command_t cmd, 
                                  void (*handler)(const RS485_Packet_t* packet))
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	6039      	str	r1, [r7, #0]
 80015de:	71fb      	strb	r3, [r7, #7]
    commandHandlers[cmd] = handler;
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	4905      	ldr	r1, [pc, #20]	@ (80015f8 <RS485_RegisterCommandHandler+0x24>)
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	24000780 	.word	0x24000780

080015fc <RS485_CalculateCRC>:
 * @param  data: Data buffer
 * @param  length: Data length
 * @retval CRC16 value
 */
uint16_t RS485_CalculateCRC(const uint8_t* data, uint16_t length)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	460b      	mov	r3, r1
 8001606:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001608:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800160c:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 800160e:	2300      	movs	r3, #0
 8001610:	81bb      	strh	r3, [r7, #12]
 8001612:	e022      	b.n	800165a <RS485_CalculateCRC+0x5e>
        crc ^= data[i];
 8001614:	89bb      	ldrh	r3, [r7, #12]
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	461a      	mov	r2, r3
 800161e:	89fb      	ldrh	r3, [r7, #14]
 8001620:	4053      	eors	r3, r2
 8001622:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001624:	2300      	movs	r3, #0
 8001626:	72fb      	strb	r3, [r7, #11]
 8001628:	e011      	b.n	800164e <RS485_CalculateCRC+0x52>
            if (crc & 0x0001) {
 800162a:	89fb      	ldrh	r3, [r7, #14]
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	2b00      	cmp	r3, #0
 8001632:	d006      	beq.n	8001642 <RS485_CalculateCRC+0x46>
                crc = (crc >> 1) ^ 0xA001;
 8001634:	89fb      	ldrh	r3, [r7, #14]
 8001636:	085b      	lsrs	r3, r3, #1
 8001638:	b29a      	uxth	r2, r3
 800163a:	4b0d      	ldr	r3, [pc, #52]	@ (8001670 <RS485_CalculateCRC+0x74>)
 800163c:	4053      	eors	r3, r2
 800163e:	81fb      	strh	r3, [r7, #14]
 8001640:	e002      	b.n	8001648 <RS485_CalculateCRC+0x4c>
            } else {
                crc >>= 1;
 8001642:	89fb      	ldrh	r3, [r7, #14]
 8001644:	085b      	lsrs	r3, r3, #1
 8001646:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 8001648:	7afb      	ldrb	r3, [r7, #11]
 800164a:	3301      	adds	r3, #1
 800164c:	72fb      	strb	r3, [r7, #11]
 800164e:	7afb      	ldrb	r3, [r7, #11]
 8001650:	2b07      	cmp	r3, #7
 8001652:	d9ea      	bls.n	800162a <RS485_CalculateCRC+0x2e>
    for (uint16_t i = 0; i < length; i++) {
 8001654:	89bb      	ldrh	r3, [r7, #12]
 8001656:	3301      	adds	r3, #1
 8001658:	81bb      	strh	r3, [r7, #12]
 800165a:	89ba      	ldrh	r2, [r7, #12]
 800165c:	887b      	ldrh	r3, [r7, #2]
 800165e:	429a      	cmp	r2, r3
 8001660:	d3d8      	bcc.n	8001614 <RS485_CalculateCRC+0x18>
            }
        }
    }
    
    return crc;
 8001662:	89fb      	ldrh	r3, [r7, #14]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	ffffa001 	.word	0xffffa001

08001674 <RS485_ProcessPacket>:
 * @brief  Process received packet (from raw buffer)
 * @param  buffer: Raw packet buffer
 * @retval None
 */
static void RS485_ProcessPacket(const uint8_t* buffer)
{
 8001674:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001678:	b0c9      	sub	sp, #292	@ 0x124
 800167a:	af00      	add	r7, sp, #0
 800167c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001680:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001684:	6018      	str	r0, [r3, #0]
 8001686:	466b      	mov	r3, sp
 8001688:	461e      	mov	r6, r3
    /* Parse packet manually to handle variable length data */
    uint8_t destAddr = buffer[1];
 800168a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800168e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	3301      	adds	r3, #1
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    uint8_t srcAddr = buffer[2];
 800169c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016a0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	3302      	adds	r3, #2
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    uint8_t command = buffer[3];
 80016ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016b2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	3303      	adds	r3, #3
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
    uint8_t length = buffer[4];
 80016c0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016c4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	3304      	adds	r3, #4
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
    const uint8_t* data = &buffer[5];
 80016d2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016d6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	3305      	adds	r3, #5
 80016de:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    
    /* CRC is at position 5 + length (2 bytes, little endian) */
    uint16_t receivedCRC = buffer[5 + length] | (buffer[5 + length + 1] << 8);
 80016e2:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80016e6:	3305      	adds	r3, #5
 80016e8:	461a      	mov	r2, r3
 80016ea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80016ee:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4413      	add	r3, r2
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80016fe:	3306      	adds	r3, #6
 8001700:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001704:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 8001708:	6809      	ldr	r1, [r1, #0]
 800170a:	440b      	add	r3, r1
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	b21b      	sxth	r3, r3
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	b21b      	sxth	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b21b      	sxth	r3, r3
 8001718:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    
    /* Verify checksum */
    uint8_t crcBuffer[4 + length];
 800171c:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001720:	1d19      	adds	r1, r3, #4
 8001722:	1e4b      	subs	r3, r1, #1
 8001724:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001728:	460a      	mov	r2, r1
 800172a:	2300      	movs	r3, #0
 800172c:	4690      	mov	r8, r2
 800172e:	4699      	mov	r9, r3
 8001730:	f04f 0200 	mov.w	r2, #0
 8001734:	f04f 0300 	mov.w	r3, #0
 8001738:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800173c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001740:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001744:	460a      	mov	r2, r1
 8001746:	2300      	movs	r3, #0
 8001748:	4614      	mov	r4, r2
 800174a:	461d      	mov	r5, r3
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	f04f 0300 	mov.w	r3, #0
 8001754:	00eb      	lsls	r3, r5, #3
 8001756:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800175a:	00e2      	lsls	r2, r4, #3
 800175c:	460b      	mov	r3, r1
 800175e:	3307      	adds	r3, #7
 8001760:	08db      	lsrs	r3, r3, #3
 8001762:	00db      	lsls	r3, r3, #3
 8001764:	ebad 0d03 	sub.w	sp, sp, r3
 8001768:	466b      	mov	r3, sp
 800176a:	3300      	adds	r3, #0
 800176c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    crcBuffer[0] = destAddr;
 8001770:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001774:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 8001778:	701a      	strb	r2, [r3, #0]
    crcBuffer[1] = srcAddr;
 800177a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800177e:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 8001782:	705a      	strb	r2, [r3, #1]
    crcBuffer[2] = command;
 8001784:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001788:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 800178c:	709a      	strb	r2, [r3, #2]
    crcBuffer[3] = length;
 800178e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001792:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001796:	70da      	strb	r2, [r3, #3]
    if (length > 0) {
 8001798:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800179c:	2b00      	cmp	r3, #0
 800179e:	d009      	beq.n	80017b4 <RS485_ProcessPacket+0x140>
        memcpy(&crcBuffer[4], data, length);
 80017a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80017a4:	3304      	adds	r3, #4
 80017a6:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 80017aa:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 80017ae:	4618      	mov	r0, r3
 80017b0:	f007 fcc4 	bl	800913c <memcpy>
    }
    
    uint16_t calculatedCRC = RS485_CalculateCRC(crcBuffer, 4 + length);
 80017b4:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	3304      	adds	r3, #4
 80017bc:	b29b      	uxth	r3, r3
 80017be:	4619      	mov	r1, r3
 80017c0:	f8d7 010c 	ldr.w	r0, [r7, #268]	@ 0x10c
 80017c4:	f7ff ff1a 	bl	80015fc <RS485_CalculateCRC>
 80017c8:	4603      	mov	r3, r0
 80017ca:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    
    if (calculatedCRC != receivedCRC) {
 80017ce:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80017d2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d00b      	beq.n	80017f2 <RS485_ProcessPacket+0x17e>
        status.errorCount++;
 80017da:	4b34      	ldr	r3, [pc, #208]	@ (80018ac <RS485_ProcessPacket+0x238>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	3301      	adds	r3, #1
 80017e0:	4a32      	ldr	r2, [pc, #200]	@ (80018ac <RS485_ProcessPacket+0x238>)
 80017e2:	6093      	str	r3, [r2, #8]
        RS485_SendError(srcAddr, RS485_ERR_INVALID_CHECKSUM);
 80017e4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80017e8:	2101      	movs	r1, #1
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7ff fed6 	bl	800159c <RS485_SendError>
        return;
 80017f0:	e056      	b.n	80018a0 <RS485_ProcessPacket+0x22c>
    }
    
    /* Check if packet is for us */
    if (destAddr != myAddress && destAddr != RS485_ADDR_BROADCAST) {
 80017f2:	4b2f      	ldr	r3, [pc, #188]	@ (80018b0 <RS485_ProcessPacket+0x23c>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d003      	beq.n	8001806 <RS485_ProcessPacket+0x192>
 80017fe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8001802:	2b00      	cmp	r3, #0
 8001804:	d14b      	bne.n	800189e <RS485_ProcessPacket+0x22a>
        return; // Not for us
    }
    
    status.rxPacketCount++;
 8001806:	4b29      	ldr	r3, [pc, #164]	@ (80018ac <RS485_ProcessPacket+0x238>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	3301      	adds	r3, #1
 800180c:	4a27      	ldr	r2, [pc, #156]	@ (80018ac <RS485_ProcessPacket+0x238>)
 800180e:	60d3      	str	r3, [r2, #12]
    
    /* Build packet structure for handler */
    RS485_Packet_t packet;
    packet.destAddr = destAddr;
 8001810:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001814:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001818:	f897 211f 	ldrb.w	r2, [r7, #287]	@ 0x11f
 800181c:	705a      	strb	r2, [r3, #1]
    packet.srcAddr = srcAddr;
 800181e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001822:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001826:	f897 211e 	ldrb.w	r2, [r7, #286]	@ 0x11e
 800182a:	709a      	strb	r2, [r3, #2]
    packet.command = command;
 800182c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001830:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001834:	f897 211d 	ldrb.w	r2, [r7, #285]	@ 0x11d
 8001838:	70da      	strb	r2, [r3, #3]
    packet.length = length;
 800183a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800183e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001842:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 8001846:	711a      	strb	r2, [r3, #4]
    if (length > 0 && length <= 250) {
 8001848:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 800184c:	2b00      	cmp	r3, #0
 800184e:	d00d      	beq.n	800186c <RS485_ProcessPacket+0x1f8>
 8001850:	f897 311c 	ldrb.w	r3, [r7, #284]	@ 0x11c
 8001854:	2bfa      	cmp	r3, #250	@ 0xfa
 8001856:	d809      	bhi.n	800186c <RS485_ProcessPacket+0x1f8>
        memcpy(packet.data, data, length);
 8001858:	f897 211c 	ldrb.w	r2, [r7, #284]	@ 0x11c
 800185c:	f107 0308 	add.w	r3, r7, #8
 8001860:	3305      	adds	r3, #5
 8001862:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 8001866:	4618      	mov	r0, r3
 8001868:	f007 fc68 	bl	800913c <memcpy>
    }
    
    /* Call command handler if registered */
    if (commandHandlers[command] != NULL) {
 800186c:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001870:	4a10      	ldr	r2, [pc, #64]	@ (80018b4 <RS485_ProcessPacket+0x240>)
 8001872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d009      	beq.n	800188e <RS485_ProcessPacket+0x21a>
        commandHandlers[command](&packet);
 800187a:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 800187e:	4a0d      	ldr	r2, [pc, #52]	@ (80018b4 <RS485_ProcessPacket+0x240>)
 8001880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001884:	f107 0208 	add.w	r2, r7, #8
 8001888:	4610      	mov	r0, r2
 800188a:	4798      	blx	r3
 800188c:	e005      	b.n	800189a <RS485_ProcessPacket+0x226>
    } else {
        RS485_SendError(srcAddr, RS485_ERR_INVALID_COMMAND);
 800188e:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8001892:	2103      	movs	r1, #3
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff fe81 	bl	800159c <RS485_SendError>
 800189a:	46b5      	mov	sp, r6
 800189c:	e001      	b.n	80018a2 <RS485_ProcessPacket+0x22e>
        return; // Not for us
 800189e:	bf00      	nop
        return;
 80018a0:	46b5      	mov	sp, r6
    }
}
 80018a2:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80018a6:	46bd      	mov	sp, r7
 80018a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018ac:	24000768 	.word	0x24000768
 80018b0:	24000018 	.word	0x24000018
 80018b4:	24000780 	.word	0x24000780

080018b8 <RS485_HandlePing>:
 * @brief  Handle PING command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandlePing(const RS485_Packet_t* packet)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
    RS485_SendResponse(packet->srcAddr, CMD_PING_RESPONSE, NULL, 0);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	7898      	ldrb	r0, [r3, #2]
 80018c4:	2300      	movs	r3, #0
 80018c6:	2200      	movs	r2, #0
 80018c8:	2102      	movs	r1, #2
 80018ca:	f7ff fe51 	bl	8001570 <RS485_SendResponse>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <RS485_HandleGetVersion>:
 * @brief  Handle GET_VERSION command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetVersion(const RS485_Packet_t* packet)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
    uint8_t versionData[8];
    versionData[0] = FW_VERSION_MAJOR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	723b      	strb	r3, [r7, #8]
    versionData[1] = FW_VERSION_MINOR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	727b      	strb	r3, [r7, #9]
    versionData[2] = FW_VERSION_PATCH;
 80018e8:	2300      	movs	r3, #0
 80018ea:	72bb      	strb	r3, [r7, #10]
    versionData[3] = FW_BUILD_NUMBER;
 80018ec:	2302      	movs	r3, #2
 80018ee:	72fb      	strb	r3, [r7, #11]
    versionData[4] = myAddress;
 80018f0:	4b0a      	ldr	r3, [pc, #40]	@ (800191c <RS485_HandleGetVersion+0x44>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	733b      	strb	r3, [r7, #12]
    versionData[5] = 0; // Reserved
 80018f6:	2300      	movs	r3, #0
 80018f8:	737b      	strb	r3, [r7, #13]
    versionData[6] = 0; // Reserved
 80018fa:	2300      	movs	r3, #0
 80018fc:	73bb      	strb	r3, [r7, #14]
    versionData[7] = 0; // Reserved
 80018fe:	2300      	movs	r3, #0
 8001900:	73fb      	strb	r3, [r7, #15]
    
    RS485_SendResponse(packet->srcAddr, CMD_VERSION_RESPONSE, versionData, 8);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	7898      	ldrb	r0, [r3, #2]
 8001906:	f107 0208 	add.w	r2, r7, #8
 800190a:	2308      	movs	r3, #8
 800190c:	2104      	movs	r1, #4
 800190e:	f7ff fe2f 	bl	8001570 <RS485_SendResponse>
}
 8001912:	bf00      	nop
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	24000018 	.word	0x24000018

08001920 <RS485_HandleHeartbeat>:
 * @brief  Handle HEARTBEAT command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleHeartbeat(const RS485_Packet_t* packet)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
    uint8_t heartbeatData[2];
    heartbeatData[0] = myAddress;
 8001928:	4b08      	ldr	r3, [pc, #32]	@ (800194c <RS485_HandleHeartbeat+0x2c>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	733b      	strb	r3, [r7, #12]
    heartbeatData[1] = status.health;
 800192e:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <RS485_HandleHeartbeat+0x30>)
 8001930:	785b      	ldrb	r3, [r3, #1]
 8001932:	737b      	strb	r3, [r7, #13]
    
    RS485_SendResponse(packet->srcAddr, CMD_HEARTBEAT_RESPONSE, heartbeatData, 2);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	7898      	ldrb	r0, [r3, #2]
 8001938:	f107 020c 	add.w	r2, r7, #12
 800193c:	2302      	movs	r3, #2
 800193e:	2106      	movs	r1, #6
 8001940:	f7ff fe16 	bl	8001570 <RS485_SendResponse>
}
 8001944:	bf00      	nop
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	24000018 	.word	0x24000018
 8001950:	24000768 	.word	0x24000768

08001954 <RS485_HandleGetStatus>:
 * @brief  Handle GET_STATUS command
 * @param  packet: Received packet
 * @retval None
 */
static void RS485_HandleGetStatus(const RS485_Packet_t* packet)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
    uint8_t statusData[16];
    statusData[0] = status.mcuId;
 800195c:	4b10      	ldr	r3, [pc, #64]	@ (80019a0 <RS485_HandleGetStatus+0x4c>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	723b      	strb	r3, [r7, #8]
    statusData[1] = status.health;
 8001962:	4b0f      	ldr	r3, [pc, #60]	@ (80019a0 <RS485_HandleGetStatus+0x4c>)
 8001964:	785b      	ldrb	r3, [r3, #1]
 8001966:	727b      	strb	r3, [r7, #9]
    memcpy(&statusData[2], &status.uptime, 4);
 8001968:	4b0d      	ldr	r3, [pc, #52]	@ (80019a0 <RS485_HandleGetStatus+0x4c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f8c7 300a 	str.w	r3, [r7, #10]
    memcpy(&statusData[6], &status.errorCount, 4);
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <RS485_HandleGetStatus+0x4c>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	f8c7 300e 	str.w	r3, [r7, #14]
    memcpy(&statusData[10], &status.rxPacketCount, 4);
 8001978:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <RS485_HandleGetStatus+0x4c>)
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	f8c7 3012 	str.w	r3, [r7, #18]
    memcpy(&statusData[14], &status.txPacketCount, 2);
 8001980:	4b07      	ldr	r3, [pc, #28]	@ (80019a0 <RS485_HandleGetStatus+0x4c>)
 8001982:	8a1b      	ldrh	r3, [r3, #16]
 8001984:	82fb      	strh	r3, [r7, #22]
    
    RS485_SendResponse(packet->srcAddr, CMD_STATUS_RESPONSE, statusData, 16);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	7898      	ldrb	r0, [r3, #2]
 800198a:	f107 0208 	add.w	r2, r7, #8
 800198e:	2310      	movs	r3, #16
 8001990:	2111      	movs	r1, #17
 8001992:	f7ff fded 	bl	8001570 <RS485_SendResponse>
}
 8001996:	bf00      	nop
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	24000768 	.word	0x24000768

080019a4 <HAL_UART_RxCpltCallback>:
 * @brief  UART Receive Complete Callback
 * @param  huart: UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a0d      	ldr	r2, [pc, #52]	@ (80019e8 <HAL_UART_RxCpltCallback+0x44>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d114      	bne.n	80019e0 <HAL_UART_RxCpltCallback+0x3c>
        /* Ignore RX during TX (loopback prevention) */
        if (txInProgress) {
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <HAL_UART_RxCpltCallback+0x48>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d005      	beq.n	80019cc <HAL_UART_RxCpltCallback+0x28>
            HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 80019c0:	2201      	movs	r2, #1
 80019c2:	490b      	ldr	r1, [pc, #44]	@ (80019f0 <HAL_UART_RxCpltCallback+0x4c>)
 80019c4:	480b      	ldr	r0, [pc, #44]	@ (80019f4 <HAL_UART_RxCpltCallback+0x50>)
 80019c6:	f004 ff6d 	bl	80068a4 <HAL_UART_Receive_IT>
            return;
 80019ca:	e009      	b.n	80019e0 <HAL_UART_RxCpltCallback+0x3c>
        }
        
        RS485_ProcessReceivedByte(rxBuffer[0]);
 80019cc:	4b08      	ldr	r3, [pc, #32]	@ (80019f0 <HAL_UART_RxCpltCallback+0x4c>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f000 f811 	bl	80019f8 <RS485_ProcessReceivedByte>
        HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 80019d6:	2201      	movs	r2, #1
 80019d8:	4905      	ldr	r1, [pc, #20]	@ (80019f0 <HAL_UART_RxCpltCallback+0x4c>)
 80019da:	4806      	ldr	r0, [pc, #24]	@ (80019f4 <HAL_UART_RxCpltCallback+0x50>)
 80019dc:	f004 ff62 	bl	80068a4 <HAL_UART_Receive_IT>
    }
}
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40004400 	.word	0x40004400
 80019ec:	2400077c 	.word	0x2400077c
 80019f0:	24000564 	.word	0x24000564
 80019f4:	240004c8 	.word	0x240004c8

080019f8 <RS485_ProcessReceivedByte>:
 * @brief  Process received byte
 * @param  byte: Received byte
 * @retval None
 */
static void RS485_ProcessReceivedByte(uint8_t byte)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	71fb      	strb	r3, [r7, #7]
    static uint16_t packetIndex = 0;
    static uint8_t expectedLength = 0;
    static uint32_t lastByteTime = 0;
    
    /* Reset parser if no byte received for >500ms (inter-packet timeout) */
    uint32_t now = HAL_GetTick();
 8001a02:	f000 fb9f 	bl	8002144 <HAL_GetTick>
 8001a06:	60f8      	str	r0, [r7, #12]
    if (now - lastByteTime > 500 && packetIndex > 0) {
 8001a08:	4b30      	ldr	r3, [pc, #192]	@ (8001acc <RS485_ProcessReceivedByte+0xd4>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	68fa      	ldr	r2, [r7, #12]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001a14:	d909      	bls.n	8001a2a <RS485_ProcessReceivedByte+0x32>
 8001a16:	4b2e      	ldr	r3, [pc, #184]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a18:	881b      	ldrh	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <RS485_ProcessReceivedByte+0x32>
        packetIndex = 0;
 8001a1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001a24:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad4 <RS485_ProcessReceivedByte+0xdc>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	701a      	strb	r2, [r3, #0]
    }
    lastByteTime = now;
 8001a2a:	4a28      	ldr	r2, [pc, #160]	@ (8001acc <RS485_ProcessReceivedByte+0xd4>)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6013      	str	r3, [r2, #0]
    
    if (packetIndex == 0 && byte != RS485_START_BYTE) {
 8001a30:	4b27      	ldr	r3, [pc, #156]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d102      	bne.n	8001a3e <RS485_ProcessReceivedByte+0x46>
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2baa      	cmp	r3, #170	@ 0xaa
 8001a3c:	d142      	bne.n	8001ac4 <RS485_ProcessReceivedByte+0xcc>
        return; // Wait for start byte
    }
    
    packetBuffer[packetIndex++] = byte;
 8001a3e:	4b24      	ldr	r3, [pc, #144]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a40:	881b      	ldrh	r3, [r3, #0]
 8001a42:	1c5a      	adds	r2, r3, #1
 8001a44:	b291      	uxth	r1, r2
 8001a46:	4a22      	ldr	r2, [pc, #136]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a48:	8011      	strh	r1, [r2, #0]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4a22      	ldr	r2, [pc, #136]	@ (8001ad8 <RS485_ProcessReceivedByte+0xe0>)
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	5453      	strb	r3, [r2, r1]
    
    /* Get expected length from packet header */
    if (packetIndex == 5) {
 8001a52:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a54:	881b      	ldrh	r3, [r3, #0]
 8001a56:	2b05      	cmp	r3, #5
 8001a58:	d103      	bne.n	8001a62 <RS485_ProcessReceivedByte+0x6a>
        expectedLength = packetBuffer[4]; // Length field
 8001a5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad8 <RS485_ProcessReceivedByte+0xe0>)
 8001a5c:	791a      	ldrb	r2, [r3, #4]
 8001a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad4 <RS485_ProcessReceivedByte+0xdc>)
 8001a60:	701a      	strb	r2, [r3, #0]
    }
    
    /* Check if we have complete packet */
    if (packetIndex >= 8 && packetIndex >= (5 + expectedLength + 3)) {
 8001a62:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	2b07      	cmp	r3, #7
 8001a68:	d91c      	bls.n	8001aa4 <RS485_ProcessReceivedByte+0xac>
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad4 <RS485_ProcessReceivedByte+0xdc>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	3307      	adds	r3, #7
 8001a70:	4a17      	ldr	r2, [pc, #92]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a72:	8812      	ldrh	r2, [r2, #0]
 8001a74:	4293      	cmp	r3, r2
 8001a76:	da15      	bge.n	8001aa4 <RS485_ProcessReceivedByte+0xac>
        /* Verify end byte */
        if (packetBuffer[packetIndex - 1] == RS485_END_BYTE) {
 8001a78:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a7a:	881b      	ldrh	r3, [r3, #0]
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	4a16      	ldr	r2, [pc, #88]	@ (8001ad8 <RS485_ProcessReceivedByte+0xe0>)
 8001a80:	5cd3      	ldrb	r3, [r2, r3]
 8001a82:	2b55      	cmp	r3, #85	@ 0x55
 8001a84:	d103      	bne.n	8001a8e <RS485_ProcessReceivedByte+0x96>
            RS485_ProcessPacket(packetBuffer);
 8001a86:	4814      	ldr	r0, [pc, #80]	@ (8001ad8 <RS485_ProcessReceivedByte+0xe0>)
 8001a88:	f7ff fdf4 	bl	8001674 <RS485_ProcessPacket>
 8001a8c:	e004      	b.n	8001a98 <RS485_ProcessReceivedByte+0xa0>
        } else {
            status.errorCount++;
 8001a8e:	4b13      	ldr	r3, [pc, #76]	@ (8001adc <RS485_ProcessReceivedByte+0xe4>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	3301      	adds	r3, #1
 8001a94:	4a11      	ldr	r2, [pc, #68]	@ (8001adc <RS485_ProcessReceivedByte+0xe4>)
 8001a96:	6093      	str	r3, [r2, #8]
        }
        packetIndex = 0;
 8001a98:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad4 <RS485_ProcessReceivedByte+0xdc>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	701a      	strb	r2, [r3, #0]
    }
    
    /* Prevent buffer overflow */
    if (packetIndex >= RS485_MAX_PACKET_SIZE) {
 8001aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	2bff      	cmp	r3, #255	@ 0xff
 8001aaa:	d90c      	bls.n	8001ac6 <RS485_ProcessReceivedByte+0xce>
        packetIndex = 0;
 8001aac:	4b08      	ldr	r3, [pc, #32]	@ (8001ad0 <RS485_ProcessReceivedByte+0xd8>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	801a      	strh	r2, [r3, #0]
        expectedLength = 0;
 8001ab2:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <RS485_ProcessReceivedByte+0xdc>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	701a      	strb	r2, [r3, #0]
        status.errorCount++;
 8001ab8:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <RS485_ProcessReceivedByte+0xe4>)
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	3301      	adds	r3, #1
 8001abe:	4a07      	ldr	r2, [pc, #28]	@ (8001adc <RS485_ProcessReceivedByte+0xe4>)
 8001ac0:	6093      	str	r3, [r2, #8]
 8001ac2:	e000      	b.n	8001ac6 <RS485_ProcessReceivedByte+0xce>
        return; // Wait for start byte
 8001ac4:	bf00      	nop
    }
}
 8001ac6:	3710      	adds	r7, #16
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	24000b80 	.word	0x24000b80
 8001ad0:	24000b84 	.word	0x24000b84
 8001ad4:	24000b86 	.word	0x24000b86
 8001ad8:	24000b88 	.word	0x24000b88
 8001adc:	24000768 	.word	0x24000768

08001ae0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8001b10 <HAL_MspInit+0x30>)
 8001ae8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001aec:	4a08      	ldr	r2, [pc, #32]	@ (8001b10 <HAL_MspInit+0x30>)
 8001aee:	f043 0302 	orr.w	r3, r3, #2
 8001af2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_MspInit+0x30>)
 8001af8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	607b      	str	r3, [r7, #4]
 8001b02:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	58024400 	.word	0x58024400

08001b14 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b0ba      	sub	sp, #232	@ 0xe8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]
 8001b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b2c:	f107 0310 	add.w	r3, r7, #16
 8001b30:	22c0      	movs	r2, #192	@ 0xc0
 8001b32:	2100      	movs	r1, #0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f007 facd 	bl	80090d4 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a27      	ldr	r2, [pc, #156]	@ (8001bdc <HAL_FDCAN_MspInit+0xc8>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d146      	bne.n	8001bd2 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b44:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b48:	f04f 0300 	mov.w	r3, #0
 8001b4c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001b50:	2300      	movs	r3, #0
 8001b52:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b56:	f107 0310 	add.w	r3, r7, #16
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f002 ff98 	bl	8004a90 <HAL_RCCEx_PeriphCLKConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001b66:	f7ff fa84 	bl	8001072 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001b6a:	4b1d      	ldr	r3, [pc, #116]	@ (8001be0 <HAL_FDCAN_MspInit+0xcc>)
 8001b6c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001b70:	4a1b      	ldr	r2, [pc, #108]	@ (8001be0 <HAL_FDCAN_MspInit+0xcc>)
 8001b72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b76:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001b7a:	4b19      	ldr	r3, [pc, #100]	@ (8001be0 <HAL_FDCAN_MspInit+0xcc>)
 8001b7c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b88:	4b15      	ldr	r3, [pc, #84]	@ (8001be0 <HAL_FDCAN_MspInit+0xcc>)
 8001b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b8e:	4a14      	ldr	r2, [pc, #80]	@ (8001be0 <HAL_FDCAN_MspInit+0xcc>)
 8001b90:	f043 0301 	orr.w	r3, r3, #1
 8001b94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b98:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <HAL_FDCAN_MspInit+0xcc>)
 8001b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	60bb      	str	r3, [r7, #8]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ba6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001baa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001bc0:	2309      	movs	r3, #9
 8001bc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4805      	ldr	r0, [pc, #20]	@ (8001be4 <HAL_FDCAN_MspInit+0xd0>)
 8001bce:	f001 fd5b 	bl	8003688 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001bd2:	bf00      	nop
 8001bd4:	37e8      	adds	r7, #232	@ 0xe8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	4000a000 	.word	0x4000a000
 8001be0:	58024400 	.word	0x58024400
 8001be4:	58020000 	.word	0x58020000

08001be8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b0bc      	sub	sp, #240	@ 0xf0
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c00:	f107 0318 	add.w	r3, r7, #24
 8001c04:	22c0      	movs	r2, #192	@ 0xc0
 8001c06:	2100      	movs	r1, #0
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f007 fa63 	bl	80090d4 <memset>
  if(huart->Instance==USART1)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a55      	ldr	r2, [pc, #340]	@ (8001d68 <HAL_UART_MspInit+0x180>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d14f      	bne.n	8001cb8 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c18:	f04f 0201 	mov.w	r2, #1
 8001c1c:	f04f 0300 	mov.w	r3, #0
 8001c20:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001c24:	2300      	movs	r3, #0
 8001c26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c2a:	f107 0318 	add.w	r3, r7, #24
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f002 ff2e 	bl	8004a90 <HAL_RCCEx_PeriphCLKConfig>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001c3a:	f7ff fa1a 	bl	8001072 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c3e:	4b4b      	ldr	r3, [pc, #300]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001c40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c44:	4a49      	ldr	r2, [pc, #292]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001c46:	f043 0310 	orr.w	r3, r3, #16
 8001c4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c4e:	4b47      	ldr	r3, [pc, #284]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001c50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c54:	f003 0310 	and.w	r3, r3, #16
 8001c58:	617b      	str	r3, [r7, #20]
 8001c5a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5c:	4b43      	ldr	r3, [pc, #268]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c62:	4a42      	ldr	r2, [pc, #264]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001c64:	f043 0302 	orr.w	r3, r3, #2
 8001c68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001c7a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001c7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c82:	2302      	movs	r3, #2
 8001c84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001c94:	2304      	movs	r3, #4
 8001c96:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c9a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4833      	ldr	r0, [pc, #204]	@ (8001d70 <HAL_UART_MspInit+0x188>)
 8001ca2:	f001 fcf1 	bl	8003688 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	2025      	movs	r0, #37	@ 0x25
 8001cac:	f000 fb77 	bl	800239e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001cb0:	2025      	movs	r0, #37	@ 0x25
 8001cb2:	f000 fb8e 	bl	80023d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cb6:	e052      	b.n	8001d5e <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART2)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a2d      	ldr	r2, [pc, #180]	@ (8001d74 <HAL_UART_MspInit+0x18c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d14d      	bne.n	8001d5e <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cc2:	f04f 0202 	mov.w	r2, #2
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cd4:	f107 0318 	add.w	r3, r7, #24
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f002 fed9 	bl	8004a90 <HAL_RCCEx_PeriphCLKConfig>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8001ce4:	f7ff f9c5 	bl	8001072 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ce8:	4b20      	ldr	r3, [pc, #128]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001cea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cee:	4a1f      	ldr	r2, [pc, #124]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cf4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001cf8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001cfa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d06:	4b19      	ldr	r3, [pc, #100]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d0c:	4a17      	ldr	r2, [pc, #92]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001d0e:	f043 0308 	orr.w	r3, r3, #8
 8001d12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_UART_MspInit+0x184>)
 8001d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d1c:	f003 0308 	and.w	r3, r3, #8
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS485_TX_OUT_Pin|RS485_RX_OUT_Pin;
 8001d24:	2360      	movs	r3, #96	@ 0x60
 8001d26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d36:	2300      	movs	r3, #0
 8001d38:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d3c:	2307      	movs	r3, #7
 8001d3e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d42:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d46:	4619      	mov	r1, r3
 8001d48:	480b      	ldr	r0, [pc, #44]	@ (8001d78 <HAL_UART_MspInit+0x190>)
 8001d4a:	f001 fc9d 	bl	8003688 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2105      	movs	r1, #5
 8001d52:	2026      	movs	r0, #38	@ 0x26
 8001d54:	f000 fb23 	bl	800239e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d58:	2026      	movs	r0, #38	@ 0x26
 8001d5a:	f000 fb3a 	bl	80023d2 <HAL_NVIC_EnableIRQ>
}
 8001d5e:	bf00      	nop
 8001d60:	37f0      	adds	r7, #240	@ 0xf0
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40011000 	.word	0x40011000
 8001d6c:	58024400 	.word	0x58024400
 8001d70:	58020400 	.word	0x58020400
 8001d74:	40004400 	.word	0x40004400
 8001d78:	58020c00 	.word	0x58020c00

08001d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <NMI_Handler+0x4>

08001d84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <HardFault_Handler+0x4>

08001d8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <MemManage_Handler+0x4>

08001d94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <BusFault_Handler+0x4>

08001d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001da0:	bf00      	nop
 8001da2:	e7fd      	b.n	8001da0 <UsageFault_Handler+0x4>

08001da4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001db2:	b480      	push	{r7}
 8001db4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dd2:	f000 f9a3 	bl	800211c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001de0:	4802      	ldr	r0, [pc, #8]	@ (8001dec <USART1_IRQHandler+0x10>)
 8001de2:	f004 fdab 	bl	800693c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	24000434 	.word	0x24000434

08001df0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001df4:	4802      	ldr	r0, [pc, #8]	@ (8001e00 <USART2_IRQHandler+0x10>)
 8001df6:	f004 fda1 	bl	800693c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	240004c8 	.word	0x240004c8

08001e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e0c:	4a14      	ldr	r2, [pc, #80]	@ (8001e60 <_sbrk+0x5c>)
 8001e0e:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <_sbrk+0x60>)
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e18:	4b13      	ldr	r3, [pc, #76]	@ (8001e68 <_sbrk+0x64>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d102      	bne.n	8001e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e20:	4b11      	ldr	r3, [pc, #68]	@ (8001e68 <_sbrk+0x64>)
 8001e22:	4a12      	ldr	r2, [pc, #72]	@ (8001e6c <_sbrk+0x68>)
 8001e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e26:	4b10      	ldr	r3, [pc, #64]	@ (8001e68 <_sbrk+0x64>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d207      	bcs.n	8001e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e34:	f007 f956 	bl	80090e4 <__errno>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	e009      	b.n	8001e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e44:	4b08      	ldr	r3, [pc, #32]	@ (8001e68 <_sbrk+0x64>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e4a:	4b07      	ldr	r3, [pc, #28]	@ (8001e68 <_sbrk+0x64>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	4a05      	ldr	r2, [pc, #20]	@ (8001e68 <_sbrk+0x64>)
 8001e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e56:	68fb      	ldr	r3, [r7, #12]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	24080000 	.word	0x24080000
 8001e64:	00000400 	.word	0x00000400
 8001e68:	24000c88 	.word	0x24000c88
 8001e6c:	24000dd8 	.word	0x24000dd8

08001e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e74:	4b43      	ldr	r3, [pc, #268]	@ (8001f84 <SystemInit+0x114>)
 8001e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e7a:	4a42      	ldr	r2, [pc, #264]	@ (8001f84 <SystemInit+0x114>)
 8001e7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e84:	4b40      	ldr	r3, [pc, #256]	@ (8001f88 <SystemInit+0x118>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 030f 	and.w	r3, r3, #15
 8001e8c:	2b06      	cmp	r3, #6
 8001e8e:	d807      	bhi.n	8001ea0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e90:	4b3d      	ldr	r3, [pc, #244]	@ (8001f88 <SystemInit+0x118>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f023 030f 	bic.w	r3, r3, #15
 8001e98:	4a3b      	ldr	r2, [pc, #236]	@ (8001f88 <SystemInit+0x118>)
 8001e9a:	f043 0307 	orr.w	r3, r3, #7
 8001e9e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8001f8c <SystemInit+0x11c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a39      	ldr	r2, [pc, #228]	@ (8001f8c <SystemInit+0x11c>)
 8001ea6:	f043 0301 	orr.w	r3, r3, #1
 8001eaa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001eac:	4b37      	ldr	r3, [pc, #220]	@ (8001f8c <SystemInit+0x11c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001eb2:	4b36      	ldr	r3, [pc, #216]	@ (8001f8c <SystemInit+0x11c>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4935      	ldr	r1, [pc, #212]	@ (8001f8c <SystemInit+0x11c>)
 8001eb8:	4b35      	ldr	r3, [pc, #212]	@ (8001f90 <SystemInit+0x120>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ebe:	4b32      	ldr	r3, [pc, #200]	@ (8001f88 <SystemInit+0x118>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0308 	and.w	r3, r3, #8
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d007      	beq.n	8001eda <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001eca:	4b2f      	ldr	r3, [pc, #188]	@ (8001f88 <SystemInit+0x118>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f023 030f 	bic.w	r3, r3, #15
 8001ed2:	4a2d      	ldr	r2, [pc, #180]	@ (8001f88 <SystemInit+0x118>)
 8001ed4:	f043 0307 	orr.w	r3, r3, #7
 8001ed8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001eda:	4b2c      	ldr	r3, [pc, #176]	@ (8001f8c <SystemInit+0x11c>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001ee0:	4b2a      	ldr	r3, [pc, #168]	@ (8001f8c <SystemInit+0x11c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001ee6:	4b29      	ldr	r3, [pc, #164]	@ (8001f8c <SystemInit+0x11c>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001eec:	4b27      	ldr	r3, [pc, #156]	@ (8001f8c <SystemInit+0x11c>)
 8001eee:	4a29      	ldr	r2, [pc, #164]	@ (8001f94 <SystemInit+0x124>)
 8001ef0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001ef2:	4b26      	ldr	r3, [pc, #152]	@ (8001f8c <SystemInit+0x11c>)
 8001ef4:	4a28      	ldr	r2, [pc, #160]	@ (8001f98 <SystemInit+0x128>)
 8001ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001ef8:	4b24      	ldr	r3, [pc, #144]	@ (8001f8c <SystemInit+0x11c>)
 8001efa:	4a28      	ldr	r2, [pc, #160]	@ (8001f9c <SystemInit+0x12c>)
 8001efc:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001efe:	4b23      	ldr	r3, [pc, #140]	@ (8001f8c <SystemInit+0x11c>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001f04:	4b21      	ldr	r3, [pc, #132]	@ (8001f8c <SystemInit+0x11c>)
 8001f06:	4a25      	ldr	r2, [pc, #148]	@ (8001f9c <SystemInit+0x12c>)
 8001f08:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001f0a:	4b20      	ldr	r3, [pc, #128]	@ (8001f8c <SystemInit+0x11c>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001f10:	4b1e      	ldr	r3, [pc, #120]	@ (8001f8c <SystemInit+0x11c>)
 8001f12:	4a22      	ldr	r2, [pc, #136]	@ (8001f9c <SystemInit+0x12c>)
 8001f14:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001f16:	4b1d      	ldr	r3, [pc, #116]	@ (8001f8c <SystemInit+0x11c>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f8c <SystemInit+0x11c>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a1a      	ldr	r2, [pc, #104]	@ (8001f8c <SystemInit+0x11c>)
 8001f22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f26:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001f28:	4b18      	ldr	r3, [pc, #96]	@ (8001f8c <SystemInit+0x11c>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa0 <SystemInit+0x130>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa4 <SystemInit+0x134>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f3a:	d202      	bcs.n	8001f42 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001f3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fa8 <SystemInit+0x138>)
 8001f3e:	2201      	movs	r2, #1
 8001f40:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001f42:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <SystemInit+0x11c>)
 8001f44:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f48:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d113      	bne.n	8001f78 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001f50:	4b0e      	ldr	r3, [pc, #56]	@ (8001f8c <SystemInit+0x11c>)
 8001f52:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f56:	4a0d      	ldr	r2, [pc, #52]	@ (8001f8c <SystemInit+0x11c>)
 8001f58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f5c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001f60:	4b12      	ldr	r3, [pc, #72]	@ (8001fac <SystemInit+0x13c>)
 8001f62:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001f66:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001f68:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <SystemInit+0x11c>)
 8001f6a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f6e:	4a07      	ldr	r2, [pc, #28]	@ (8001f8c <SystemInit+0x11c>)
 8001f70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f74:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	e000ed00 	.word	0xe000ed00
 8001f88:	52002000 	.word	0x52002000
 8001f8c:	58024400 	.word	0x58024400
 8001f90:	eaf6ed7f 	.word	0xeaf6ed7f
 8001f94:	02020200 	.word	0x02020200
 8001f98:	01ff0000 	.word	0x01ff0000
 8001f9c:	01010280 	.word	0x01010280
 8001fa0:	5c001000 	.word	0x5c001000
 8001fa4:	ffff0000 	.word	0xffff0000
 8001fa8:	51008108 	.word	0x51008108
 8001fac:	52004000 	.word	0x52004000

08001fb0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001fb4:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <ExitRun0Mode+0x2c>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4a08      	ldr	r2, [pc, #32]	@ (8001fdc <ExitRun0Mode+0x2c>)
 8001fba:	f043 0302 	orr.w	r3, r3, #2
 8001fbe:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001fc0:	bf00      	nop
 8001fc2:	4b06      	ldr	r3, [pc, #24]	@ (8001fdc <ExitRun0Mode+0x2c>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0f9      	beq.n	8001fc2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	58024800 	.word	0x58024800

08001fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001fe0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800201c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001fe4:	f7ff ffe4 	bl	8001fb0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001fe8:	f7ff ff42 	bl	8001e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fec:	480c      	ldr	r0, [pc, #48]	@ (8002020 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001fee:	490d      	ldr	r1, [pc, #52]	@ (8002024 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8002028 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff4:	e002      	b.n	8001ffc <LoopCopyDataInit>

08001ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ffa:	3304      	adds	r3, #4

08001ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002000:	d3f9      	bcc.n	8001ff6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002002:	4a0a      	ldr	r2, [pc, #40]	@ (800202c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002004:	4c0a      	ldr	r4, [pc, #40]	@ (8002030 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002008:	e001      	b.n	800200e <LoopFillZerobss>

0800200a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800200a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800200c:	3204      	adds	r2, #4

0800200e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800200e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002010:	d3fb      	bcc.n	800200a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002012:	f007 f86d 	bl	80090f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002016:	f7fe fcd1 	bl	80009bc <main>
  bx  lr
 800201a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800201c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002020:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002024:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8002028:	08009d1c 	.word	0x08009d1c
  ldr r2, =_sbss
 800202c:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8002030:	24000dd8 	.word	0x24000dd8

08002034 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002034:	e7fe      	b.n	8002034 <ADC3_IRQHandler>
	...

08002038 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800203e:	2003      	movs	r0, #3
 8002040:	f000 f9a2 	bl	8002388 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002044:	f002 fb4e 	bl	80046e4 <HAL_RCC_GetSysClockFreq>
 8002048:	4602      	mov	r2, r0
 800204a:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <HAL_Init+0x68>)
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	0a1b      	lsrs	r3, r3, #8
 8002050:	f003 030f 	and.w	r3, r3, #15
 8002054:	4913      	ldr	r1, [pc, #76]	@ (80020a4 <HAL_Init+0x6c>)
 8002056:	5ccb      	ldrb	r3, [r1, r3]
 8002058:	f003 031f 	and.w	r3, r3, #31
 800205c:	fa22 f303 	lsr.w	r3, r2, r3
 8002060:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002062:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <HAL_Init+0x68>)
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	4a0e      	ldr	r2, [pc, #56]	@ (80020a4 <HAL_Init+0x6c>)
 800206c:	5cd3      	ldrb	r3, [r2, r3]
 800206e:	f003 031f 	and.w	r3, r3, #31
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
 8002078:	4a0b      	ldr	r2, [pc, #44]	@ (80020a8 <HAL_Init+0x70>)
 800207a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800207c:	4a0b      	ldr	r2, [pc, #44]	@ (80020ac <HAL_Init+0x74>)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002082:	200f      	movs	r0, #15
 8002084:	f000 f814 	bl	80020b0 <HAL_InitTick>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e002      	b.n	8002098 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002092:	f7ff fd25 	bl	8001ae0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3708      	adds	r7, #8
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	58024400 	.word	0x58024400
 80020a4:	08009ca0 	.word	0x08009ca0
 80020a8:	24000020 	.word	0x24000020
 80020ac:	2400001c 	.word	0x2400001c

080020b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80020b8:	4b15      	ldr	r3, [pc, #84]	@ (8002110 <HAL_InitTick+0x60>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e021      	b.n	8002108 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80020c4:	4b13      	ldr	r3, [pc, #76]	@ (8002114 <HAL_InitTick+0x64>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	4b11      	ldr	r3, [pc, #68]	@ (8002110 <HAL_InitTick+0x60>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	4619      	mov	r1, r3
 80020ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80020d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 f987 	bl	80023ee <HAL_SYSTICK_Config>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e00e      	b.n	8002108 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b0f      	cmp	r3, #15
 80020ee:	d80a      	bhi.n	8002106 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020f0:	2200      	movs	r2, #0
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	f04f 30ff 	mov.w	r0, #4294967295
 80020f8:	f000 f951 	bl	800239e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020fc:	4a06      	ldr	r2, [pc, #24]	@ (8002118 <HAL_InitTick+0x68>)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002102:	2300      	movs	r3, #0
 8002104:	e000      	b.n	8002108 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
}
 8002108:	4618      	mov	r0, r3
 800210a:	3708      	adds	r7, #8
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	24000028 	.word	0x24000028
 8002114:	2400001c 	.word	0x2400001c
 8002118:	24000024 	.word	0x24000024

0800211c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002120:	4b06      	ldr	r3, [pc, #24]	@ (800213c <HAL_IncTick+0x20>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <HAL_IncTick+0x24>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4413      	add	r3, r2
 800212c:	4a04      	ldr	r2, [pc, #16]	@ (8002140 <HAL_IncTick+0x24>)
 800212e:	6013      	str	r3, [r2, #0]
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	24000028 	.word	0x24000028
 8002140:	24000c8c 	.word	0x24000c8c

08002144 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return uwTick;
 8002148:	4b03      	ldr	r3, [pc, #12]	@ (8002158 <HAL_GetTick+0x14>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	24000c8c 	.word	0x24000c8c

0800215c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002164:	f7ff ffee 	bl	8002144 <HAL_GetTick>
 8002168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002174:	d005      	beq.n	8002182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002176:	4b0a      	ldr	r3, [pc, #40]	@ (80021a0 <HAL_Delay+0x44>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	461a      	mov	r2, r3
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	4413      	add	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002182:	bf00      	nop
 8002184:	f7ff ffde 	bl	8002144 <HAL_GetTick>
 8002188:	4602      	mov	r2, r0
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	429a      	cmp	r2, r3
 8002192:	d8f7      	bhi.n	8002184 <HAL_Delay+0x28>
  {
  }
}
 8002194:	bf00      	nop
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	24000028 	.word	0x24000028

080021a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80021a8:	4b03      	ldr	r3, [pc, #12]	@ (80021b8 <HAL_GetREVID+0x14>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	0c1b      	lsrs	r3, r3, #16
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	5c001000 	.word	0x5c001000

080021bc <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80021c6:	4b07      	ldr	r3, [pc, #28]	@ (80021e4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	401a      	ands	r2, r3
 80021d0:	4904      	ldr	r1, [pc, #16]	@ (80021e4 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
}
 80021d8:	bf00      	nop
 80021da:	370c      	adds	r7, #12
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	58000400 	.word	0x58000400

080021e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002228 <__NVIC_SetPriorityGrouping+0x40>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021fe:	68ba      	ldr	r2, [r7, #8]
 8002200:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002204:	4013      	ands	r3, r2
 8002206:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002210:	4b06      	ldr	r3, [pc, #24]	@ (800222c <__NVIC_SetPriorityGrouping+0x44>)
 8002212:	4313      	orrs	r3, r2
 8002214:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002216:	4a04      	ldr	r2, [pc, #16]	@ (8002228 <__NVIC_SetPriorityGrouping+0x40>)
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	60d3      	str	r3, [r2, #12]
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000ed00 	.word	0xe000ed00
 800222c:	05fa0000 	.word	0x05fa0000

08002230 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002234:	4b04      	ldr	r3, [pc, #16]	@ (8002248 <__NVIC_GetPriorityGrouping+0x18>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	0a1b      	lsrs	r3, r3, #8
 800223a:	f003 0307 	and.w	r3, r3, #7
}
 800223e:	4618      	mov	r0, r3
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002256:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800225a:	2b00      	cmp	r3, #0
 800225c:	db0b      	blt.n	8002276 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225e:	88fb      	ldrh	r3, [r7, #6]
 8002260:	f003 021f 	and.w	r2, r3, #31
 8002264:	4907      	ldr	r1, [pc, #28]	@ (8002284 <__NVIC_EnableIRQ+0x38>)
 8002266:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800226a:	095b      	lsrs	r3, r3, #5
 800226c:	2001      	movs	r0, #1
 800226e:	fa00 f202 	lsl.w	r2, r0, r2
 8002272:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	e000e100 	.word	0xe000e100

08002288 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	4603      	mov	r3, r0
 8002290:	6039      	str	r1, [r7, #0]
 8002292:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002294:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002298:	2b00      	cmp	r3, #0
 800229a:	db0a      	blt.n	80022b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	490c      	ldr	r1, [pc, #48]	@ (80022d4 <__NVIC_SetPriority+0x4c>)
 80022a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022a6:	0112      	lsls	r2, r2, #4
 80022a8:	b2d2      	uxtb	r2, r2
 80022aa:	440b      	add	r3, r1
 80022ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022b0:	e00a      	b.n	80022c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	b2da      	uxtb	r2, r3
 80022b6:	4908      	ldr	r1, [pc, #32]	@ (80022d8 <__NVIC_SetPriority+0x50>)
 80022b8:	88fb      	ldrh	r3, [r7, #6]
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	3b04      	subs	r3, #4
 80022c0:	0112      	lsls	r2, r2, #4
 80022c2:	b2d2      	uxtb	r2, r2
 80022c4:	440b      	add	r3, r1
 80022c6:	761a      	strb	r2, [r3, #24]
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	e000e100 	.word	0xe000e100
 80022d8:	e000ed00 	.word	0xe000ed00

080022dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022dc:	b480      	push	{r7}
 80022de:	b089      	sub	sp, #36	@ 0x24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022f0:	69fb      	ldr	r3, [r7, #28]
 80022f2:	f1c3 0307 	rsb	r3, r3, #7
 80022f6:	2b04      	cmp	r3, #4
 80022f8:	bf28      	it	cs
 80022fa:	2304      	movcs	r3, #4
 80022fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	3304      	adds	r3, #4
 8002302:	2b06      	cmp	r3, #6
 8002304:	d902      	bls.n	800230c <NVIC_EncodePriority+0x30>
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	3b03      	subs	r3, #3
 800230a:	e000      	b.n	800230e <NVIC_EncodePriority+0x32>
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002310:	f04f 32ff 	mov.w	r2, #4294967295
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43da      	mvns	r2, r3
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	401a      	ands	r2, r3
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002324:	f04f 31ff 	mov.w	r1, #4294967295
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	fa01 f303 	lsl.w	r3, r1, r3
 800232e:	43d9      	mvns	r1, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002334:	4313      	orrs	r3, r2
         );
}
 8002336:	4618      	mov	r0, r3
 8002338:	3724      	adds	r7, #36	@ 0x24
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b082      	sub	sp, #8
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	3b01      	subs	r3, #1
 8002350:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002354:	d301      	bcc.n	800235a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002356:	2301      	movs	r3, #1
 8002358:	e00f      	b.n	800237a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800235a:	4a0a      	ldr	r2, [pc, #40]	@ (8002384 <SysTick_Config+0x40>)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	3b01      	subs	r3, #1
 8002360:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002362:	210f      	movs	r1, #15
 8002364:	f04f 30ff 	mov.w	r0, #4294967295
 8002368:	f7ff ff8e 	bl	8002288 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800236c:	4b05      	ldr	r3, [pc, #20]	@ (8002384 <SysTick_Config+0x40>)
 800236e:	2200      	movs	r2, #0
 8002370:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002372:	4b04      	ldr	r3, [pc, #16]	@ (8002384 <SysTick_Config+0x40>)
 8002374:	2207      	movs	r2, #7
 8002376:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	e000e010 	.word	0xe000e010

08002388 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff ff29 	bl	80021e8 <__NVIC_SetPriorityGrouping>
}
 8002396:	bf00      	nop
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}

0800239e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b086      	sub	sp, #24
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	4603      	mov	r3, r0
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
 80023aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023ac:	f7ff ff40 	bl	8002230 <__NVIC_GetPriorityGrouping>
 80023b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	68b9      	ldr	r1, [r7, #8]
 80023b6:	6978      	ldr	r0, [r7, #20]
 80023b8:	f7ff ff90 	bl	80022dc <NVIC_EncodePriority>
 80023bc:	4602      	mov	r2, r0
 80023be:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80023c2:	4611      	mov	r1, r2
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7ff ff5f 	bl	8002288 <__NVIC_SetPriority>
}
 80023ca:	bf00      	nop
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	4603      	mov	r3, r0
 80023da:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff ff33 	bl	800224c <__NVIC_EnableIRQ>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff ffa4 	bl	8002344 <SysTick_Config>
 80023fc:	4603      	mov	r3, r0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
	...

08002408 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800240c:	f3bf 8f5f 	dmb	sy
}
 8002410:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002412:	4b07      	ldr	r3, [pc, #28]	@ (8002430 <HAL_MPU_Disable+0x28>)
 8002414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002416:	4a06      	ldr	r2, [pc, #24]	@ (8002430 <HAL_MPU_Disable+0x28>)
 8002418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800241c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800241e:	4b05      	ldr	r3, [pc, #20]	@ (8002434 <HAL_MPU_Disable+0x2c>)
 8002420:	2200      	movs	r2, #0
 8002422:	605a      	str	r2, [r3, #4]
}
 8002424:	bf00      	nop
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	e000ed00 	.word	0xe000ed00
 8002434:	e000ed90 	.word	0xe000ed90

08002438 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002440:	4a0b      	ldr	r2, [pc, #44]	@ (8002470 <HAL_MPU_Enable+0x38>)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f043 0301 	orr.w	r3, r3, #1
 8002448:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800244a:	4b0a      	ldr	r3, [pc, #40]	@ (8002474 <HAL_MPU_Enable+0x3c>)
 800244c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244e:	4a09      	ldr	r2, [pc, #36]	@ (8002474 <HAL_MPU_Enable+0x3c>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002454:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002456:	f3bf 8f4f 	dsb	sy
}
 800245a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800245c:	f3bf 8f6f 	isb	sy
}
 8002460:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	e000ed90 	.word	0xe000ed90
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	785a      	ldrb	r2, [r3, #1]
 8002484:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <HAL_MPU_ConfigRegion+0x7c>)
 8002486:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002488:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <HAL_MPU_ConfigRegion+0x7c>)
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	4a19      	ldr	r2, [pc, #100]	@ (80024f4 <HAL_MPU_ConfigRegion+0x7c>)
 800248e:	f023 0301 	bic.w	r3, r3, #1
 8002492:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002494:	4a17      	ldr	r2, [pc, #92]	@ (80024f4 <HAL_MPU_ConfigRegion+0x7c>)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	7b1b      	ldrb	r3, [r3, #12]
 80024a0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	7adb      	ldrb	r3, [r3, #11]
 80024a6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	7a9b      	ldrb	r3, [r3, #10]
 80024ae:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80024b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	7b5b      	ldrb	r3, [r3, #13]
 80024b6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80024b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	7b9b      	ldrb	r3, [r3, #14]
 80024be:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80024c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	7bdb      	ldrb	r3, [r3, #15]
 80024c6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80024c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	7a5b      	ldrb	r3, [r3, #9]
 80024ce:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80024d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	7a1b      	ldrb	r3, [r3, #8]
 80024d6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80024d8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	7812      	ldrb	r2, [r2, #0]
 80024de:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024e0:	4a04      	ldr	r2, [pc, #16]	@ (80024f4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80024e2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80024e4:	6113      	str	r3, [r2, #16]
}
 80024e6:	bf00      	nop
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	e000ed90 	.word	0xe000ed90

080024f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002500:	f7ff fe20 	bl	8002144 <HAL_GetTick>
 8002504:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d101      	bne.n	8002510 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e2dc      	b.n	8002aca <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d008      	beq.n	800252e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2280      	movs	r2, #128	@ 0x80
 8002520:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e2cd      	b.n	8002aca <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a76      	ldr	r2, [pc, #472]	@ (800270c <HAL_DMA_Abort+0x214>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d04a      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a74      	ldr	r2, [pc, #464]	@ (8002710 <HAL_DMA_Abort+0x218>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d045      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a73      	ldr	r2, [pc, #460]	@ (8002714 <HAL_DMA_Abort+0x21c>)
 8002548:	4293      	cmp	r3, r2
 800254a:	d040      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a71      	ldr	r2, [pc, #452]	@ (8002718 <HAL_DMA_Abort+0x220>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d03b      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a70      	ldr	r2, [pc, #448]	@ (800271c <HAL_DMA_Abort+0x224>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d036      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a6e      	ldr	r2, [pc, #440]	@ (8002720 <HAL_DMA_Abort+0x228>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d031      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a6d      	ldr	r2, [pc, #436]	@ (8002724 <HAL_DMA_Abort+0x22c>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d02c      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a6b      	ldr	r2, [pc, #428]	@ (8002728 <HAL_DMA_Abort+0x230>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d027      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a6a      	ldr	r2, [pc, #424]	@ (800272c <HAL_DMA_Abort+0x234>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d022      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a68      	ldr	r2, [pc, #416]	@ (8002730 <HAL_DMA_Abort+0x238>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d01d      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a67      	ldr	r2, [pc, #412]	@ (8002734 <HAL_DMA_Abort+0x23c>)
 8002598:	4293      	cmp	r3, r2
 800259a:	d018      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a65      	ldr	r2, [pc, #404]	@ (8002738 <HAL_DMA_Abort+0x240>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d013      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a64      	ldr	r2, [pc, #400]	@ (800273c <HAL_DMA_Abort+0x244>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d00e      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a62      	ldr	r2, [pc, #392]	@ (8002740 <HAL_DMA_Abort+0x248>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d009      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a61      	ldr	r2, [pc, #388]	@ (8002744 <HAL_DMA_Abort+0x24c>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d004      	beq.n	80025ce <HAL_DMA_Abort+0xd6>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a5f      	ldr	r2, [pc, #380]	@ (8002748 <HAL_DMA_Abort+0x250>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d101      	bne.n	80025d2 <HAL_DMA_Abort+0xda>
 80025ce:	2301      	movs	r3, #1
 80025d0:	e000      	b.n	80025d4 <HAL_DMA_Abort+0xdc>
 80025d2:	2300      	movs	r3, #0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d013      	beq.n	8002600 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f022 021e 	bic.w	r2, r2, #30
 80025e6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	695a      	ldr	r2, [r3, #20]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025f6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	e00a      	b.n	8002616 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 020e 	bic.w	r2, r2, #14
 800260e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a3c      	ldr	r2, [pc, #240]	@ (800270c <HAL_DMA_Abort+0x214>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d072      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a3a      	ldr	r2, [pc, #232]	@ (8002710 <HAL_DMA_Abort+0x218>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d06d      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a39      	ldr	r2, [pc, #228]	@ (8002714 <HAL_DMA_Abort+0x21c>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d068      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a37      	ldr	r2, [pc, #220]	@ (8002718 <HAL_DMA_Abort+0x220>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d063      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a36      	ldr	r2, [pc, #216]	@ (800271c <HAL_DMA_Abort+0x224>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d05e      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a34      	ldr	r2, [pc, #208]	@ (8002720 <HAL_DMA_Abort+0x228>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d059      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a33      	ldr	r2, [pc, #204]	@ (8002724 <HAL_DMA_Abort+0x22c>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d054      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a31      	ldr	r2, [pc, #196]	@ (8002728 <HAL_DMA_Abort+0x230>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d04f      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a30      	ldr	r2, [pc, #192]	@ (800272c <HAL_DMA_Abort+0x234>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d04a      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a2e      	ldr	r2, [pc, #184]	@ (8002730 <HAL_DMA_Abort+0x238>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d045      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a2d      	ldr	r2, [pc, #180]	@ (8002734 <HAL_DMA_Abort+0x23c>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d040      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a2b      	ldr	r2, [pc, #172]	@ (8002738 <HAL_DMA_Abort+0x240>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d03b      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a2a      	ldr	r2, [pc, #168]	@ (800273c <HAL_DMA_Abort+0x244>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d036      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a28      	ldr	r2, [pc, #160]	@ (8002740 <HAL_DMA_Abort+0x248>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d031      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a27      	ldr	r2, [pc, #156]	@ (8002744 <HAL_DMA_Abort+0x24c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d02c      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a25      	ldr	r2, [pc, #148]	@ (8002748 <HAL_DMA_Abort+0x250>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d027      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a24      	ldr	r2, [pc, #144]	@ (800274c <HAL_DMA_Abort+0x254>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d022      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a22      	ldr	r2, [pc, #136]	@ (8002750 <HAL_DMA_Abort+0x258>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01d      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a21      	ldr	r2, [pc, #132]	@ (8002754 <HAL_DMA_Abort+0x25c>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d018      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002758 <HAL_DMA_Abort+0x260>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d013      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a1e      	ldr	r2, [pc, #120]	@ (800275c <HAL_DMA_Abort+0x264>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d00e      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002760 <HAL_DMA_Abort+0x268>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d009      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002764 <HAL_DMA_Abort+0x26c>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d004      	beq.n	8002706 <HAL_DMA_Abort+0x20e>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a19      	ldr	r2, [pc, #100]	@ (8002768 <HAL_DMA_Abort+0x270>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d132      	bne.n	800276c <HAL_DMA_Abort+0x274>
 8002706:	2301      	movs	r3, #1
 8002708:	e031      	b.n	800276e <HAL_DMA_Abort+0x276>
 800270a:	bf00      	nop
 800270c:	40020010 	.word	0x40020010
 8002710:	40020028 	.word	0x40020028
 8002714:	40020040 	.word	0x40020040
 8002718:	40020058 	.word	0x40020058
 800271c:	40020070 	.word	0x40020070
 8002720:	40020088 	.word	0x40020088
 8002724:	400200a0 	.word	0x400200a0
 8002728:	400200b8 	.word	0x400200b8
 800272c:	40020410 	.word	0x40020410
 8002730:	40020428 	.word	0x40020428
 8002734:	40020440 	.word	0x40020440
 8002738:	40020458 	.word	0x40020458
 800273c:	40020470 	.word	0x40020470
 8002740:	40020488 	.word	0x40020488
 8002744:	400204a0 	.word	0x400204a0
 8002748:	400204b8 	.word	0x400204b8
 800274c:	58025408 	.word	0x58025408
 8002750:	5802541c 	.word	0x5802541c
 8002754:	58025430 	.word	0x58025430
 8002758:	58025444 	.word	0x58025444
 800275c:	58025458 	.word	0x58025458
 8002760:	5802546c 	.word	0x5802546c
 8002764:	58025480 	.word	0x58025480
 8002768:	58025494 	.word	0x58025494
 800276c:	2300      	movs	r3, #0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d007      	beq.n	8002782 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800277c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002780:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a6d      	ldr	r2, [pc, #436]	@ (800293c <HAL_DMA_Abort+0x444>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d04a      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a6b      	ldr	r2, [pc, #428]	@ (8002940 <HAL_DMA_Abort+0x448>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d045      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a6a      	ldr	r2, [pc, #424]	@ (8002944 <HAL_DMA_Abort+0x44c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d040      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a68      	ldr	r2, [pc, #416]	@ (8002948 <HAL_DMA_Abort+0x450>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d03b      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4a67      	ldr	r2, [pc, #412]	@ (800294c <HAL_DMA_Abort+0x454>)
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d036      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a65      	ldr	r2, [pc, #404]	@ (8002950 <HAL_DMA_Abort+0x458>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d031      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a64      	ldr	r2, [pc, #400]	@ (8002954 <HAL_DMA_Abort+0x45c>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d02c      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a62      	ldr	r2, [pc, #392]	@ (8002958 <HAL_DMA_Abort+0x460>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d027      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a61      	ldr	r2, [pc, #388]	@ (800295c <HAL_DMA_Abort+0x464>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d022      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a5f      	ldr	r2, [pc, #380]	@ (8002960 <HAL_DMA_Abort+0x468>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d01d      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a5e      	ldr	r2, [pc, #376]	@ (8002964 <HAL_DMA_Abort+0x46c>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d018      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a5c      	ldr	r2, [pc, #368]	@ (8002968 <HAL_DMA_Abort+0x470>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d013      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a5b      	ldr	r2, [pc, #364]	@ (800296c <HAL_DMA_Abort+0x474>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d00e      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a59      	ldr	r2, [pc, #356]	@ (8002970 <HAL_DMA_Abort+0x478>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d009      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a58      	ldr	r2, [pc, #352]	@ (8002974 <HAL_DMA_Abort+0x47c>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d004      	beq.n	8002822 <HAL_DMA_Abort+0x32a>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a56      	ldr	r2, [pc, #344]	@ (8002978 <HAL_DMA_Abort+0x480>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d108      	bne.n	8002834 <HAL_DMA_Abort+0x33c>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681a      	ldr	r2, [r3, #0]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f022 0201 	bic.w	r2, r2, #1
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	e007      	b.n	8002844 <HAL_DMA_Abort+0x34c>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681a      	ldr	r2, [r3, #0]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f022 0201 	bic.w	r2, r2, #1
 8002842:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002844:	e013      	b.n	800286e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002846:	f7ff fc7d 	bl	8002144 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b05      	cmp	r3, #5
 8002852:	d90c      	bls.n	800286e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2220      	movs	r2, #32
 8002858:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2203      	movs	r2, #3
 800285e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e12d      	b.n	8002aca <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1e5      	bne.n	8002846 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a2f      	ldr	r2, [pc, #188]	@ (800293c <HAL_DMA_Abort+0x444>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d04a      	beq.n	800291a <HAL_DMA_Abort+0x422>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a2d      	ldr	r2, [pc, #180]	@ (8002940 <HAL_DMA_Abort+0x448>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d045      	beq.n	800291a <HAL_DMA_Abort+0x422>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a2c      	ldr	r2, [pc, #176]	@ (8002944 <HAL_DMA_Abort+0x44c>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d040      	beq.n	800291a <HAL_DMA_Abort+0x422>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a2a      	ldr	r2, [pc, #168]	@ (8002948 <HAL_DMA_Abort+0x450>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d03b      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a29      	ldr	r2, [pc, #164]	@ (800294c <HAL_DMA_Abort+0x454>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d036      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a27      	ldr	r2, [pc, #156]	@ (8002950 <HAL_DMA_Abort+0x458>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d031      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a26      	ldr	r2, [pc, #152]	@ (8002954 <HAL_DMA_Abort+0x45c>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d02c      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a24      	ldr	r2, [pc, #144]	@ (8002958 <HAL_DMA_Abort+0x460>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d027      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a23      	ldr	r2, [pc, #140]	@ (800295c <HAL_DMA_Abort+0x464>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d022      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a21      	ldr	r2, [pc, #132]	@ (8002960 <HAL_DMA_Abort+0x468>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d01d      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a20      	ldr	r2, [pc, #128]	@ (8002964 <HAL_DMA_Abort+0x46c>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d018      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a1e      	ldr	r2, [pc, #120]	@ (8002968 <HAL_DMA_Abort+0x470>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d013      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a1d      	ldr	r2, [pc, #116]	@ (800296c <HAL_DMA_Abort+0x474>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d00e      	beq.n	800291a <HAL_DMA_Abort+0x422>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a1b      	ldr	r2, [pc, #108]	@ (8002970 <HAL_DMA_Abort+0x478>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d009      	beq.n	800291a <HAL_DMA_Abort+0x422>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a1a      	ldr	r2, [pc, #104]	@ (8002974 <HAL_DMA_Abort+0x47c>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d004      	beq.n	800291a <HAL_DMA_Abort+0x422>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a18      	ldr	r2, [pc, #96]	@ (8002978 <HAL_DMA_Abort+0x480>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d101      	bne.n	800291e <HAL_DMA_Abort+0x426>
 800291a:	2301      	movs	r3, #1
 800291c:	e000      	b.n	8002920 <HAL_DMA_Abort+0x428>
 800291e:	2300      	movs	r3, #0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d02b      	beq.n	800297c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002928:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800292e:	f003 031f 	and.w	r3, r3, #31
 8002932:	223f      	movs	r2, #63	@ 0x3f
 8002934:	409a      	lsls	r2, r3
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	609a      	str	r2, [r3, #8]
 800293a:	e02a      	b.n	8002992 <HAL_DMA_Abort+0x49a>
 800293c:	40020010 	.word	0x40020010
 8002940:	40020028 	.word	0x40020028
 8002944:	40020040 	.word	0x40020040
 8002948:	40020058 	.word	0x40020058
 800294c:	40020070 	.word	0x40020070
 8002950:	40020088 	.word	0x40020088
 8002954:	400200a0 	.word	0x400200a0
 8002958:	400200b8 	.word	0x400200b8
 800295c:	40020410 	.word	0x40020410
 8002960:	40020428 	.word	0x40020428
 8002964:	40020440 	.word	0x40020440
 8002968:	40020458 	.word	0x40020458
 800296c:	40020470 	.word	0x40020470
 8002970:	40020488 	.word	0x40020488
 8002974:	400204a0 	.word	0x400204a0
 8002978:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002980:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002986:	f003 031f 	and.w	r3, r3, #31
 800298a:	2201      	movs	r2, #1
 800298c:	409a      	lsls	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a4f      	ldr	r2, [pc, #316]	@ (8002ad4 <HAL_DMA_Abort+0x5dc>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d072      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a4d      	ldr	r2, [pc, #308]	@ (8002ad8 <HAL_DMA_Abort+0x5e0>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d06d      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a4c      	ldr	r2, [pc, #304]	@ (8002adc <HAL_DMA_Abort+0x5e4>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d068      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae0 <HAL_DMA_Abort+0x5e8>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d063      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a49      	ldr	r2, [pc, #292]	@ (8002ae4 <HAL_DMA_Abort+0x5ec>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d05e      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a47      	ldr	r2, [pc, #284]	@ (8002ae8 <HAL_DMA_Abort+0x5f0>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d059      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a46      	ldr	r2, [pc, #280]	@ (8002aec <HAL_DMA_Abort+0x5f4>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d054      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a44      	ldr	r2, [pc, #272]	@ (8002af0 <HAL_DMA_Abort+0x5f8>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d04f      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a43      	ldr	r2, [pc, #268]	@ (8002af4 <HAL_DMA_Abort+0x5fc>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d04a      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a41      	ldr	r2, [pc, #260]	@ (8002af8 <HAL_DMA_Abort+0x600>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d045      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a40      	ldr	r2, [pc, #256]	@ (8002afc <HAL_DMA_Abort+0x604>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d040      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a3e      	ldr	r2, [pc, #248]	@ (8002b00 <HAL_DMA_Abort+0x608>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d03b      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a3d      	ldr	r2, [pc, #244]	@ (8002b04 <HAL_DMA_Abort+0x60c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d036      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a3b      	ldr	r2, [pc, #236]	@ (8002b08 <HAL_DMA_Abort+0x610>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d031      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a3a      	ldr	r2, [pc, #232]	@ (8002b0c <HAL_DMA_Abort+0x614>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d02c      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a38      	ldr	r2, [pc, #224]	@ (8002b10 <HAL_DMA_Abort+0x618>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d027      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a37      	ldr	r2, [pc, #220]	@ (8002b14 <HAL_DMA_Abort+0x61c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d022      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a35      	ldr	r2, [pc, #212]	@ (8002b18 <HAL_DMA_Abort+0x620>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d01d      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a34      	ldr	r2, [pc, #208]	@ (8002b1c <HAL_DMA_Abort+0x624>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d018      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a32      	ldr	r2, [pc, #200]	@ (8002b20 <HAL_DMA_Abort+0x628>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d013      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a31      	ldr	r2, [pc, #196]	@ (8002b24 <HAL_DMA_Abort+0x62c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d00e      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a2f      	ldr	r2, [pc, #188]	@ (8002b28 <HAL_DMA_Abort+0x630>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d009      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a2e      	ldr	r2, [pc, #184]	@ (8002b2c <HAL_DMA_Abort+0x634>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d004      	beq.n	8002a82 <HAL_DMA_Abort+0x58a>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a2c      	ldr	r2, [pc, #176]	@ (8002b30 <HAL_DMA_Abort+0x638>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d101      	bne.n	8002a86 <HAL_DMA_Abort+0x58e>
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <HAL_DMA_Abort+0x590>
 8002a86:	2300      	movs	r3, #0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d015      	beq.n	8002ab8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002a94:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00c      	beq.n	8002ab8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002aa8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002aac:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002ab6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40020010 	.word	0x40020010
 8002ad8:	40020028 	.word	0x40020028
 8002adc:	40020040 	.word	0x40020040
 8002ae0:	40020058 	.word	0x40020058
 8002ae4:	40020070 	.word	0x40020070
 8002ae8:	40020088 	.word	0x40020088
 8002aec:	400200a0 	.word	0x400200a0
 8002af0:	400200b8 	.word	0x400200b8
 8002af4:	40020410 	.word	0x40020410
 8002af8:	40020428 	.word	0x40020428
 8002afc:	40020440 	.word	0x40020440
 8002b00:	40020458 	.word	0x40020458
 8002b04:	40020470 	.word	0x40020470
 8002b08:	40020488 	.word	0x40020488
 8002b0c:	400204a0 	.word	0x400204a0
 8002b10:	400204b8 	.word	0x400204b8
 8002b14:	58025408 	.word	0x58025408
 8002b18:	5802541c 	.word	0x5802541c
 8002b1c:	58025430 	.word	0x58025430
 8002b20:	58025444 	.word	0x58025444
 8002b24:	58025458 	.word	0x58025458
 8002b28:	5802546c 	.word	0x5802546c
 8002b2c:	58025480 	.word	0x58025480
 8002b30:	58025494 	.word	0x58025494

08002b34 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e237      	b.n	8002fb6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d004      	beq.n	8002b5c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2280      	movs	r2, #128	@ 0x80
 8002b56:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e22c      	b.n	8002fb6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a5c      	ldr	r2, [pc, #368]	@ (8002cd4 <HAL_DMA_Abort_IT+0x1a0>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d04a      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a5b      	ldr	r2, [pc, #364]	@ (8002cd8 <HAL_DMA_Abort_IT+0x1a4>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d045      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a59      	ldr	r2, [pc, #356]	@ (8002cdc <HAL_DMA_Abort_IT+0x1a8>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d040      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a58      	ldr	r2, [pc, #352]	@ (8002ce0 <HAL_DMA_Abort_IT+0x1ac>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d03b      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a56      	ldr	r2, [pc, #344]	@ (8002ce4 <HAL_DMA_Abort_IT+0x1b0>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d036      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a55      	ldr	r2, [pc, #340]	@ (8002ce8 <HAL_DMA_Abort_IT+0x1b4>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d031      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a53      	ldr	r2, [pc, #332]	@ (8002cec <HAL_DMA_Abort_IT+0x1b8>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d02c      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a52      	ldr	r2, [pc, #328]	@ (8002cf0 <HAL_DMA_Abort_IT+0x1bc>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d027      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a50      	ldr	r2, [pc, #320]	@ (8002cf4 <HAL_DMA_Abort_IT+0x1c0>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d022      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a4f      	ldr	r2, [pc, #316]	@ (8002cf8 <HAL_DMA_Abort_IT+0x1c4>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d01d      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a4d      	ldr	r2, [pc, #308]	@ (8002cfc <HAL_DMA_Abort_IT+0x1c8>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d018      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a4c      	ldr	r2, [pc, #304]	@ (8002d00 <HAL_DMA_Abort_IT+0x1cc>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d013      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a4a      	ldr	r2, [pc, #296]	@ (8002d04 <HAL_DMA_Abort_IT+0x1d0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d00e      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a49      	ldr	r2, [pc, #292]	@ (8002d08 <HAL_DMA_Abort_IT+0x1d4>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d009      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a47      	ldr	r2, [pc, #284]	@ (8002d0c <HAL_DMA_Abort_IT+0x1d8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d004      	beq.n	8002bfc <HAL_DMA_Abort_IT+0xc8>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a46      	ldr	r2, [pc, #280]	@ (8002d10 <HAL_DMA_Abort_IT+0x1dc>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d101      	bne.n	8002c00 <HAL_DMA_Abort_IT+0xcc>
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e000      	b.n	8002c02 <HAL_DMA_Abort_IT+0xce>
 8002c00:	2300      	movs	r3, #0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f000 8086 	beq.w	8002d14 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2204      	movs	r2, #4
 8002c0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a2f      	ldr	r2, [pc, #188]	@ (8002cd4 <HAL_DMA_Abort_IT+0x1a0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d04a      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a2e      	ldr	r2, [pc, #184]	@ (8002cd8 <HAL_DMA_Abort_IT+0x1a4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d045      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a2c      	ldr	r2, [pc, #176]	@ (8002cdc <HAL_DMA_Abort_IT+0x1a8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d040      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a2b      	ldr	r2, [pc, #172]	@ (8002ce0 <HAL_DMA_Abort_IT+0x1ac>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d03b      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a29      	ldr	r2, [pc, #164]	@ (8002ce4 <HAL_DMA_Abort_IT+0x1b0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d036      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a28      	ldr	r2, [pc, #160]	@ (8002ce8 <HAL_DMA_Abort_IT+0x1b4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d031      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a26      	ldr	r2, [pc, #152]	@ (8002cec <HAL_DMA_Abort_IT+0x1b8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d02c      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a25      	ldr	r2, [pc, #148]	@ (8002cf0 <HAL_DMA_Abort_IT+0x1bc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d027      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a23      	ldr	r2, [pc, #140]	@ (8002cf4 <HAL_DMA_Abort_IT+0x1c0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d022      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a22      	ldr	r2, [pc, #136]	@ (8002cf8 <HAL_DMA_Abort_IT+0x1c4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d01d      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a20      	ldr	r2, [pc, #128]	@ (8002cfc <HAL_DMA_Abort_IT+0x1c8>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d018      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a1f      	ldr	r2, [pc, #124]	@ (8002d00 <HAL_DMA_Abort_IT+0x1cc>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d013      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a1d      	ldr	r2, [pc, #116]	@ (8002d04 <HAL_DMA_Abort_IT+0x1d0>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d00e      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a1c      	ldr	r2, [pc, #112]	@ (8002d08 <HAL_DMA_Abort_IT+0x1d4>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d009      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a1a      	ldr	r2, [pc, #104]	@ (8002d0c <HAL_DMA_Abort_IT+0x1d8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d004      	beq.n	8002cb0 <HAL_DMA_Abort_IT+0x17c>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a19      	ldr	r2, [pc, #100]	@ (8002d10 <HAL_DMA_Abort_IT+0x1dc>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d108      	bne.n	8002cc2 <HAL_DMA_Abort_IT+0x18e>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0201 	bic.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	e178      	b.n	8002fb4 <HAL_DMA_Abort_IT+0x480>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 0201 	bic.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	e16f      	b.n	8002fb4 <HAL_DMA_Abort_IT+0x480>
 8002cd4:	40020010 	.word	0x40020010
 8002cd8:	40020028 	.word	0x40020028
 8002cdc:	40020040 	.word	0x40020040
 8002ce0:	40020058 	.word	0x40020058
 8002ce4:	40020070 	.word	0x40020070
 8002ce8:	40020088 	.word	0x40020088
 8002cec:	400200a0 	.word	0x400200a0
 8002cf0:	400200b8 	.word	0x400200b8
 8002cf4:	40020410 	.word	0x40020410
 8002cf8:	40020428 	.word	0x40020428
 8002cfc:	40020440 	.word	0x40020440
 8002d00:	40020458 	.word	0x40020458
 8002d04:	40020470 	.word	0x40020470
 8002d08:	40020488 	.word	0x40020488
 8002d0c:	400204a0 	.word	0x400204a0
 8002d10:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 020e 	bic.w	r2, r2, #14
 8002d22:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a6c      	ldr	r2, [pc, #432]	@ (8002edc <HAL_DMA_Abort_IT+0x3a8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d04a      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a6b      	ldr	r2, [pc, #428]	@ (8002ee0 <HAL_DMA_Abort_IT+0x3ac>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d045      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a69      	ldr	r2, [pc, #420]	@ (8002ee4 <HAL_DMA_Abort_IT+0x3b0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d040      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a68      	ldr	r2, [pc, #416]	@ (8002ee8 <HAL_DMA_Abort_IT+0x3b4>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d03b      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a66      	ldr	r2, [pc, #408]	@ (8002eec <HAL_DMA_Abort_IT+0x3b8>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d036      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a65      	ldr	r2, [pc, #404]	@ (8002ef0 <HAL_DMA_Abort_IT+0x3bc>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d031      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a63      	ldr	r2, [pc, #396]	@ (8002ef4 <HAL_DMA_Abort_IT+0x3c0>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d02c      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a62      	ldr	r2, [pc, #392]	@ (8002ef8 <HAL_DMA_Abort_IT+0x3c4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d027      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a60      	ldr	r2, [pc, #384]	@ (8002efc <HAL_DMA_Abort_IT+0x3c8>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d022      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a5f      	ldr	r2, [pc, #380]	@ (8002f00 <HAL_DMA_Abort_IT+0x3cc>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d01d      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a5d      	ldr	r2, [pc, #372]	@ (8002f04 <HAL_DMA_Abort_IT+0x3d0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d018      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a5c      	ldr	r2, [pc, #368]	@ (8002f08 <HAL_DMA_Abort_IT+0x3d4>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d013      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a5a      	ldr	r2, [pc, #360]	@ (8002f0c <HAL_DMA_Abort_IT+0x3d8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d00e      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a59      	ldr	r2, [pc, #356]	@ (8002f10 <HAL_DMA_Abort_IT+0x3dc>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d009      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a57      	ldr	r2, [pc, #348]	@ (8002f14 <HAL_DMA_Abort_IT+0x3e0>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d004      	beq.n	8002dc4 <HAL_DMA_Abort_IT+0x290>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a56      	ldr	r2, [pc, #344]	@ (8002f18 <HAL_DMA_Abort_IT+0x3e4>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d108      	bne.n	8002dd6 <HAL_DMA_Abort_IT+0x2a2>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f022 0201 	bic.w	r2, r2, #1
 8002dd2:	601a      	str	r2, [r3, #0]
 8002dd4:	e007      	b.n	8002de6 <HAL_DMA_Abort_IT+0x2b2>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0201 	bic.w	r2, r2, #1
 8002de4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3c      	ldr	r2, [pc, #240]	@ (8002edc <HAL_DMA_Abort_IT+0x3a8>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d072      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a3a      	ldr	r2, [pc, #232]	@ (8002ee0 <HAL_DMA_Abort_IT+0x3ac>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d06d      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a39      	ldr	r2, [pc, #228]	@ (8002ee4 <HAL_DMA_Abort_IT+0x3b0>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d068      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a37      	ldr	r2, [pc, #220]	@ (8002ee8 <HAL_DMA_Abort_IT+0x3b4>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d063      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a36      	ldr	r2, [pc, #216]	@ (8002eec <HAL_DMA_Abort_IT+0x3b8>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d05e      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a34      	ldr	r2, [pc, #208]	@ (8002ef0 <HAL_DMA_Abort_IT+0x3bc>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d059      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a33      	ldr	r2, [pc, #204]	@ (8002ef4 <HAL_DMA_Abort_IT+0x3c0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d054      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a31      	ldr	r2, [pc, #196]	@ (8002ef8 <HAL_DMA_Abort_IT+0x3c4>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d04f      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a30      	ldr	r2, [pc, #192]	@ (8002efc <HAL_DMA_Abort_IT+0x3c8>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d04a      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a2e      	ldr	r2, [pc, #184]	@ (8002f00 <HAL_DMA_Abort_IT+0x3cc>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d045      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a2d      	ldr	r2, [pc, #180]	@ (8002f04 <HAL_DMA_Abort_IT+0x3d0>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d040      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a2b      	ldr	r2, [pc, #172]	@ (8002f08 <HAL_DMA_Abort_IT+0x3d4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d03b      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a2a      	ldr	r2, [pc, #168]	@ (8002f0c <HAL_DMA_Abort_IT+0x3d8>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d036      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a28      	ldr	r2, [pc, #160]	@ (8002f10 <HAL_DMA_Abort_IT+0x3dc>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d031      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a27      	ldr	r2, [pc, #156]	@ (8002f14 <HAL_DMA_Abort_IT+0x3e0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d02c      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a25      	ldr	r2, [pc, #148]	@ (8002f18 <HAL_DMA_Abort_IT+0x3e4>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d027      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a24      	ldr	r2, [pc, #144]	@ (8002f1c <HAL_DMA_Abort_IT+0x3e8>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d022      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a22      	ldr	r2, [pc, #136]	@ (8002f20 <HAL_DMA_Abort_IT+0x3ec>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d01d      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a21      	ldr	r2, [pc, #132]	@ (8002f24 <HAL_DMA_Abort_IT+0x3f0>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d018      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8002f28 <HAL_DMA_Abort_IT+0x3f4>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d013      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8002f2c <HAL_DMA_Abort_IT+0x3f8>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d00e      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8002f30 <HAL_DMA_Abort_IT+0x3fc>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d009      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a1b      	ldr	r2, [pc, #108]	@ (8002f34 <HAL_DMA_Abort_IT+0x400>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d004      	beq.n	8002ed6 <HAL_DMA_Abort_IT+0x3a2>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a19      	ldr	r2, [pc, #100]	@ (8002f38 <HAL_DMA_Abort_IT+0x404>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d132      	bne.n	8002f3c <HAL_DMA_Abort_IT+0x408>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e031      	b.n	8002f3e <HAL_DMA_Abort_IT+0x40a>
 8002eda:	bf00      	nop
 8002edc:	40020010 	.word	0x40020010
 8002ee0:	40020028 	.word	0x40020028
 8002ee4:	40020040 	.word	0x40020040
 8002ee8:	40020058 	.word	0x40020058
 8002eec:	40020070 	.word	0x40020070
 8002ef0:	40020088 	.word	0x40020088
 8002ef4:	400200a0 	.word	0x400200a0
 8002ef8:	400200b8 	.word	0x400200b8
 8002efc:	40020410 	.word	0x40020410
 8002f00:	40020428 	.word	0x40020428
 8002f04:	40020440 	.word	0x40020440
 8002f08:	40020458 	.word	0x40020458
 8002f0c:	40020470 	.word	0x40020470
 8002f10:	40020488 	.word	0x40020488
 8002f14:	400204a0 	.word	0x400204a0
 8002f18:	400204b8 	.word	0x400204b8
 8002f1c:	58025408 	.word	0x58025408
 8002f20:	5802541c 	.word	0x5802541c
 8002f24:	58025430 	.word	0x58025430
 8002f28:	58025444 	.word	0x58025444
 8002f2c:	58025458 	.word	0x58025458
 8002f30:	5802546c 	.word	0x5802546c
 8002f34:	58025480 	.word	0x58025480
 8002f38:	58025494 	.word	0x58025494
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d028      	beq.n	8002f94 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f50:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f56:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5c:	f003 031f 	and.w	r3, r3, #31
 8002f60:	2201      	movs	r2, #1
 8002f62:	409a      	lsls	r2, r3
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002f70:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00c      	beq.n	8002f94 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f84:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f88:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002f92:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d003      	beq.n	8002fb4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002fb4:	2300      	movs	r3, #0
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3710      	adds	r7, #16
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop

08002fc0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b098      	sub	sp, #96	@ 0x60
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002fc8:	4a84      	ldr	r2, [pc, #528]	@ (80031dc <HAL_FDCAN_Init+0x21c>)
 8002fca:	f107 030c 	add.w	r3, r7, #12
 8002fce:	4611      	mov	r1, r2
 8002fd0:	224c      	movs	r2, #76	@ 0x4c
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f006 f8b2 	bl	800913c <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e1c6      	b.n	8003370 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80031e0 <HAL_FDCAN_Init+0x220>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d106      	bne.n	8002ffa <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d106      	bne.n	8003014 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7fe fd80 	bl	8001b14 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699a      	ldr	r2, [r3, #24]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f022 0210 	bic.w	r2, r2, #16
 8003022:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003024:	f7ff f88e 	bl	8002144 <HAL_GetTick>
 8003028:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800302a:	e014      	b.n	8003056 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800302c:	f7ff f88a 	bl	8002144 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b0a      	cmp	r3, #10
 8003038:	d90d      	bls.n	8003056 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003040:	f043 0201 	orr.w	r2, r3, #1
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2203      	movs	r2, #3
 800304e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e18c      	b.n	8003370 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	f003 0308 	and.w	r3, r3, #8
 8003060:	2b08      	cmp	r3, #8
 8003062:	d0e3      	beq.n	800302c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	699a      	ldr	r2, [r3, #24]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0201 	orr.w	r2, r2, #1
 8003072:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003074:	f7ff f866 	bl	8002144 <HAL_GetTick>
 8003078:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800307a:	e014      	b.n	80030a6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800307c:	f7ff f862 	bl	8002144 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b0a      	cmp	r3, #10
 8003088:	d90d      	bls.n	80030a6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003090:	f043 0201 	orr.w	r2, r3, #1
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2203      	movs	r2, #3
 800309e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e164      	b.n	8003370 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0e3      	beq.n	800307c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f042 0202 	orr.w	r2, r2, #2
 80030c2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	7c1b      	ldrb	r3, [r3, #16]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d108      	bne.n	80030de <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	699a      	ldr	r2, [r3, #24]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80030da:	619a      	str	r2, [r3, #24]
 80030dc:	e007      	b.n	80030ee <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	699a      	ldr	r2, [r3, #24]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030ec:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	7c5b      	ldrb	r3, [r3, #17]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d108      	bne.n	8003108 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699a      	ldr	r2, [r3, #24]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003104:	619a      	str	r2, [r3, #24]
 8003106:	e007      	b.n	8003118 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	699a      	ldr	r2, [r3, #24]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003116:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	7c9b      	ldrb	r3, [r3, #18]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d108      	bne.n	8003132 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	699a      	ldr	r2, [r3, #24]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800312e:	619a      	str	r2, [r3, #24]
 8003130:	e007      	b.n	8003142 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	699a      	ldr	r2, [r3, #24]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003140:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	699b      	ldr	r3, [r3, #24]
 8003148:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	699a      	ldr	r2, [r3, #24]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003166:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691a      	ldr	r2, [r3, #16]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0210 	bic.w	r2, r2, #16
 8003176:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	2b01      	cmp	r3, #1
 800317e:	d108      	bne.n	8003192 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699a      	ldr	r2, [r3, #24]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f042 0204 	orr.w	r2, r2, #4
 800318e:	619a      	str	r2, [r3, #24]
 8003190:	e030      	b.n	80031f4 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d02c      	beq.n	80031f4 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d020      	beq.n	80031e4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	699a      	ldr	r2, [r3, #24]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80031b0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	691a      	ldr	r2, [r3, #16]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f042 0210 	orr.w	r2, r2, #16
 80031c0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d114      	bne.n	80031f4 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f042 0220 	orr.w	r2, r2, #32
 80031d8:	619a      	str	r2, [r3, #24]
 80031da:	e00b      	b.n	80031f4 <HAL_FDCAN_Init+0x234>
 80031dc:	08009a94 	.word	0x08009a94
 80031e0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	699a      	ldr	r2, [r3, #24]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0220 	orr.w	r2, r2, #32
 80031f2:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	3b01      	subs	r3, #1
 80031fa:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	69db      	ldr	r3, [r3, #28]
 8003200:	3b01      	subs	r3, #1
 8003202:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003204:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800320c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	3b01      	subs	r3, #1
 8003216:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800321c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800321e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003228:	d115      	bne.n	8003256 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003234:	3b01      	subs	r3, #1
 8003236:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003238:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	3b01      	subs	r3, #1
 8003240:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003242:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324a:	3b01      	subs	r3, #1
 800324c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003252:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003254:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00a      	beq.n	8003274 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800327c:	4413      	add	r3, r2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d011      	beq.n	80032a6 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800328a:	f023 0107 	bic.w	r1, r3, #7
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	3360      	adds	r3, #96	@ 0x60
 8003296:	443b      	add	r3, r7
 8003298:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d011      	beq.n	80032d2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80032b6:	f023 0107 	bic.w	r1, r3, #7
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	3360      	adds	r3, #96	@ 0x60
 80032c2:	443b      	add	r3, r7
 80032c4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	430a      	orrs	r2, r1
 80032ce:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d012      	beq.n	8003300 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80032e2:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	3360      	adds	r3, #96	@ 0x60
 80032ee:	443b      	add	r3, r7
 80032f0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80032f4:	011a      	lsls	r2, r3, #4
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	430a      	orrs	r2, r1
 80032fc:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003304:	2b00      	cmp	r3, #0
 8003306:	d012      	beq.n	800332e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003310:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	3360      	adds	r3, #96	@ 0x60
 800331c:	443b      	add	r3, r7
 800331e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8003322:	021a      	lsls	r2, r3, #8
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a11      	ldr	r2, [pc, #68]	@ (8003378 <HAL_FDCAN_Init+0x3b8>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d107      	bne.n	8003348 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	689a      	ldr	r2, [r3, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f022 0203 	bic.w	r2, r2, #3
 8003346:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f80b 	bl	800337c <FDCAN_CalcultateRamBlockAddresses>
 8003366:	4603      	mov	r3, r0
 8003368:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 800336c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8003370:	4618      	mov	r0, r3
 8003372:	3760      	adds	r7, #96	@ 0x60
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}
 8003378:	4000a000 	.word	0x4000a000

0800337c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003388:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003392:	4ba7      	ldr	r3, [pc, #668]	@ (8003630 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003394:	4013      	ands	r3, r2
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	0091      	lsls	r1, r2, #2
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	6812      	ldr	r2, [r2, #0]
 800339e:	430b      	orrs	r3, r1
 80033a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033ac:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b4:	041a      	lsls	r2, r3, #16
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033c4:	68ba      	ldr	r2, [r7, #8]
 80033c6:	4413      	add	r3, r2
 80033c8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80033d2:	4b97      	ldr	r3, [pc, #604]	@ (8003630 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	0091      	lsls	r1, r2, #2
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6812      	ldr	r2, [r2, #0]
 80033de:	430b      	orrs	r3, r1
 80033e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ec:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f4:	041a      	lsls	r2, r3, #16
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003404:	005b      	lsls	r3, r3, #1
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003414:	4b86      	ldr	r3, [pc, #536]	@ (8003630 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003416:	4013      	ands	r3, r2
 8003418:	68ba      	ldr	r2, [r7, #8]
 800341a:	0091      	lsls	r1, r2, #2
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	430b      	orrs	r3, r1
 8003422:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800342e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003436:	041a      	lsls	r2, r3, #16
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	430a      	orrs	r2, r1
 800343e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800344a:	fb02 f303 	mul.w	r3, r2, r3
 800344e:	68ba      	ldr	r2, [r7, #8]
 8003450:	4413      	add	r3, r2
 8003452:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800345c:	4b74      	ldr	r3, [pc, #464]	@ (8003630 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800345e:	4013      	ands	r3, r2
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	0091      	lsls	r1, r2, #2
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	430b      	orrs	r3, r1
 800346a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003476:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800347e:	041a      	lsls	r2, r3, #16
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	430a      	orrs	r2, r1
 8003486:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003492:	fb02 f303 	mul.w	r3, r2, r3
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	4413      	add	r3, r2
 800349a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80034a4:	4b62      	ldr	r3, [pc, #392]	@ (8003630 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80034a6:	4013      	ands	r3, r2
 80034a8:	68ba      	ldr	r2, [r7, #8]
 80034aa:	0091      	lsls	r1, r2, #2
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	430b      	orrs	r3, r1
 80034b2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80034be:	fb02 f303 	mul.w	r3, r2, r3
 80034c2:	68ba      	ldr	r2, [r7, #8]
 80034c4:	4413      	add	r3, r2
 80034c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80034d0:	4b57      	ldr	r3, [pc, #348]	@ (8003630 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80034d2:	4013      	ands	r3, r2
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	0091      	lsls	r1, r2, #2
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6812      	ldr	r2, [r2, #0]
 80034dc:	430b      	orrs	r3, r1
 80034de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80034ea:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f2:	041a      	lsls	r2, r3, #16
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	4413      	add	r3, r2
 8003508:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003512:	4b47      	ldr	r3, [pc, #284]	@ (8003630 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003514:	4013      	ands	r3, r2
 8003516:	68ba      	ldr	r2, [r7, #8]
 8003518:	0091      	lsls	r1, r2, #2
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6812      	ldr	r2, [r2, #0]
 800351e:	430b      	orrs	r3, r1
 8003520:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800352c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003534:	041a      	lsls	r2, r3, #16
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	430a      	orrs	r2, r1
 800353c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003548:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003550:	061a      	lsls	r2, r3, #24
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	430a      	orrs	r2, r1
 8003558:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003560:	4b34      	ldr	r3, [pc, #208]	@ (8003634 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003562:	4413      	add	r3, r2
 8003564:	009a      	lsls	r2, r3, #2
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	441a      	add	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	441a      	add	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003592:	6879      	ldr	r1, [r7, #4]
 8003594:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8003596:	fb01 f303 	mul.w	r3, r1, r3
 800359a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800359c:	441a      	add	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80035ae:	fb01 f303 	mul.w	r3, r1, r3
 80035b2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80035b4:	441a      	add	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80035c6:	fb01 f303 	mul.w	r3, r1, r3
 80035ca:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80035cc:	441a      	add	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035de:	00db      	lsls	r3, r3, #3
 80035e0:	441a      	add	r2, r3
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80035f6:	fb01 f303 	mul.w	r3, r1, r3
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	441a      	add	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800360e:	6879      	ldr	r1, [r7, #4]
 8003610:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003612:	fb01 f303 	mul.w	r3, r1, r3
 8003616:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003618:	441a      	add	r2, r3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003626:	4a04      	ldr	r2, [pc, #16]	@ (8003638 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d915      	bls.n	8003658 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800362c:	e006      	b.n	800363c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800362e:	bf00      	nop
 8003630:	ffff0003 	.word	0xffff0003
 8003634:	10002b00 	.word	0x10002b00
 8003638:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003642:	f043 0220 	orr.w	r2, r3, #32
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2203      	movs	r2, #3
 8003650:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e010      	b.n	800367a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	e005      	b.n	800366c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	3304      	adds	r3, #4
 800366a:	60fb      	str	r3, [r7, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	429a      	cmp	r2, r3
 8003676:	d3f3      	bcc.n	8003660 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr
 8003686:	bf00      	nop

08003688 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003688:	b480      	push	{r7}
 800368a:	b089      	sub	sp, #36	@ 0x24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003692:	2300      	movs	r3, #0
 8003694:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003696:	4b89      	ldr	r3, [pc, #548]	@ (80038bc <HAL_GPIO_Init+0x234>)
 8003698:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800369a:	e194      	b.n	80039c6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	2101      	movs	r1, #1
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	fa01 f303 	lsl.w	r3, r1, r3
 80036a8:	4013      	ands	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f000 8186 	beq.w	80039c0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 0303 	and.w	r3, r3, #3
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d005      	beq.n	80036cc <HAL_GPIO_Init+0x44>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0303 	and.w	r3, r3, #3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d130      	bne.n	800372e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	005b      	lsls	r3, r3, #1
 80036d6:	2203      	movs	r2, #3
 80036d8:	fa02 f303 	lsl.w	r3, r2, r3
 80036dc:	43db      	mvns	r3, r3
 80036de:	69ba      	ldr	r2, [r7, #24]
 80036e0:	4013      	ands	r3, r2
 80036e2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	68da      	ldr	r2, [r3, #12]
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003702:	2201      	movs	r2, #1
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	43db      	mvns	r3, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4013      	ands	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	f003 0201 	and.w	r2, r3, #1
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	fa02 f303 	lsl.w	r3, r2, r3
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	4313      	orrs	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	69ba      	ldr	r2, [r7, #24]
 800372c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	2b03      	cmp	r3, #3
 8003738:	d017      	beq.n	800376a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	2203      	movs	r2, #3
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	43db      	mvns	r3, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4013      	ands	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	689a      	ldr	r2, [r3, #8]
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	005b      	lsls	r3, r3, #1
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	4313      	orrs	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	69ba      	ldr	r2, [r7, #24]
 8003768:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f003 0303 	and.w	r3, r3, #3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d123      	bne.n	80037be <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	08da      	lsrs	r2, r3, #3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3208      	adds	r2, #8
 800377e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003782:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	220f      	movs	r2, #15
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	43db      	mvns	r3, r3
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	4013      	ands	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	691a      	ldr	r2, [r3, #16]
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	fa02 f303 	lsl.w	r3, r2, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	08da      	lsrs	r2, r3, #3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	3208      	adds	r2, #8
 80037b8:	69b9      	ldr	r1, [r7, #24]
 80037ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	005b      	lsls	r3, r3, #1
 80037c8:	2203      	movs	r2, #3
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	43db      	mvns	r3, r3
 80037d0:	69ba      	ldr	r2, [r7, #24]
 80037d2:	4013      	ands	r3, r2
 80037d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	f003 0203 	and.w	r2, r3, #3
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	f000 80e0 	beq.w	80039c0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003800:	4b2f      	ldr	r3, [pc, #188]	@ (80038c0 <HAL_GPIO_Init+0x238>)
 8003802:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003806:	4a2e      	ldr	r2, [pc, #184]	@ (80038c0 <HAL_GPIO_Init+0x238>)
 8003808:	f043 0302 	orr.w	r3, r3, #2
 800380c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003810:	4b2b      	ldr	r3, [pc, #172]	@ (80038c0 <HAL_GPIO_Init+0x238>)
 8003812:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	60fb      	str	r3, [r7, #12]
 800381c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800381e:	4a29      	ldr	r2, [pc, #164]	@ (80038c4 <HAL_GPIO_Init+0x23c>)
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	089b      	lsrs	r3, r3, #2
 8003824:	3302      	adds	r3, #2
 8003826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800382a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f003 0303 	and.w	r3, r3, #3
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	220f      	movs	r2, #15
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	43db      	mvns	r3, r3
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	4013      	ands	r3, r2
 8003840:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a20      	ldr	r2, [pc, #128]	@ (80038c8 <HAL_GPIO_Init+0x240>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d052      	beq.n	80038f0 <HAL_GPIO_Init+0x268>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a1f      	ldr	r2, [pc, #124]	@ (80038cc <HAL_GPIO_Init+0x244>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d031      	beq.n	80038b6 <HAL_GPIO_Init+0x22e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a1e      	ldr	r2, [pc, #120]	@ (80038d0 <HAL_GPIO_Init+0x248>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d02b      	beq.n	80038b2 <HAL_GPIO_Init+0x22a>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a1d      	ldr	r2, [pc, #116]	@ (80038d4 <HAL_GPIO_Init+0x24c>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d025      	beq.n	80038ae <HAL_GPIO_Init+0x226>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a1c      	ldr	r2, [pc, #112]	@ (80038d8 <HAL_GPIO_Init+0x250>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d01f      	beq.n	80038aa <HAL_GPIO_Init+0x222>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a1b      	ldr	r2, [pc, #108]	@ (80038dc <HAL_GPIO_Init+0x254>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d019      	beq.n	80038a6 <HAL_GPIO_Init+0x21e>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a1a      	ldr	r2, [pc, #104]	@ (80038e0 <HAL_GPIO_Init+0x258>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <HAL_GPIO_Init+0x21a>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a19      	ldr	r2, [pc, #100]	@ (80038e4 <HAL_GPIO_Init+0x25c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d00d      	beq.n	800389e <HAL_GPIO_Init+0x216>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a18      	ldr	r2, [pc, #96]	@ (80038e8 <HAL_GPIO_Init+0x260>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d007      	beq.n	800389a <HAL_GPIO_Init+0x212>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a17      	ldr	r2, [pc, #92]	@ (80038ec <HAL_GPIO_Init+0x264>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d101      	bne.n	8003896 <HAL_GPIO_Init+0x20e>
 8003892:	2309      	movs	r3, #9
 8003894:	e02d      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 8003896:	230a      	movs	r3, #10
 8003898:	e02b      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 800389a:	2308      	movs	r3, #8
 800389c:	e029      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 800389e:	2307      	movs	r3, #7
 80038a0:	e027      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 80038a2:	2306      	movs	r3, #6
 80038a4:	e025      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 80038a6:	2305      	movs	r3, #5
 80038a8:	e023      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 80038aa:	2304      	movs	r3, #4
 80038ac:	e021      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 80038ae:	2303      	movs	r3, #3
 80038b0:	e01f      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 80038b2:	2302      	movs	r3, #2
 80038b4:	e01d      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 80038b6:	2301      	movs	r3, #1
 80038b8:	e01b      	b.n	80038f2 <HAL_GPIO_Init+0x26a>
 80038ba:	bf00      	nop
 80038bc:	58000080 	.word	0x58000080
 80038c0:	58024400 	.word	0x58024400
 80038c4:	58000400 	.word	0x58000400
 80038c8:	58020000 	.word	0x58020000
 80038cc:	58020400 	.word	0x58020400
 80038d0:	58020800 	.word	0x58020800
 80038d4:	58020c00 	.word	0x58020c00
 80038d8:	58021000 	.word	0x58021000
 80038dc:	58021400 	.word	0x58021400
 80038e0:	58021800 	.word	0x58021800
 80038e4:	58021c00 	.word	0x58021c00
 80038e8:	58022000 	.word	0x58022000
 80038ec:	58022400 	.word	0x58022400
 80038f0:	2300      	movs	r3, #0
 80038f2:	69fa      	ldr	r2, [r7, #28]
 80038f4:	f002 0203 	and.w	r2, r2, #3
 80038f8:	0092      	lsls	r2, r2, #2
 80038fa:	4093      	lsls	r3, r2
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4313      	orrs	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003902:	4938      	ldr	r1, [pc, #224]	@ (80039e4 <HAL_GPIO_Init+0x35c>)
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	089b      	lsrs	r3, r3, #2
 8003908:	3302      	adds	r3, #2
 800390a:	69ba      	ldr	r2, [r7, #24]
 800390c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003910:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	43db      	mvns	r3, r3
 800391c:	69ba      	ldr	r2, [r7, #24]
 800391e:	4013      	ands	r3, r2
 8003920:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003936:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800393e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	43db      	mvns	r3, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4013      	ands	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d003      	beq.n	8003964 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	4313      	orrs	r3, r2
 8003962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003964:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	43db      	mvns	r3, r3
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4013      	ands	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003988:	69ba      	ldr	r2, [r7, #24]
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	4313      	orrs	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	43db      	mvns	r3, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d003      	beq.n	80039ba <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80039c0:	69fb      	ldr	r3, [r7, #28]
 80039c2:	3301      	adds	r3, #1
 80039c4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	fa22 f303 	lsr.w	r3, r2, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f47f ae63 	bne.w	800369c <HAL_GPIO_Init+0x14>
  }
}
 80039d6:	bf00      	nop
 80039d8:	bf00      	nop
 80039da:	3724      	adds	r7, #36	@ 0x24
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr
 80039e4:	58000400 	.word	0x58000400

080039e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b083      	sub	sp, #12
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	460b      	mov	r3, r1
 80039f2:	807b      	strh	r3, [r7, #2]
 80039f4:	4613      	mov	r3, r2
 80039f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80039f8:	787b      	ldrb	r3, [r7, #1]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d003      	beq.n	8003a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039fe:	887a      	ldrh	r2, [r7, #2]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003a04:	e003      	b.n	8003a0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a06:	887b      	ldrh	r3, [r7, #2]
 8003a08:	041a      	lsls	r2, r3, #16
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	619a      	str	r2, [r3, #24]
}
 8003a0e:	bf00      	nop
 8003a10:	370c      	adds	r7, #12
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr

08003a1a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b085      	sub	sp, #20
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
 8003a22:	460b      	mov	r3, r1
 8003a24:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	695b      	ldr	r3, [r3, #20]
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a2c:	887a      	ldrh	r2, [r7, #2]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	4013      	ands	r3, r2
 8003a32:	041a      	lsls	r2, r3, #16
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	43d9      	mvns	r1, r3
 8003a38:	887b      	ldrh	r3, [r7, #2]
 8003a3a:	400b      	ands	r3, r1
 8003a3c:	431a      	orrs	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	619a      	str	r2, [r3, #24]
}
 8003a42:	bf00      	nop
 8003a44:	3714      	adds	r7, #20
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
	...

08003a50 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003a58:	4b19      	ldr	r3, [pc, #100]	@ (8003ac0 <HAL_PWREx_ConfigSupply+0x70>)
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	f003 0304 	and.w	r3, r3, #4
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d00a      	beq.n	8003a7a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003a64:	4b16      	ldr	r3, [pc, #88]	@ (8003ac0 <HAL_PWREx_ConfigSupply+0x70>)
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d001      	beq.n	8003a76 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e01f      	b.n	8003ab6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e01d      	b.n	8003ab6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003a7a:	4b11      	ldr	r3, [pc, #68]	@ (8003ac0 <HAL_PWREx_ConfigSupply+0x70>)
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	f023 0207 	bic.w	r2, r3, #7
 8003a82:	490f      	ldr	r1, [pc, #60]	@ (8003ac0 <HAL_PWREx_ConfigSupply+0x70>)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003a8a:	f7fe fb5b 	bl	8002144 <HAL_GetTick>
 8003a8e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003a90:	e009      	b.n	8003aa6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003a92:	f7fe fb57 	bl	8002144 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003aa0:	d901      	bls.n	8003aa6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e007      	b.n	8003ab6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003aa6:	4b06      	ldr	r3, [pc, #24]	@ (8003ac0 <HAL_PWREx_ConfigSupply+0x70>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ab2:	d1ee      	bne.n	8003a92 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	58024800 	.word	0x58024800

08003ac4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b08c      	sub	sp, #48	@ 0x30
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d102      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	f000 bc48 	b.w	8004368 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8088 	beq.w	8003bf6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ae6:	4b99      	ldr	r3, [pc, #612]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003af0:	4b96      	ldr	r3, [pc, #600]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af8:	2b10      	cmp	r3, #16
 8003afa:	d007      	beq.n	8003b0c <HAL_RCC_OscConfig+0x48>
 8003afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003afe:	2b18      	cmp	r3, #24
 8003b00:	d111      	bne.n	8003b26 <HAL_RCC_OscConfig+0x62>
 8003b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b04:	f003 0303 	and.w	r3, r3, #3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d10c      	bne.n	8003b26 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b0c:	4b8f      	ldr	r3, [pc, #572]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d06d      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x130>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d169      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	f000 bc21 	b.w	8004368 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b2e:	d106      	bne.n	8003b3e <HAL_RCC_OscConfig+0x7a>
 8003b30:	4b86      	ldr	r3, [pc, #536]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a85      	ldr	r2, [pc, #532]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b3a:	6013      	str	r3, [r2, #0]
 8003b3c:	e02e      	b.n	8003b9c <HAL_RCC_OscConfig+0xd8>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10c      	bne.n	8003b60 <HAL_RCC_OscConfig+0x9c>
 8003b46:	4b81      	ldr	r3, [pc, #516]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4a80      	ldr	r2, [pc, #512]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b50:	6013      	str	r3, [r2, #0]
 8003b52:	4b7e      	ldr	r3, [pc, #504]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a7d      	ldr	r2, [pc, #500]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b5c:	6013      	str	r3, [r2, #0]
 8003b5e:	e01d      	b.n	8003b9c <HAL_RCC_OscConfig+0xd8>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b68:	d10c      	bne.n	8003b84 <HAL_RCC_OscConfig+0xc0>
 8003b6a:	4b78      	ldr	r3, [pc, #480]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a77      	ldr	r2, [pc, #476]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b74:	6013      	str	r3, [r2, #0]
 8003b76:	4b75      	ldr	r3, [pc, #468]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a74      	ldr	r2, [pc, #464]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b80:	6013      	str	r3, [r2, #0]
 8003b82:	e00b      	b.n	8003b9c <HAL_RCC_OscConfig+0xd8>
 8003b84:	4b71      	ldr	r3, [pc, #452]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a70      	ldr	r2, [pc, #448]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b8e:	6013      	str	r3, [r2, #0]
 8003b90:	4b6e      	ldr	r3, [pc, #440]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a6d      	ldr	r2, [pc, #436]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003b96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d013      	beq.n	8003bcc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba4:	f7fe face 	bl	8002144 <HAL_GetTick>
 8003ba8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bac:	f7fe faca 	bl	8002144 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b64      	cmp	r3, #100	@ 0x64
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e3d4      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bbe:	4b63      	ldr	r3, [pc, #396]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCC_OscConfig+0xe8>
 8003bca:	e014      	b.n	8003bf6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7fe faba 	bl	8002144 <HAL_GetTick>
 8003bd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bd4:	f7fe fab6 	bl	8002144 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b64      	cmp	r3, #100	@ 0x64
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e3c0      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003be6:	4b59      	ldr	r3, [pc, #356]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x110>
 8003bf2:	e000      	b.n	8003bf6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 80ca 	beq.w	8003d98 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c04:	4b51      	ldr	r3, [pc, #324]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c0c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c0e:	4b4f      	ldr	r3, [pc, #316]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c12:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003c14:	6a3b      	ldr	r3, [r7, #32]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d007      	beq.n	8003c2a <HAL_RCC_OscConfig+0x166>
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	2b18      	cmp	r3, #24
 8003c1e:	d156      	bne.n	8003cce <HAL_RCC_OscConfig+0x20a>
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	f003 0303 	and.w	r3, r3, #3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d151      	bne.n	8003cce <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c2a:	4b48      	ldr	r3, [pc, #288]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0304 	and.w	r3, r3, #4
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d005      	beq.n	8003c42 <HAL_RCC_OscConfig+0x17e>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68db      	ldr	r3, [r3, #12]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e392      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003c42:	4b42      	ldr	r3, [pc, #264]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f023 0219 	bic.w	r2, r3, #25
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	493f      	ldr	r1, [pc, #252]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c54:	f7fe fa76 	bl	8002144 <HAL_GetTick>
 8003c58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c5c:	f7fe fa72 	bl	8002144 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e37c      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003c6e:	4b37      	ldr	r3, [pc, #220]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0304 	and.w	r3, r3, #4
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0f0      	beq.n	8003c5c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c7a:	f7fe fa93 	bl	80021a4 <HAL_GetREVID>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d817      	bhi.n	8003cb8 <HAL_RCC_OscConfig+0x1f4>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	2b40      	cmp	r3, #64	@ 0x40
 8003c8e:	d108      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x1de>
 8003c90:	4b2e      	ldr	r3, [pc, #184]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003c98:	4a2c      	ldr	r2, [pc, #176]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003c9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c9e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ca0:	e07a      	b.n	8003d98 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	031b      	lsls	r3, r3, #12
 8003cb0:	4926      	ldr	r1, [pc, #152]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cb6:	e06f      	b.n	8003d98 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb8:	4b24      	ldr	r3, [pc, #144]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	061b      	lsls	r3, r3, #24
 8003cc6:	4921      	ldr	r1, [pc, #132]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ccc:	e064      	b.n	8003d98 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d047      	beq.n	8003d66 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003cd6:	4b1d      	ldr	r3, [pc, #116]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f023 0219 	bic.w	r2, r3, #25
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	491a      	ldr	r1, [pc, #104]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce8:	f7fe fa2c 	bl	8002144 <HAL_GetTick>
 8003cec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cf0:	f7fe fa28 	bl	8002144 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e332      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d02:	4b12      	ldr	r3, [pc, #72]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0304 	and.w	r3, r3, #4
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d0e:	f7fe fa49 	bl	80021a4 <HAL_GetREVID>
 8003d12:	4603      	mov	r3, r0
 8003d14:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d819      	bhi.n	8003d50 <HAL_RCC_OscConfig+0x28c>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	2b40      	cmp	r3, #64	@ 0x40
 8003d22:	d108      	bne.n	8003d36 <HAL_RCC_OscConfig+0x272>
 8003d24:	4b09      	ldr	r3, [pc, #36]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003d2c:	4a07      	ldr	r2, [pc, #28]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003d2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d32:	6053      	str	r3, [r2, #4]
 8003d34:	e030      	b.n	8003d98 <HAL_RCC_OscConfig+0x2d4>
 8003d36:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	031b      	lsls	r3, r3, #12
 8003d44:	4901      	ldr	r1, [pc, #4]	@ (8003d4c <HAL_RCC_OscConfig+0x288>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	604b      	str	r3, [r1, #4]
 8003d4a:	e025      	b.n	8003d98 <HAL_RCC_OscConfig+0x2d4>
 8003d4c:	58024400 	.word	0x58024400
 8003d50:	4b9a      	ldr	r3, [pc, #616]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	061b      	lsls	r3, r3, #24
 8003d5e:	4997      	ldr	r1, [pc, #604]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	604b      	str	r3, [r1, #4]
 8003d64:	e018      	b.n	8003d98 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d66:	4b95      	ldr	r3, [pc, #596]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a94      	ldr	r2, [pc, #592]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003d6c:	f023 0301 	bic.w	r3, r3, #1
 8003d70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d72:	f7fe f9e7 	bl	8002144 <HAL_GetTick>
 8003d76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d7a:	f7fe f9e3 	bl	8002144 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e2ed      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d8c:	4b8b      	ldr	r3, [pc, #556]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1f0      	bne.n	8003d7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0310 	and.w	r3, r3, #16
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80a9 	beq.w	8003ef8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003da6:	4b85      	ldr	r3, [pc, #532]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dae:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003db0:	4b82      	ldr	r3, [pc, #520]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	d007      	beq.n	8003dcc <HAL_RCC_OscConfig+0x308>
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	2b18      	cmp	r3, #24
 8003dc0:	d13a      	bne.n	8003e38 <HAL_RCC_OscConfig+0x374>
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	f003 0303 	and.w	r3, r3, #3
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d135      	bne.n	8003e38 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dcc:	4b7b      	ldr	r3, [pc, #492]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d005      	beq.n	8003de4 <HAL_RCC_OscConfig+0x320>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	69db      	ldr	r3, [r3, #28]
 8003ddc:	2b80      	cmp	r3, #128	@ 0x80
 8003dde:	d001      	beq.n	8003de4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e2c1      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003de4:	f7fe f9de 	bl	80021a4 <HAL_GetREVID>
 8003de8:	4603      	mov	r3, r0
 8003dea:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d817      	bhi.n	8003e22 <HAL_RCC_OscConfig+0x35e>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	2b20      	cmp	r3, #32
 8003df8:	d108      	bne.n	8003e0c <HAL_RCC_OscConfig+0x348>
 8003dfa:	4b70      	ldr	r3, [pc, #448]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003e02:	4a6e      	ldr	r2, [pc, #440]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e08:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e0a:	e075      	b.n	8003ef8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e0c:	4b6b      	ldr	r3, [pc, #428]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	069b      	lsls	r3, r3, #26
 8003e1a:	4968      	ldr	r1, [pc, #416]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e20:	e06a      	b.n	8003ef8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e22:	4b66      	ldr	r3, [pc, #408]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	061b      	lsls	r3, r3, #24
 8003e30:	4962      	ldr	r1, [pc, #392]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e36:	e05f      	b.n	8003ef8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d042      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003e40:	4b5e      	ldr	r3, [pc, #376]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a5d      	ldr	r2, [pc, #372]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7fe f97a 	bl	8002144 <HAL_GetTick>
 8003e50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e54:	f7fe f976 	bl	8002144 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e280      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e66:	4b55      	ldr	r3, [pc, #340]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d0f0      	beq.n	8003e54 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e72:	f7fe f997 	bl	80021a4 <HAL_GetREVID>
 8003e76:	4603      	mov	r3, r0
 8003e78:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d817      	bhi.n	8003eb0 <HAL_RCC_OscConfig+0x3ec>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	2b20      	cmp	r3, #32
 8003e86:	d108      	bne.n	8003e9a <HAL_RCC_OscConfig+0x3d6>
 8003e88:	4b4c      	ldr	r3, [pc, #304]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003e90:	4a4a      	ldr	r2, [pc, #296]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e96:	6053      	str	r3, [r2, #4]
 8003e98:	e02e      	b.n	8003ef8 <HAL_RCC_OscConfig+0x434>
 8003e9a:	4b48      	ldr	r3, [pc, #288]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a1b      	ldr	r3, [r3, #32]
 8003ea6:	069b      	lsls	r3, r3, #26
 8003ea8:	4944      	ldr	r1, [pc, #272]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	604b      	str	r3, [r1, #4]
 8003eae:	e023      	b.n	8003ef8 <HAL_RCC_OscConfig+0x434>
 8003eb0:	4b42      	ldr	r3, [pc, #264]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	061b      	lsls	r3, r3, #24
 8003ebe:	493f      	ldr	r1, [pc, #252]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60cb      	str	r3, [r1, #12]
 8003ec4:	e018      	b.n	8003ef8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a3c      	ldr	r2, [pc, #240]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003ecc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ed2:	f7fe f937 	bl	8002144 <HAL_GetTick>
 8003ed6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003eda:	f7fe f933 	bl	8002144 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e23d      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003eec:	4b33      	ldr	r3, [pc, #204]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f0      	bne.n	8003eda <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0308 	and.w	r3, r3, #8
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d036      	beq.n	8003f72 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d019      	beq.n	8003f40 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f10:	4a2a      	ldr	r2, [pc, #168]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f12:	f043 0301 	orr.w	r3, r3, #1
 8003f16:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f18:	f7fe f914 	bl	8002144 <HAL_GetTick>
 8003f1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f20:	f7fe f910 	bl	8002144 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e21a      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003f32:	4b22      	ldr	r3, [pc, #136]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f36:	f003 0302 	and.w	r3, r3, #2
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d0f0      	beq.n	8003f20 <HAL_RCC_OscConfig+0x45c>
 8003f3e:	e018      	b.n	8003f72 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f40:	4b1e      	ldr	r3, [pc, #120]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f44:	4a1d      	ldr	r2, [pc, #116]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f46:	f023 0301 	bic.w	r3, r3, #1
 8003f4a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4c:	f7fe f8fa 	bl	8002144 <HAL_GetTick>
 8003f50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f54:	f7fe f8f6 	bl	8002144 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e200      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003f66:	4b15      	ldr	r3, [pc, #84]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d1f0      	bne.n	8003f54 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0320 	and.w	r3, r3, #32
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d039      	beq.n	8003ff2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d01c      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f86:	4b0d      	ldr	r3, [pc, #52]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003f8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f90:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f92:	f7fe f8d7 	bl	8002144 <HAL_GetTick>
 8003f96:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f98:	e008      	b.n	8003fac <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f9a:	f7fe f8d3 	bl	8002144 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d901      	bls.n	8003fac <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e1dd      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003fac:	4b03      	ldr	r3, [pc, #12]	@ (8003fbc <HAL_RCC_OscConfig+0x4f8>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d0f0      	beq.n	8003f9a <HAL_RCC_OscConfig+0x4d6>
 8003fb8:	e01b      	b.n	8003ff2 <HAL_RCC_OscConfig+0x52e>
 8003fba:	bf00      	nop
 8003fbc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003fc0:	4b9b      	ldr	r3, [pc, #620]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a9a      	ldr	r2, [pc, #616]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8003fc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003fca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003fcc:	f7fe f8ba 	bl	8002144 <HAL_GetTick>
 8003fd0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fd4:	f7fe f8b6 	bl	8002144 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e1c0      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003fe6:	4b92      	ldr	r3, [pc, #584]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f0      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0304 	and.w	r3, r3, #4
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 8081 	beq.w	8004102 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004000:	4b8c      	ldr	r3, [pc, #560]	@ (8004234 <HAL_RCC_OscConfig+0x770>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a8b      	ldr	r2, [pc, #556]	@ (8004234 <HAL_RCC_OscConfig+0x770>)
 8004006:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800400a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800400c:	f7fe f89a 	bl	8002144 <HAL_GetTick>
 8004010:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004014:	f7fe f896 	bl	8002144 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b64      	cmp	r3, #100	@ 0x64
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e1a0      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004026:	4b83      	ldr	r3, [pc, #524]	@ (8004234 <HAL_RCC_OscConfig+0x770>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f0      	beq.n	8004014 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d106      	bne.n	8004048 <HAL_RCC_OscConfig+0x584>
 800403a:	4b7d      	ldr	r3, [pc, #500]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800403c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800403e:	4a7c      	ldr	r2, [pc, #496]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004040:	f043 0301 	orr.w	r3, r3, #1
 8004044:	6713      	str	r3, [r2, #112]	@ 0x70
 8004046:	e02d      	b.n	80040a4 <HAL_RCC_OscConfig+0x5e0>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10c      	bne.n	800406a <HAL_RCC_OscConfig+0x5a6>
 8004050:	4b77      	ldr	r3, [pc, #476]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004054:	4a76      	ldr	r2, [pc, #472]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	6713      	str	r3, [r2, #112]	@ 0x70
 800405c:	4b74      	ldr	r3, [pc, #464]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800405e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004060:	4a73      	ldr	r2, [pc, #460]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004062:	f023 0304 	bic.w	r3, r3, #4
 8004066:	6713      	str	r3, [r2, #112]	@ 0x70
 8004068:	e01c      	b.n	80040a4 <HAL_RCC_OscConfig+0x5e0>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	2b05      	cmp	r3, #5
 8004070:	d10c      	bne.n	800408c <HAL_RCC_OscConfig+0x5c8>
 8004072:	4b6f      	ldr	r3, [pc, #444]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004076:	4a6e      	ldr	r2, [pc, #440]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004078:	f043 0304 	orr.w	r3, r3, #4
 800407c:	6713      	str	r3, [r2, #112]	@ 0x70
 800407e:	4b6c      	ldr	r3, [pc, #432]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004082:	4a6b      	ldr	r2, [pc, #428]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	6713      	str	r3, [r2, #112]	@ 0x70
 800408a:	e00b      	b.n	80040a4 <HAL_RCC_OscConfig+0x5e0>
 800408c:	4b68      	ldr	r3, [pc, #416]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800408e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004090:	4a67      	ldr	r2, [pc, #412]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004092:	f023 0301 	bic.w	r3, r3, #1
 8004096:	6713      	str	r3, [r2, #112]	@ 0x70
 8004098:	4b65      	ldr	r3, [pc, #404]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800409a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800409c:	4a64      	ldr	r2, [pc, #400]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800409e:	f023 0304 	bic.w	r3, r3, #4
 80040a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d015      	beq.n	80040d8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ac:	f7fe f84a 	bl	8002144 <HAL_GetTick>
 80040b0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040b2:	e00a      	b.n	80040ca <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040b4:	f7fe f846 	bl	8002144 <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e14e      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80040ca:	4b59      	ldr	r3, [pc, #356]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ce:	f003 0302 	and.w	r3, r3, #2
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d0ee      	beq.n	80040b4 <HAL_RCC_OscConfig+0x5f0>
 80040d6:	e014      	b.n	8004102 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d8:	f7fe f834 	bl	8002144 <HAL_GetTick>
 80040dc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80040de:	e00a      	b.n	80040f6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040e0:	f7fe f830 	bl	8002144 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e138      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80040f6:	4b4e      	ldr	r3, [pc, #312]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80040f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1ee      	bne.n	80040e0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 812d 	beq.w	8004366 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800410c:	4b48      	ldr	r3, [pc, #288]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004114:	2b18      	cmp	r3, #24
 8004116:	f000 80bd 	beq.w	8004294 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	2b02      	cmp	r3, #2
 8004120:	f040 809e 	bne.w	8004260 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004124:	4b42      	ldr	r3, [pc, #264]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a41      	ldr	r2, [pc, #260]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800412a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800412e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fe f808 	bl	8002144 <HAL_GetTick>
 8004134:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004138:	f7fe f804 	bl	8002144 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e10e      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800414a:	4b39      	ldr	r3, [pc, #228]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1f0      	bne.n	8004138 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004156:	4b36      	ldr	r3, [pc, #216]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004158:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800415a:	4b37      	ldr	r3, [pc, #220]	@ (8004238 <HAL_RCC_OscConfig+0x774>)
 800415c:	4013      	ands	r3, r2
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004166:	0112      	lsls	r2, r2, #4
 8004168:	430a      	orrs	r2, r1
 800416a:	4931      	ldr	r1, [pc, #196]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800416c:	4313      	orrs	r3, r2
 800416e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004174:	3b01      	subs	r3, #1
 8004176:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800417e:	3b01      	subs	r3, #1
 8004180:	025b      	lsls	r3, r3, #9
 8004182:	b29b      	uxth	r3, r3
 8004184:	431a      	orrs	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800418a:	3b01      	subs	r3, #1
 800418c:	041b      	lsls	r3, r3, #16
 800418e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004192:	431a      	orrs	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004198:	3b01      	subs	r3, #1
 800419a:	061b      	lsls	r3, r3, #24
 800419c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80041a0:	4923      	ldr	r1, [pc, #140]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041a2:	4313      	orrs	r3, r2
 80041a4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80041a6:	4b22      	ldr	r3, [pc, #136]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041aa:	4a21      	ldr	r2, [pc, #132]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041ac:	f023 0301 	bic.w	r3, r3, #1
 80041b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80041b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041b6:	4b21      	ldr	r3, [pc, #132]	@ (800423c <HAL_RCC_OscConfig+0x778>)
 80041b8:	4013      	ands	r3, r2
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80041be:	00d2      	lsls	r2, r2, #3
 80041c0:	491b      	ldr	r1, [pc, #108]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041c2:	4313      	orrs	r3, r2
 80041c4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80041c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ca:	f023 020c 	bic.w	r2, r3, #12
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	4917      	ldr	r1, [pc, #92]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80041d8:	4b15      	ldr	r3, [pc, #84]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041dc:	f023 0202 	bic.w	r2, r3, #2
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e4:	4912      	ldr	r1, [pc, #72]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80041ea:	4b11      	ldr	r3, [pc, #68]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ee:	4a10      	ldr	r2, [pc, #64]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 80041fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004200:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004202:	4b0b      	ldr	r3, [pc, #44]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004206:	4a0a      	ldr	r2, [pc, #40]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004208:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800420c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800420e:	4b08      	ldr	r3, [pc, #32]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004212:	4a07      	ldr	r2, [pc, #28]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004214:	f043 0301 	orr.w	r3, r3, #1
 8004218:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800421a:	4b05      	ldr	r3, [pc, #20]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a04      	ldr	r2, [pc, #16]	@ (8004230 <HAL_RCC_OscConfig+0x76c>)
 8004220:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004226:	f7fd ff8d 	bl	8002144 <HAL_GetTick>
 800422a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800422c:	e011      	b.n	8004252 <HAL_RCC_OscConfig+0x78e>
 800422e:	bf00      	nop
 8004230:	58024400 	.word	0x58024400
 8004234:	58024800 	.word	0x58024800
 8004238:	fffffc0c 	.word	0xfffffc0c
 800423c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004240:	f7fd ff80 	bl	8002144 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e08a      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004252:	4b47      	ldr	r3, [pc, #284]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0f0      	beq.n	8004240 <HAL_RCC_OscConfig+0x77c>
 800425e:	e082      	b.n	8004366 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004260:	4b43      	ldr	r3, [pc, #268]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a42      	ldr	r2, [pc, #264]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004266:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800426a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426c:	f7fd ff6a 	bl	8002144 <HAL_GetTick>
 8004270:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004274:	f7fd ff66 	bl	8002144 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e070      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004286:	4b3a      	ldr	r3, [pc, #232]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1f0      	bne.n	8004274 <HAL_RCC_OscConfig+0x7b0>
 8004292:	e068      	b.n	8004366 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004294:	4b36      	ldr	r3, [pc, #216]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800429a:	4b35      	ldr	r3, [pc, #212]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 800429c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d031      	beq.n	800430c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	f003 0203 	and.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d12a      	bne.n	800430c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	091b      	lsrs	r3, r3, #4
 80042ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d122      	bne.n	800430c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d11a      	bne.n	800430c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	0a5b      	lsrs	r3, r3, #9
 80042da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d111      	bne.n	800430c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	0c1b      	lsrs	r3, r3, #16
 80042ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d108      	bne.n	800430c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	0e1b      	lsrs	r3, r3, #24
 80042fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004306:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004308:	429a      	cmp	r2, r3
 800430a:	d001      	beq.n	8004310 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e02b      	b.n	8004368 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004310:	4b17      	ldr	r3, [pc, #92]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004314:	08db      	lsrs	r3, r3, #3
 8004316:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800431a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	429a      	cmp	r2, r3
 8004324:	d01f      	beq.n	8004366 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004326:	4b12      	ldr	r3, [pc, #72]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432a:	4a11      	ldr	r2, [pc, #68]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 800432c:	f023 0301 	bic.w	r3, r3, #1
 8004330:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004332:	f7fd ff07 	bl	8002144 <HAL_GetTick>
 8004336:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004338:	bf00      	nop
 800433a:	f7fd ff03 	bl	8002144 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004342:	4293      	cmp	r3, r2
 8004344:	d0f9      	beq.n	800433a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004346:	4b0a      	ldr	r3, [pc, #40]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004348:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800434a:	4b0a      	ldr	r3, [pc, #40]	@ (8004374 <HAL_RCC_OscConfig+0x8b0>)
 800434c:	4013      	ands	r3, r2
 800434e:	687a      	ldr	r2, [r7, #4]
 8004350:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004352:	00d2      	lsls	r2, r2, #3
 8004354:	4906      	ldr	r1, [pc, #24]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004356:	4313      	orrs	r3, r2
 8004358:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800435a:	4b05      	ldr	r3, [pc, #20]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 800435c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435e:	4a04      	ldr	r2, [pc, #16]	@ (8004370 <HAL_RCC_OscConfig+0x8ac>)
 8004360:	f043 0301 	orr.w	r3, r3, #1
 8004364:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3730      	adds	r7, #48	@ 0x30
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	58024400 	.word	0x58024400
 8004374:	ffff0007 	.word	0xffff0007

08004378 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d101      	bne.n	800438c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e19c      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800438c:	4b8a      	ldr	r3, [pc, #552]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 030f 	and.w	r3, r3, #15
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	d910      	bls.n	80043bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800439a:	4b87      	ldr	r3, [pc, #540]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f023 020f 	bic.w	r2, r3, #15
 80043a2:	4985      	ldr	r1, [pc, #532]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043aa:	4b83      	ldr	r3, [pc, #524]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	683a      	ldr	r2, [r7, #0]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d001      	beq.n	80043bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e184      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0304 	and.w	r3, r3, #4
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d010      	beq.n	80043ea <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	4b7b      	ldr	r3, [pc, #492]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d908      	bls.n	80043ea <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80043d8:	4b78      	ldr	r3, [pc, #480]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	4975      	ldr	r1, [pc, #468]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0308 	and.w	r3, r3, #8
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d010      	beq.n	8004418 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	695a      	ldr	r2, [r3, #20]
 80043fa:	4b70      	ldr	r3, [pc, #448]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80043fc:	69db      	ldr	r3, [r3, #28]
 80043fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004402:	429a      	cmp	r2, r3
 8004404:	d908      	bls.n	8004418 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004406:	4b6d      	ldr	r3, [pc, #436]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	496a      	ldr	r1, [pc, #424]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004414:	4313      	orrs	r3, r2
 8004416:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0310 	and.w	r3, r3, #16
 8004420:	2b00      	cmp	r3, #0
 8004422:	d010      	beq.n	8004446 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699a      	ldr	r2, [r3, #24]
 8004428:	4b64      	ldr	r3, [pc, #400]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004430:	429a      	cmp	r2, r3
 8004432:	d908      	bls.n	8004446 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004434:	4b61      	ldr	r3, [pc, #388]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	495e      	ldr	r1, [pc, #376]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004442:	4313      	orrs	r3, r2
 8004444:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0320 	and.w	r3, r3, #32
 800444e:	2b00      	cmp	r3, #0
 8004450:	d010      	beq.n	8004474 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	69da      	ldr	r2, [r3, #28]
 8004456:	4b59      	ldr	r3, [pc, #356]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004458:	6a1b      	ldr	r3, [r3, #32]
 800445a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800445e:	429a      	cmp	r2, r3
 8004460:	d908      	bls.n	8004474 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004462:	4b56      	ldr	r3, [pc, #344]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69db      	ldr	r3, [r3, #28]
 800446e:	4953      	ldr	r1, [pc, #332]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004470:	4313      	orrs	r3, r2
 8004472:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b00      	cmp	r3, #0
 800447e:	d010      	beq.n	80044a2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	68da      	ldr	r2, [r3, #12]
 8004484:	4b4d      	ldr	r3, [pc, #308]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	f003 030f 	and.w	r3, r3, #15
 800448c:	429a      	cmp	r2, r3
 800448e:	d908      	bls.n	80044a2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004490:	4b4a      	ldr	r3, [pc, #296]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	f023 020f 	bic.w	r2, r3, #15
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	4947      	ldr	r1, [pc, #284]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d055      	beq.n	800455a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80044ae:	4b43      	ldr	r3, [pc, #268]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	4940      	ldr	r1, [pc, #256]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80044bc:	4313      	orrs	r3, r2
 80044be:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d107      	bne.n	80044d8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80044c8:	4b3c      	ldr	r3, [pc, #240]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d121      	bne.n	8004518 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e0f6      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d107      	bne.n	80044f0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80044e0:	4b36      	ldr	r3, [pc, #216]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d115      	bne.n	8004518 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0ea      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d107      	bne.n	8004508 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80044f8:	4b30      	ldr	r3, [pc, #192]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004500:	2b00      	cmp	r3, #0
 8004502:	d109      	bne.n	8004518 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e0de      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004508:	4b2c      	ldr	r3, [pc, #176]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0d6      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004518:	4b28      	ldr	r3, [pc, #160]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f023 0207 	bic.w	r2, r3, #7
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	4925      	ldr	r1, [pc, #148]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004526:	4313      	orrs	r3, r2
 8004528:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800452a:	f7fd fe0b 	bl	8002144 <HAL_GetTick>
 800452e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004530:	e00a      	b.n	8004548 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004532:	f7fd fe07 	bl	8002144 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004540:	4293      	cmp	r3, r2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e0be      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004548:	4b1c      	ldr	r3, [pc, #112]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 800454a:	691b      	ldr	r3, [r3, #16]
 800454c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	00db      	lsls	r3, r3, #3
 8004556:	429a      	cmp	r2, r3
 8004558:	d1eb      	bne.n	8004532 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d010      	beq.n	8004588 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	4b14      	ldr	r3, [pc, #80]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	f003 030f 	and.w	r3, r3, #15
 8004572:	429a      	cmp	r2, r3
 8004574:	d208      	bcs.n	8004588 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004576:	4b11      	ldr	r3, [pc, #68]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	f023 020f 	bic.w	r2, r3, #15
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	490e      	ldr	r1, [pc, #56]	@ (80045bc <HAL_RCC_ClockConfig+0x244>)
 8004584:	4313      	orrs	r3, r2
 8004586:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004588:	4b0b      	ldr	r3, [pc, #44]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 030f 	and.w	r3, r3, #15
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	429a      	cmp	r2, r3
 8004594:	d214      	bcs.n	80045c0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004596:	4b08      	ldr	r3, [pc, #32]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f023 020f 	bic.w	r2, r3, #15
 800459e:	4906      	ldr	r1, [pc, #24]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045a6:	4b04      	ldr	r3, [pc, #16]	@ (80045b8 <HAL_RCC_ClockConfig+0x240>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d005      	beq.n	80045c0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e086      	b.n	80046c6 <HAL_RCC_ClockConfig+0x34e>
 80045b8:	52002000 	.word	0x52002000
 80045bc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 0304 	and.w	r3, r3, #4
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d010      	beq.n	80045ee <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	691a      	ldr	r2, [r3, #16]
 80045d0:	4b3f      	ldr	r3, [pc, #252]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045d8:	429a      	cmp	r2, r3
 80045da:	d208      	bcs.n	80045ee <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80045dc:	4b3c      	ldr	r3, [pc, #240]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	4939      	ldr	r1, [pc, #228]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 80045ea:	4313      	orrs	r3, r2
 80045ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d010      	beq.n	800461c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	695a      	ldr	r2, [r3, #20]
 80045fe:	4b34      	ldr	r3, [pc, #208]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004606:	429a      	cmp	r2, r3
 8004608:	d208      	bcs.n	800461c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800460a:	4b31      	ldr	r3, [pc, #196]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 800460c:	69db      	ldr	r3, [r3, #28]
 800460e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	492e      	ldr	r1, [pc, #184]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 8004618:	4313      	orrs	r3, r2
 800461a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0310 	and.w	r3, r3, #16
 8004624:	2b00      	cmp	r3, #0
 8004626:	d010      	beq.n	800464a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699a      	ldr	r2, [r3, #24]
 800462c:	4b28      	ldr	r3, [pc, #160]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004634:	429a      	cmp	r2, r3
 8004636:	d208      	bcs.n	800464a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004638:	4b25      	ldr	r3, [pc, #148]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	699b      	ldr	r3, [r3, #24]
 8004644:	4922      	ldr	r1, [pc, #136]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 8004646:	4313      	orrs	r3, r2
 8004648:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b00      	cmp	r3, #0
 8004654:	d010      	beq.n	8004678 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	69da      	ldr	r2, [r3, #28]
 800465a:	4b1d      	ldr	r3, [pc, #116]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004662:	429a      	cmp	r2, r3
 8004664:	d208      	bcs.n	8004678 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004666:	4b1a      	ldr	r3, [pc, #104]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	69db      	ldr	r3, [r3, #28]
 8004672:	4917      	ldr	r1, [pc, #92]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 8004674:	4313      	orrs	r3, r2
 8004676:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004678:	f000 f834 	bl	80046e4 <HAL_RCC_GetSysClockFreq>
 800467c:	4602      	mov	r2, r0
 800467e:	4b14      	ldr	r3, [pc, #80]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	0a1b      	lsrs	r3, r3, #8
 8004684:	f003 030f 	and.w	r3, r3, #15
 8004688:	4912      	ldr	r1, [pc, #72]	@ (80046d4 <HAL_RCC_ClockConfig+0x35c>)
 800468a:	5ccb      	ldrb	r3, [r1, r3]
 800468c:	f003 031f 	and.w	r3, r3, #31
 8004690:	fa22 f303 	lsr.w	r3, r2, r3
 8004694:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004696:	4b0e      	ldr	r3, [pc, #56]	@ (80046d0 <HAL_RCC_ClockConfig+0x358>)
 8004698:	699b      	ldr	r3, [r3, #24]
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	4a0d      	ldr	r2, [pc, #52]	@ (80046d4 <HAL_RCC_ClockConfig+0x35c>)
 80046a0:	5cd3      	ldrb	r3, [r2, r3]
 80046a2:	f003 031f 	and.w	r3, r3, #31
 80046a6:	693a      	ldr	r2, [r7, #16]
 80046a8:	fa22 f303 	lsr.w	r3, r2, r3
 80046ac:	4a0a      	ldr	r2, [pc, #40]	@ (80046d8 <HAL_RCC_ClockConfig+0x360>)
 80046ae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80046b0:	4a0a      	ldr	r2, [pc, #40]	@ (80046dc <HAL_RCC_ClockConfig+0x364>)
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80046b6:	4b0a      	ldr	r3, [pc, #40]	@ (80046e0 <HAL_RCC_ClockConfig+0x368>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fd fcf8 	bl	80020b0 <HAL_InitTick>
 80046c0:	4603      	mov	r3, r0
 80046c2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80046c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3718      	adds	r7, #24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	58024400 	.word	0x58024400
 80046d4:	08009ca0 	.word	0x08009ca0
 80046d8:	24000020 	.word	0x24000020
 80046dc:	2400001c 	.word	0x2400001c
 80046e0:	24000024 	.word	0x24000024

080046e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b089      	sub	sp, #36	@ 0x24
 80046e8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046ea:	4bb3      	ldr	r3, [pc, #716]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80046f2:	2b18      	cmp	r3, #24
 80046f4:	f200 8155 	bhi.w	80049a2 <HAL_RCC_GetSysClockFreq+0x2be>
 80046f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004700 <HAL_RCC_GetSysClockFreq+0x1c>)
 80046fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046fe:	bf00      	nop
 8004700:	08004765 	.word	0x08004765
 8004704:	080049a3 	.word	0x080049a3
 8004708:	080049a3 	.word	0x080049a3
 800470c:	080049a3 	.word	0x080049a3
 8004710:	080049a3 	.word	0x080049a3
 8004714:	080049a3 	.word	0x080049a3
 8004718:	080049a3 	.word	0x080049a3
 800471c:	080049a3 	.word	0x080049a3
 8004720:	0800478b 	.word	0x0800478b
 8004724:	080049a3 	.word	0x080049a3
 8004728:	080049a3 	.word	0x080049a3
 800472c:	080049a3 	.word	0x080049a3
 8004730:	080049a3 	.word	0x080049a3
 8004734:	080049a3 	.word	0x080049a3
 8004738:	080049a3 	.word	0x080049a3
 800473c:	080049a3 	.word	0x080049a3
 8004740:	08004791 	.word	0x08004791
 8004744:	080049a3 	.word	0x080049a3
 8004748:	080049a3 	.word	0x080049a3
 800474c:	080049a3 	.word	0x080049a3
 8004750:	080049a3 	.word	0x080049a3
 8004754:	080049a3 	.word	0x080049a3
 8004758:	080049a3 	.word	0x080049a3
 800475c:	080049a3 	.word	0x080049a3
 8004760:	08004797 	.word	0x08004797
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004764:	4b94      	ldr	r3, [pc, #592]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0320 	and.w	r3, r3, #32
 800476c:	2b00      	cmp	r3, #0
 800476e:	d009      	beq.n	8004784 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004770:	4b91      	ldr	r3, [pc, #580]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	08db      	lsrs	r3, r3, #3
 8004776:	f003 0303 	and.w	r3, r3, #3
 800477a:	4a90      	ldr	r2, [pc, #576]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800477c:	fa22 f303 	lsr.w	r3, r2, r3
 8004780:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004782:	e111      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004784:	4b8d      	ldr	r3, [pc, #564]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004786:	61bb      	str	r3, [r7, #24]
      break;
 8004788:	e10e      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800478a:	4b8d      	ldr	r3, [pc, #564]	@ (80049c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800478c:	61bb      	str	r3, [r7, #24]
      break;
 800478e:	e10b      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004790:	4b8c      	ldr	r3, [pc, #560]	@ (80049c4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004792:	61bb      	str	r3, [r7, #24]
      break;
 8004794:	e108      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004796:	4b88      	ldr	r3, [pc, #544]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80047a0:	4b85      	ldr	r3, [pc, #532]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a4:	091b      	lsrs	r3, r3, #4
 80047a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047aa:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80047ac:	4b82      	ldr	r3, [pc, #520]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b0:	f003 0301 	and.w	r3, r3, #1
 80047b4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80047b6:	4b80      	ldr	r3, [pc, #512]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ba:	08db      	lsrs	r3, r3, #3
 80047bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	fb02 f303 	mul.w	r3, r2, r3
 80047c6:	ee07 3a90 	vmov	s15, r3
 80047ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ce:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 80e1 	beq.w	800499c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	2b02      	cmp	r3, #2
 80047de:	f000 8083 	beq.w	80048e8 <HAL_RCC_GetSysClockFreq+0x204>
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	f200 80a1 	bhi.w	800492c <HAL_RCC_GetSysClockFreq+0x248>
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d003      	beq.n	80047f8 <HAL_RCC_GetSysClockFreq+0x114>
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d056      	beq.n	80048a4 <HAL_RCC_GetSysClockFreq+0x1c0>
 80047f6:	e099      	b.n	800492c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047f8:	4b6f      	ldr	r3, [pc, #444]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0320 	and.w	r3, r3, #32
 8004800:	2b00      	cmp	r3, #0
 8004802:	d02d      	beq.n	8004860 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004804:	4b6c      	ldr	r3, [pc, #432]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	08db      	lsrs	r3, r3, #3
 800480a:	f003 0303 	and.w	r3, r3, #3
 800480e:	4a6b      	ldr	r2, [pc, #428]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004810:	fa22 f303 	lsr.w	r3, r2, r3
 8004814:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	ee07 3a90 	vmov	s15, r3
 800481c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	ee07 3a90 	vmov	s15, r3
 8004826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800482a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800482e:	4b62      	ldr	r3, [pc, #392]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004836:	ee07 3a90 	vmov	s15, r3
 800483a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800483e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004842:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80049c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800484a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800484e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004856:	ee67 7a27 	vmul.f32	s15, s14, s15
 800485a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800485e:	e087      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	ee07 3a90 	vmov	s15, r3
 8004866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800486a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80049cc <HAL_RCC_GetSysClockFreq+0x2e8>
 800486e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004872:	4b51      	ldr	r3, [pc, #324]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004876:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800487a:	ee07 3a90 	vmov	s15, r3
 800487e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004882:	ed97 6a02 	vldr	s12, [r7, #8]
 8004886:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80049c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 800488a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800488e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004892:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004896:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800489a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800489e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048a2:	e065      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	ee07 3a90 	vmov	s15, r3
 80048aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048ae:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80049d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80048b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048b6:	4b40      	ldr	r3, [pc, #256]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80048ca:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80049c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048e6:	e043      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	ee07 3a90 	vmov	s15, r3
 80048ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80049d4 <HAL_RCC_GetSysClockFreq+0x2f0>
 80048f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048fa:	4b2f      	ldr	r3, [pc, #188]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004902:	ee07 3a90 	vmov	s15, r3
 8004906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800490a:	ed97 6a02 	vldr	s12, [r7, #8]
 800490e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80049c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800491a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800491e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004926:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800492a:	e021      	b.n	8004970 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	ee07 3a90 	vmov	s15, r3
 8004932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004936:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80049d0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800493a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493e:	4b1e      	ldr	r3, [pc, #120]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004946:	ee07 3a90 	vmov	s15, r3
 800494a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004952:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80049c8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800495a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800495e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800496a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800496e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004970:	4b11      	ldr	r3, [pc, #68]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004974:	0a5b      	lsrs	r3, r3, #9
 8004976:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800497a:	3301      	adds	r3, #1
 800497c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	ee07 3a90 	vmov	s15, r3
 8004984:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004988:	edd7 6a07 	vldr	s13, [r7, #28]
 800498c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004990:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004994:	ee17 3a90 	vmov	r3, s15
 8004998:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800499a:	e005      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	61bb      	str	r3, [r7, #24]
      break;
 80049a0:	e002      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80049a2:	4b07      	ldr	r3, [pc, #28]	@ (80049c0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80049a4:	61bb      	str	r3, [r7, #24]
      break;
 80049a6:	bf00      	nop
  }

  return sysclockfreq;
 80049a8:	69bb      	ldr	r3, [r7, #24]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3724      	adds	r7, #36	@ 0x24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	58024400 	.word	0x58024400
 80049bc:	03d09000 	.word	0x03d09000
 80049c0:	003d0900 	.word	0x003d0900
 80049c4:	017d7840 	.word	0x017d7840
 80049c8:	46000000 	.word	0x46000000
 80049cc:	4c742400 	.word	0x4c742400
 80049d0:	4a742400 	.word	0x4a742400
 80049d4:	4bbebc20 	.word	0x4bbebc20

080049d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80049de:	f7ff fe81 	bl	80046e4 <HAL_RCC_GetSysClockFreq>
 80049e2:	4602      	mov	r2, r0
 80049e4:	4b10      	ldr	r3, [pc, #64]	@ (8004a28 <HAL_RCC_GetHCLKFreq+0x50>)
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	0a1b      	lsrs	r3, r3, #8
 80049ea:	f003 030f 	and.w	r3, r3, #15
 80049ee:	490f      	ldr	r1, [pc, #60]	@ (8004a2c <HAL_RCC_GetHCLKFreq+0x54>)
 80049f0:	5ccb      	ldrb	r3, [r1, r3]
 80049f2:	f003 031f 	and.w	r3, r3, #31
 80049f6:	fa22 f303 	lsr.w	r3, r2, r3
 80049fa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80049fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004a28 <HAL_RCC_GetHCLKFreq+0x50>)
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	f003 030f 	and.w	r3, r3, #15
 8004a04:	4a09      	ldr	r2, [pc, #36]	@ (8004a2c <HAL_RCC_GetHCLKFreq+0x54>)
 8004a06:	5cd3      	ldrb	r3, [r2, r3]
 8004a08:	f003 031f 	and.w	r3, r3, #31
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a12:	4a07      	ldr	r2, [pc, #28]	@ (8004a30 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a14:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004a16:	4a07      	ldr	r2, [pc, #28]	@ (8004a34 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004a1c:	4b04      	ldr	r3, [pc, #16]	@ (8004a30 <HAL_RCC_GetHCLKFreq+0x58>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3708      	adds	r7, #8
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	58024400 	.word	0x58024400
 8004a2c:	08009ca0 	.word	0x08009ca0
 8004a30:	24000020 	.word	0x24000020
 8004a34:	2400001c 	.word	0x2400001c

08004a38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004a3c:	f7ff ffcc 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 8004a40:	4602      	mov	r2, r0
 8004a42:	4b06      	ldr	r3, [pc, #24]	@ (8004a5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	091b      	lsrs	r3, r3, #4
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	4904      	ldr	r1, [pc, #16]	@ (8004a60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004a4e:	5ccb      	ldrb	r3, [r1, r3]
 8004a50:	f003 031f 	and.w	r3, r3, #31
 8004a54:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	58024400 	.word	0x58024400
 8004a60:	08009ca0 	.word	0x08009ca0

08004a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004a68:	f7ff ffb6 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	4b06      	ldr	r3, [pc, #24]	@ (8004a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a70:	69db      	ldr	r3, [r3, #28]
 8004a72:	0a1b      	lsrs	r3, r3, #8
 8004a74:	f003 0307 	and.w	r3, r3, #7
 8004a78:	4904      	ldr	r1, [pc, #16]	@ (8004a8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a7a:	5ccb      	ldrb	r3, [r1, r3]
 8004a7c:	f003 031f 	and.w	r3, r3, #31
 8004a80:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	58024400 	.word	0x58024400
 8004a8c:	08009ca0 	.word	0x08009ca0

08004a90 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a94:	b0ca      	sub	sp, #296	@ 0x128
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004ab4:	2500      	movs	r5, #0
 8004ab6:	ea54 0305 	orrs.w	r3, r4, r5
 8004aba:	d049      	beq.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ac2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ac6:	d02f      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004ac8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004acc:	d828      	bhi.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004ace:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ad2:	d01a      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004ad4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ad8:	d822      	bhi.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004ade:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ae2:	d007      	beq.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004ae4:	e01c      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ae6:	4bb8      	ldr	r3, [pc, #736]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aea:	4ab7      	ldr	r2, [pc, #732]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004aec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004af0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004af2:	e01a      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af8:	3308      	adds	r3, #8
 8004afa:	2102      	movs	r1, #2
 8004afc:	4618      	mov	r0, r3
 8004afe:	f001 fc8f 	bl	8006420 <RCCEx_PLL2_Config>
 8004b02:	4603      	mov	r3, r0
 8004b04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b08:	e00f      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b0e:	3328      	adds	r3, #40	@ 0x28
 8004b10:	2102      	movs	r1, #2
 8004b12:	4618      	mov	r0, r3
 8004b14:	f001 fd36 	bl	8006584 <RCCEx_PLL3_Config>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b1e:	e004      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b26:	e000      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10a      	bne.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004b32:	4ba5      	ldr	r3, [pc, #660]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b36:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b40:	4aa1      	ldr	r2, [pc, #644]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b42:	430b      	orrs	r3, r1
 8004b44:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b46:	e003      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b58:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004b5c:	f04f 0900 	mov.w	r9, #0
 8004b60:	ea58 0309 	orrs.w	r3, r8, r9
 8004b64:	d047      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b6c:	2b04      	cmp	r3, #4
 8004b6e:	d82a      	bhi.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004b70:	a201      	add	r2, pc, #4	@ (adr r2, 8004b78 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b76:	bf00      	nop
 8004b78:	08004b8d 	.word	0x08004b8d
 8004b7c:	08004b9b 	.word	0x08004b9b
 8004b80:	08004bb1 	.word	0x08004bb1
 8004b84:	08004bcf 	.word	0x08004bcf
 8004b88:	08004bcf 	.word	0x08004bcf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b8c:	4b8e      	ldr	r3, [pc, #568]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b90:	4a8d      	ldr	r2, [pc, #564]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b98:	e01a      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9e:	3308      	adds	r3, #8
 8004ba0:	2100      	movs	r1, #0
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f001 fc3c 	bl	8006420 <RCCEx_PLL2_Config>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bae:	e00f      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb4:	3328      	adds	r3, #40	@ 0x28
 8004bb6:	2100      	movs	r1, #0
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f001 fce3 	bl	8006584 <RCCEx_PLL3_Config>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bc4:	e004      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bcc:	e000      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004bce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d10a      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bd8:	4b7b      	ldr	r3, [pc, #492]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bdc:	f023 0107 	bic.w	r1, r3, #7
 8004be0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004be6:	4a78      	ldr	r2, [pc, #480]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004be8:	430b      	orrs	r3, r1
 8004bea:	6513      	str	r3, [r2, #80]	@ 0x50
 8004bec:	e003      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfe:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004c02:	f04f 0b00 	mov.w	fp, #0
 8004c06:	ea5a 030b 	orrs.w	r3, sl, fp
 8004c0a:	d04c      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c16:	d030      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004c18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c1c:	d829      	bhi.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c20:	d02d      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004c22:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c24:	d825      	bhi.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c26:	2b80      	cmp	r3, #128	@ 0x80
 8004c28:	d018      	beq.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004c2a:	2b80      	cmp	r3, #128	@ 0x80
 8004c2c:	d821      	bhi.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d002      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004c32:	2b40      	cmp	r3, #64	@ 0x40
 8004c34:	d007      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004c36:	e01c      	b.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c38:	4b63      	ldr	r3, [pc, #396]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3c:	4a62      	ldr	r2, [pc, #392]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c44:	e01c      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4a:	3308      	adds	r3, #8
 8004c4c:	2100      	movs	r1, #0
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f001 fbe6 	bl	8006420 <RCCEx_PLL2_Config>
 8004c54:	4603      	mov	r3, r0
 8004c56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c5a:	e011      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c60:	3328      	adds	r3, #40	@ 0x28
 8004c62:	2100      	movs	r1, #0
 8004c64:	4618      	mov	r0, r3
 8004c66:	f001 fc8d 	bl	8006584 <RCCEx_PLL3_Config>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004c70:	e006      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c78:	e002      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004c7a:	bf00      	nop
 8004c7c:	e000      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004c7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10a      	bne.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004c88:	4b4f      	ldr	r3, [pc, #316]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c8c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c96:	4a4c      	ldr	r2, [pc, #304]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004c98:	430b      	orrs	r3, r1
 8004c9a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c9c:	e003      	b.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cae:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004cb2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004cbc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004cc0:	460b      	mov	r3, r1
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	d053      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004cce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cd2:	d035      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004cd4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cd8:	d82e      	bhi.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004cda:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004cde:	d031      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004ce0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004ce4:	d828      	bhi.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004ce6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cea:	d01a      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004cec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cf0:	d822      	bhi.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d003      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004cf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cfa:	d007      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004cfc:	e01c      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cfe:	4b32      	ldr	r3, [pc, #200]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d02:	4a31      	ldr	r2, [pc, #196]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d0a:	e01c      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d10:	3308      	adds	r3, #8
 8004d12:	2100      	movs	r1, #0
 8004d14:	4618      	mov	r0, r3
 8004d16:	f001 fb83 	bl	8006420 <RCCEx_PLL2_Config>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d20:	e011      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d26:	3328      	adds	r3, #40	@ 0x28
 8004d28:	2100      	movs	r1, #0
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f001 fc2a 	bl	8006584 <RCCEx_PLL3_Config>
 8004d30:	4603      	mov	r3, r0
 8004d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d36:	e006      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d3e:	e002      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004d40:	bf00      	nop
 8004d42:	e000      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004d44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10b      	bne.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d52:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004d5e:	4a1a      	ldr	r2, [pc, #104]	@ (8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004d60:	430b      	orrs	r3, r1
 8004d62:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d64:	e003      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d76:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004d7a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004d84:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	d056      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d92:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004d96:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d9a:	d038      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004d9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004da0:	d831      	bhi.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004da2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004da6:	d034      	beq.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004da8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004dac:	d82b      	bhi.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004dae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004db2:	d01d      	beq.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004db4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004db8:	d825      	bhi.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d006      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004dbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dc2:	d00a      	beq.n	8004dda <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004dc4:	e01f      	b.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004dc6:	bf00      	nop
 8004dc8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dcc:	4ba2      	ldr	r3, [pc, #648]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd0:	4aa1      	ldr	r2, [pc, #644]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004dd8:	e01c      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dde:	3308      	adds	r3, #8
 8004de0:	2100      	movs	r1, #0
 8004de2:	4618      	mov	r0, r3
 8004de4:	f001 fb1c 	bl	8006420 <RCCEx_PLL2_Config>
 8004de8:	4603      	mov	r3, r0
 8004dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004dee:	e011      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df4:	3328      	adds	r3, #40	@ 0x28
 8004df6:	2100      	movs	r1, #0
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f001 fbc3 	bl	8006584 <RCCEx_PLL3_Config>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004e04:	e006      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e0c:	e002      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e0e:	bf00      	nop
 8004e10:	e000      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004e12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d10b      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004e1c:	4b8e      	ldr	r3, [pc, #568]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e20:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e28:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004e2c:	4a8a      	ldr	r2, [pc, #552]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e2e:	430b      	orrs	r3, r1
 8004e30:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e32:	e003      	b.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e44:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004e48:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004e52:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004e56:	460b      	mov	r3, r1
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	d03a      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004e5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e62:	2b30      	cmp	r3, #48	@ 0x30
 8004e64:	d01f      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004e66:	2b30      	cmp	r3, #48	@ 0x30
 8004e68:	d819      	bhi.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004e6a:	2b20      	cmp	r3, #32
 8004e6c:	d00c      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004e6e:	2b20      	cmp	r3, #32
 8004e70:	d815      	bhi.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d019      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004e76:	2b10      	cmp	r3, #16
 8004e78:	d111      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e7a:	4b77      	ldr	r3, [pc, #476]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e7e:	4a76      	ldr	r2, [pc, #472]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e86:	e011      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	2102      	movs	r1, #2
 8004e90:	4618      	mov	r0, r3
 8004e92:	f001 fac5 	bl	8006420 <RCCEx_PLL2_Config>
 8004e96:	4603      	mov	r3, r0
 8004e98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004e9c:	e006      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ea4:	e002      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004ea6:	bf00      	nop
 8004ea8:	e000      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004eaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10a      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004eb4:	4b68      	ldr	r3, [pc, #416]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec2:	4a65      	ldr	r2, [pc, #404]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ec4:	430b      	orrs	r3, r1
 8004ec6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ec8:	e003      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ece:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004ed2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eda:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004ede:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004ee8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004eec:	460b      	mov	r3, r1
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	d051      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ef8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004efc:	d035      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004efe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f02:	d82e      	bhi.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f08:	d031      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004f0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f0e:	d828      	bhi.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f14:	d01a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004f16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f1a:	d822      	bhi.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004f20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f24:	d007      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004f26:	e01c      	b.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f28:	4b4b      	ldr	r3, [pc, #300]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2c:	4a4a      	ldr	r2, [pc, #296]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f34:	e01c      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3a:	3308      	adds	r3, #8
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f001 fa6e 	bl	8006420 <RCCEx_PLL2_Config>
 8004f44:	4603      	mov	r3, r0
 8004f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f4a:	e011      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f50:	3328      	adds	r3, #40	@ 0x28
 8004f52:	2100      	movs	r1, #0
 8004f54:	4618      	mov	r0, r3
 8004f56:	f001 fb15 	bl	8006584 <RCCEx_PLL3_Config>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f60:	e006      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f68:	e002      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004f6a:	bf00      	nop
 8004f6c:	e000      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004f6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10a      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004f78:	4b37      	ldr	r3, [pc, #220]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f7c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f86:	4a34      	ldr	r2, [pc, #208]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004f88:	430b      	orrs	r3, r1
 8004f8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f8c:	e003      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004fa2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004fac:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	d056      	beq.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fc0:	d033      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004fc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fc6:	d82c      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004fc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fcc:	d02f      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004fce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fd2:	d826      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004fd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004fd8:	d02b      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004fda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004fde:	d820      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004fe0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fe4:	d012      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004fe6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fea:	d81a      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d022      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff4:	d115      	bne.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ffa:	3308      	adds	r3, #8
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	4618      	mov	r0, r3
 8005000:	f001 fa0e 	bl	8006420 <RCCEx_PLL2_Config>
 8005004:	4603      	mov	r3, r0
 8005006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800500a:	e015      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800500c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005010:	3328      	adds	r3, #40	@ 0x28
 8005012:	2101      	movs	r1, #1
 8005014:	4618      	mov	r0, r3
 8005016:	f001 fab5 	bl	8006584 <RCCEx_PLL3_Config>
 800501a:	4603      	mov	r3, r0
 800501c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005020:	e00a      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005028:	e006      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800502a:	bf00      	nop
 800502c:	e004      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800502e:	bf00      	nop
 8005030:	e002      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005032:	bf00      	nop
 8005034:	e000      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8005036:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005038:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10d      	bne.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005040:	4b05      	ldr	r3, [pc, #20]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005044:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005048:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800504e:	4a02      	ldr	r2, [pc, #8]	@ (8005058 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005050:	430b      	orrs	r3, r1
 8005052:	6513      	str	r3, [r2, #80]	@ 0x50
 8005054:	e006      	b.n	8005064 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005056:	bf00      	nop
 8005058:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800505c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005060:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005064:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800506c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005070:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005074:	2300      	movs	r3, #0
 8005076:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800507a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800507e:	460b      	mov	r3, r1
 8005080:	4313      	orrs	r3, r2
 8005082:	d055      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005088:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800508c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005090:	d033      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8005092:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005096:	d82c      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800509c:	d02f      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800509e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050a2:	d826      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80050a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050a8:	d02b      	beq.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80050aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050ae:	d820      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80050b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050b4:	d012      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80050b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050ba:	d81a      	bhi.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d022      	beq.n	8005106 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80050c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050c4:	d115      	bne.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ca:	3308      	adds	r3, #8
 80050cc:	2101      	movs	r1, #1
 80050ce:	4618      	mov	r0, r3
 80050d0:	f001 f9a6 	bl	8006420 <RCCEx_PLL2_Config>
 80050d4:	4603      	mov	r3, r0
 80050d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80050da:	e015      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80050dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e0:	3328      	adds	r3, #40	@ 0x28
 80050e2:	2101      	movs	r1, #1
 80050e4:	4618      	mov	r0, r3
 80050e6:	f001 fa4d 	bl	8006584 <RCCEx_PLL3_Config>
 80050ea:	4603      	mov	r3, r0
 80050ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80050f0:	e00a      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050f8:	e006      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80050fa:	bf00      	nop
 80050fc:	e004      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80050fe:	bf00      	nop
 8005100:	e002      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005102:	bf00      	nop
 8005104:	e000      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005106:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005108:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10b      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005110:	4ba3      	ldr	r3, [pc, #652]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005114:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005120:	4a9f      	ldr	r2, [pc, #636]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005122:	430b      	orrs	r3, r1
 8005124:	6593      	str	r3, [r2, #88]	@ 0x58
 8005126:	e003      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005128:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800512c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005138:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800513c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005140:	2300      	movs	r3, #0
 8005142:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005146:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800514a:	460b      	mov	r3, r1
 800514c:	4313      	orrs	r3, r2
 800514e:	d037      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005156:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800515a:	d00e      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800515c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005160:	d816      	bhi.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d018      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005166:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800516a:	d111      	bne.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800516c:	4b8c      	ldr	r3, [pc, #560]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800516e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005170:	4a8b      	ldr	r2, [pc, #556]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005176:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005178:	e00f      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800517a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800517e:	3308      	adds	r3, #8
 8005180:	2101      	movs	r1, #1
 8005182:	4618      	mov	r0, r3
 8005184:	f001 f94c 	bl	8006420 <RCCEx_PLL2_Config>
 8005188:	4603      	mov	r3, r0
 800518a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800518e:	e004      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005196:	e000      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800519a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10a      	bne.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80051a2:	4b7f      	ldr	r3, [pc, #508]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051a6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80051aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051b0:	4a7b      	ldr	r2, [pc, #492]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051b2:	430b      	orrs	r3, r1
 80051b4:	6513      	str	r3, [r2, #80]	@ 0x50
 80051b6:	e003      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80051c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80051cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80051d0:	2300      	movs	r3, #0
 80051d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80051d6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80051da:	460b      	mov	r3, r1
 80051dc:	4313      	orrs	r3, r2
 80051de:	d039      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80051e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051e6:	2b03      	cmp	r3, #3
 80051e8:	d81c      	bhi.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80051ea:	a201      	add	r2, pc, #4	@ (adr r2, 80051f0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80051ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f0:	0800522d 	.word	0x0800522d
 80051f4:	08005201 	.word	0x08005201
 80051f8:	0800520f 	.word	0x0800520f
 80051fc:	0800522d 	.word	0x0800522d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005200:	4b67      	ldr	r3, [pc, #412]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005204:	4a66      	ldr	r2, [pc, #408]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005206:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800520a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800520c:	e00f      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800520e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005212:	3308      	adds	r3, #8
 8005214:	2102      	movs	r1, #2
 8005216:	4618      	mov	r0, r3
 8005218:	f001 f902 	bl	8006420 <RCCEx_PLL2_Config>
 800521c:	4603      	mov	r3, r0
 800521e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005222:	e004      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800522a:	e000      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800522c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800522e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10a      	bne.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005236:	4b5a      	ldr	r3, [pc, #360]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800523a:	f023 0103 	bic.w	r1, r3, #3
 800523e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005244:	4a56      	ldr	r2, [pc, #344]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005246:	430b      	orrs	r3, r1
 8005248:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800524a:	e003      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800524c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005250:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005260:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005264:	2300      	movs	r3, #0
 8005266:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800526a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800526e:	460b      	mov	r3, r1
 8005270:	4313      	orrs	r3, r2
 8005272:	f000 809f 	beq.w	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005276:	4b4b      	ldr	r3, [pc, #300]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a4a      	ldr	r2, [pc, #296]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800527c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005280:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005282:	f7fc ff5f 	bl	8002144 <HAL_GetTick>
 8005286:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800528a:	e00b      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800528c:	f7fc ff5a 	bl	8002144 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b64      	cmp	r3, #100	@ 0x64
 800529a:	d903      	bls.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052a2:	e005      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052a4:	4b3f      	ldr	r3, [pc, #252]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0ed      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80052b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d179      	bne.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80052b8:	4b39      	ldr	r3, [pc, #228]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80052bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80052c4:	4053      	eors	r3, r2
 80052c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d015      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052ce:	4b34      	ldr	r3, [pc, #208]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052da:	4b31      	ldr	r3, [pc, #196]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052de:	4a30      	ldr	r2, [pc, #192]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052e4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052e6:	4b2e      	ldr	r3, [pc, #184]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ea:	4a2d      	ldr	r2, [pc, #180]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052f0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80052f2:	4a2b      	ldr	r2, [pc, #172]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80052f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80052f8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80052fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005306:	d118      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005308:	f7fc ff1c 	bl	8002144 <HAL_GetTick>
 800530c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005310:	e00d      	b.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005312:	f7fc ff17 	bl	8002144 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800531c:	1ad2      	subs	r2, r2, r3
 800531e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005322:	429a      	cmp	r2, r3
 8005324:	d903      	bls.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800532c:	e005      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800532e:	4b1c      	ldr	r3, [pc, #112]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0eb      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800533a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800533e:	2b00      	cmp	r3, #0
 8005340:	d129      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005346:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800534a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800534e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005352:	d10e      	bne.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005354:	4b12      	ldr	r3, [pc, #72]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800535c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005360:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005364:	091a      	lsrs	r2, r3, #4
 8005366:	4b10      	ldr	r3, [pc, #64]	@ (80053a8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005368:	4013      	ands	r3, r2
 800536a:	4a0d      	ldr	r2, [pc, #52]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800536c:	430b      	orrs	r3, r1
 800536e:	6113      	str	r3, [r2, #16]
 8005370:	e005      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005372:	4b0b      	ldr	r3, [pc, #44]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	4a0a      	ldr	r2, [pc, #40]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005378:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800537c:	6113      	str	r3, [r2, #16]
 800537e:	4b08      	ldr	r3, [pc, #32]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005380:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005386:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800538a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800538e:	4a04      	ldr	r2, [pc, #16]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005390:	430b      	orrs	r3, r1
 8005392:	6713      	str	r3, [r2, #112]	@ 0x70
 8005394:	e00e      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005396:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800539a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800539e:	e009      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80053a0:	58024400 	.word	0x58024400
 80053a4:	58024800 	.word	0x58024800
 80053a8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80053b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053bc:	f002 0301 	and.w	r3, r2, #1
 80053c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053c4:	2300      	movs	r3, #0
 80053c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80053ca:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053ce:	460b      	mov	r3, r1
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f000 8089 	beq.w	80054e8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80053d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80053dc:	2b28      	cmp	r3, #40	@ 0x28
 80053de:	d86b      	bhi.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80053e0:	a201      	add	r2, pc, #4	@ (adr r2, 80053e8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80053e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e6:	bf00      	nop
 80053e8:	080054c1 	.word	0x080054c1
 80053ec:	080054b9 	.word	0x080054b9
 80053f0:	080054b9 	.word	0x080054b9
 80053f4:	080054b9 	.word	0x080054b9
 80053f8:	080054b9 	.word	0x080054b9
 80053fc:	080054b9 	.word	0x080054b9
 8005400:	080054b9 	.word	0x080054b9
 8005404:	080054b9 	.word	0x080054b9
 8005408:	0800548d 	.word	0x0800548d
 800540c:	080054b9 	.word	0x080054b9
 8005410:	080054b9 	.word	0x080054b9
 8005414:	080054b9 	.word	0x080054b9
 8005418:	080054b9 	.word	0x080054b9
 800541c:	080054b9 	.word	0x080054b9
 8005420:	080054b9 	.word	0x080054b9
 8005424:	080054b9 	.word	0x080054b9
 8005428:	080054a3 	.word	0x080054a3
 800542c:	080054b9 	.word	0x080054b9
 8005430:	080054b9 	.word	0x080054b9
 8005434:	080054b9 	.word	0x080054b9
 8005438:	080054b9 	.word	0x080054b9
 800543c:	080054b9 	.word	0x080054b9
 8005440:	080054b9 	.word	0x080054b9
 8005444:	080054b9 	.word	0x080054b9
 8005448:	080054c1 	.word	0x080054c1
 800544c:	080054b9 	.word	0x080054b9
 8005450:	080054b9 	.word	0x080054b9
 8005454:	080054b9 	.word	0x080054b9
 8005458:	080054b9 	.word	0x080054b9
 800545c:	080054b9 	.word	0x080054b9
 8005460:	080054b9 	.word	0x080054b9
 8005464:	080054b9 	.word	0x080054b9
 8005468:	080054c1 	.word	0x080054c1
 800546c:	080054b9 	.word	0x080054b9
 8005470:	080054b9 	.word	0x080054b9
 8005474:	080054b9 	.word	0x080054b9
 8005478:	080054b9 	.word	0x080054b9
 800547c:	080054b9 	.word	0x080054b9
 8005480:	080054b9 	.word	0x080054b9
 8005484:	080054b9 	.word	0x080054b9
 8005488:	080054c1 	.word	0x080054c1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800548c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005490:	3308      	adds	r3, #8
 8005492:	2101      	movs	r1, #1
 8005494:	4618      	mov	r0, r3
 8005496:	f000 ffc3 	bl	8006420 <RCCEx_PLL2_Config>
 800549a:	4603      	mov	r3, r0
 800549c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80054a0:	e00f      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a6:	3328      	adds	r3, #40	@ 0x28
 80054a8:	2101      	movs	r1, #1
 80054aa:	4618      	mov	r0, r3
 80054ac:	f001 f86a 	bl	8006584 <RCCEx_PLL3_Config>
 80054b0:	4603      	mov	r3, r0
 80054b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80054b6:	e004      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054be:	e000      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80054c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10a      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80054ca:	4bbf      	ldr	r3, [pc, #764]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80054d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054d8:	4abb      	ldr	r2, [pc, #748]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054da:	430b      	orrs	r3, r1
 80054dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80054de:	e003      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	f002 0302 	and.w	r3, r2, #2
 80054f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054f8:	2300      	movs	r3, #0
 80054fa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80054fe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005502:	460b      	mov	r3, r1
 8005504:	4313      	orrs	r3, r2
 8005506:	d041      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800550c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800550e:	2b05      	cmp	r3, #5
 8005510:	d824      	bhi.n	800555c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005512:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005518:	08005565 	.word	0x08005565
 800551c:	08005531 	.word	0x08005531
 8005520:	08005547 	.word	0x08005547
 8005524:	08005565 	.word	0x08005565
 8005528:	08005565 	.word	0x08005565
 800552c:	08005565 	.word	0x08005565
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005534:	3308      	adds	r3, #8
 8005536:	2101      	movs	r1, #1
 8005538:	4618      	mov	r0, r3
 800553a:	f000 ff71 	bl	8006420 <RCCEx_PLL2_Config>
 800553e:	4603      	mov	r3, r0
 8005540:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005544:	e00f      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554a:	3328      	adds	r3, #40	@ 0x28
 800554c:	2101      	movs	r1, #1
 800554e:	4618      	mov	r0, r3
 8005550:	f001 f818 	bl	8006584 <RCCEx_PLL3_Config>
 8005554:	4603      	mov	r3, r0
 8005556:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800555a:	e004      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005562:	e000      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10a      	bne.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800556e:	4b96      	ldr	r3, [pc, #600]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005572:	f023 0107 	bic.w	r1, r3, #7
 8005576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800557a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800557c:	4a92      	ldr	r2, [pc, #584]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800557e:	430b      	orrs	r3, r1
 8005580:	6553      	str	r3, [r2, #84]	@ 0x54
 8005582:	e003      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005588:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800558c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005594:	f002 0304 	and.w	r3, r2, #4
 8005598:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800559c:	2300      	movs	r3, #0
 800559e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055a2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4313      	orrs	r3, r2
 80055aa:	d044      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80055ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055b4:	2b05      	cmp	r3, #5
 80055b6:	d825      	bhi.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80055b8:	a201      	add	r2, pc, #4	@ (adr r2, 80055c0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80055ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055be:	bf00      	nop
 80055c0:	0800560d 	.word	0x0800560d
 80055c4:	080055d9 	.word	0x080055d9
 80055c8:	080055ef 	.word	0x080055ef
 80055cc:	0800560d 	.word	0x0800560d
 80055d0:	0800560d 	.word	0x0800560d
 80055d4:	0800560d 	.word	0x0800560d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055dc:	3308      	adds	r3, #8
 80055de:	2101      	movs	r1, #1
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 ff1d 	bl	8006420 <RCCEx_PLL2_Config>
 80055e6:	4603      	mov	r3, r0
 80055e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80055ec:	e00f      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055f2:	3328      	adds	r3, #40	@ 0x28
 80055f4:	2101      	movs	r1, #1
 80055f6:	4618      	mov	r0, r3
 80055f8:	f000 ffc4 	bl	8006584 <RCCEx_PLL3_Config>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005602:	e004      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800560a:	e000      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800560c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800560e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10b      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005616:	4b6c      	ldr	r3, [pc, #432]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800561a:	f023 0107 	bic.w	r1, r3, #7
 800561e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005622:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005626:	4a68      	ldr	r2, [pc, #416]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005628:	430b      	orrs	r3, r1
 800562a:	6593      	str	r3, [r2, #88]	@ 0x58
 800562c:	e003      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800562e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005632:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800563a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563e:	f002 0320 	and.w	r3, r2, #32
 8005642:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005646:	2300      	movs	r3, #0
 8005648:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800564c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005650:	460b      	mov	r3, r1
 8005652:	4313      	orrs	r3, r2
 8005654:	d055      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005656:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800565e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005662:	d033      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005664:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005668:	d82c      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800566a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800566e:	d02f      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005674:	d826      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005676:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800567a:	d02b      	beq.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800567c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005680:	d820      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005682:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005686:	d012      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005688:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800568c:	d81a      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800568e:	2b00      	cmp	r3, #0
 8005690:	d022      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005692:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005696:	d115      	bne.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800569c:	3308      	adds	r3, #8
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 febd 	bl	8006420 <RCCEx_PLL2_Config>
 80056a6:	4603      	mov	r3, r0
 80056a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80056ac:	e015      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b2:	3328      	adds	r3, #40	@ 0x28
 80056b4:	2102      	movs	r1, #2
 80056b6:	4618      	mov	r0, r3
 80056b8:	f000 ff64 	bl	8006584 <RCCEx_PLL3_Config>
 80056bc:	4603      	mov	r3, r0
 80056be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80056c2:	e00a      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80056ca:	e006      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056cc:	bf00      	nop
 80056ce:	e004      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056d0:	bf00      	nop
 80056d2:	e002      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056d4:	bf00      	nop
 80056d6:	e000      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80056d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10b      	bne.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056e2:	4b39      	ldr	r3, [pc, #228]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80056ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056f2:	4a35      	ldr	r2, [pc, #212]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80056f4:	430b      	orrs	r3, r1
 80056f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80056f8:	e003      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800570e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005712:	2300      	movs	r3, #0
 8005714:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005718:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800571c:	460b      	mov	r3, r1
 800571e:	4313      	orrs	r3, r2
 8005720:	d058      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005726:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800572a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800572e:	d033      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005730:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005734:	d82c      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800573a:	d02f      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800573c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005740:	d826      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005742:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005746:	d02b      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005748:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800574c:	d820      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800574e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005752:	d012      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005754:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005758:	d81a      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d022      	beq.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800575e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005762:	d115      	bne.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005768:	3308      	adds	r3, #8
 800576a:	2100      	movs	r1, #0
 800576c:	4618      	mov	r0, r3
 800576e:	f000 fe57 	bl	8006420 <RCCEx_PLL2_Config>
 8005772:	4603      	mov	r3, r0
 8005774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005778:	e015      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800577a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577e:	3328      	adds	r3, #40	@ 0x28
 8005780:	2102      	movs	r1, #2
 8005782:	4618      	mov	r0, r3
 8005784:	f000 fefe 	bl	8006584 <RCCEx_PLL3_Config>
 8005788:	4603      	mov	r3, r0
 800578a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800578e:	e00a      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005796:	e006      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005798:	bf00      	nop
 800579a:	e004      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800579c:	bf00      	nop
 800579e:	e002      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80057a0:	bf00      	nop
 80057a2:	e000      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80057a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10e      	bne.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057ae:	4b06      	ldr	r3, [pc, #24]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80057b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057be:	4a02      	ldr	r2, [pc, #8]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80057c0:	430b      	orrs	r3, r1
 80057c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80057c4:	e006      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80057c6:	bf00      	nop
 80057c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80057d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80057e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057e4:	2300      	movs	r3, #0
 80057e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057ea:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80057ee:	460b      	mov	r3, r1
 80057f0:	4313      	orrs	r3, r2
 80057f2:	d055      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80057f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80057fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005800:	d033      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005802:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005806:	d82c      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800580c:	d02f      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800580e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005812:	d826      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005814:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005818:	d02b      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800581a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800581e:	d820      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005820:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005824:	d012      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005826:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800582a:	d81a      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800582c:	2b00      	cmp	r3, #0
 800582e:	d022      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005830:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005834:	d115      	bne.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800583a:	3308      	adds	r3, #8
 800583c:	2100      	movs	r1, #0
 800583e:	4618      	mov	r0, r3
 8005840:	f000 fdee 	bl	8006420 <RCCEx_PLL2_Config>
 8005844:	4603      	mov	r3, r0
 8005846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800584a:	e015      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800584c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005850:	3328      	adds	r3, #40	@ 0x28
 8005852:	2102      	movs	r1, #2
 8005854:	4618      	mov	r0, r3
 8005856:	f000 fe95 	bl	8006584 <RCCEx_PLL3_Config>
 800585a:	4603      	mov	r3, r0
 800585c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005860:	e00a      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005868:	e006      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800586a:	bf00      	nop
 800586c:	e004      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800586e:	bf00      	nop
 8005870:	e002      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005872:	bf00      	nop
 8005874:	e000      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005876:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005878:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10b      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005880:	4ba1      	ldr	r3, [pc, #644]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005884:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800588c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005890:	4a9d      	ldr	r2, [pc, #628]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005892:	430b      	orrs	r3, r1
 8005894:	6593      	str	r3, [r2, #88]	@ 0x58
 8005896:	e003      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800589c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80058a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a8:	f002 0308 	and.w	r3, r2, #8
 80058ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058b0:	2300      	movs	r3, #0
 80058b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80058b6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80058ba:	460b      	mov	r3, r1
 80058bc:	4313      	orrs	r3, r2
 80058be:	d01e      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80058c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058cc:	d10c      	bne.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d2:	3328      	adds	r3, #40	@ 0x28
 80058d4:	2102      	movs	r1, #2
 80058d6:	4618      	mov	r0, r3
 80058d8:	f000 fe54 	bl	8006584 <RCCEx_PLL3_Config>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d002      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80058e8:	4b87      	ldr	r3, [pc, #540]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058f8:	4a83      	ldr	r2, [pc, #524]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058fa:	430b      	orrs	r3, r1
 80058fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80058fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	f002 0310 	and.w	r3, r2, #16
 800590a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800590e:	2300      	movs	r3, #0
 8005910:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005914:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005918:	460b      	mov	r3, r1
 800591a:	4313      	orrs	r3, r2
 800591c:	d01e      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800591e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005922:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800592a:	d10c      	bne.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800592c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005930:	3328      	adds	r3, #40	@ 0x28
 8005932:	2102      	movs	r1, #2
 8005934:	4618      	mov	r0, r3
 8005936:	f000 fe25 	bl	8006584 <RCCEx_PLL3_Config>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005946:	4b70      	ldr	r3, [pc, #448]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800594e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005952:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005956:	4a6c      	ldr	r2, [pc, #432]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005958:	430b      	orrs	r3, r1
 800595a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800595c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005964:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005968:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800596c:	2300      	movs	r3, #0
 800596e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005972:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005976:	460b      	mov	r3, r1
 8005978:	4313      	orrs	r3, r2
 800597a:	d03e      	beq.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800597c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005980:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005984:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005988:	d022      	beq.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800598a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800598e:	d81b      	bhi.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005990:	2b00      	cmp	r3, #0
 8005992:	d003      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005994:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005998:	d00b      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800599a:	e015      	b.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800599c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a0:	3308      	adds	r3, #8
 80059a2:	2100      	movs	r1, #0
 80059a4:	4618      	mov	r0, r3
 80059a6:	f000 fd3b 	bl	8006420 <RCCEx_PLL2_Config>
 80059aa:	4603      	mov	r3, r0
 80059ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80059b0:	e00f      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b6:	3328      	adds	r3, #40	@ 0x28
 80059b8:	2102      	movs	r1, #2
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 fde2 	bl	8006584 <RCCEx_PLL3_Config>
 80059c0:	4603      	mov	r3, r0
 80059c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80059c6:	e004      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059ce:	e000      	b.n	80059d2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80059d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d10b      	bne.n	80059f2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059da:	4b4b      	ldr	r3, [pc, #300]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059de:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80059e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059e6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80059ea:	4a47      	ldr	r2, [pc, #284]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80059ec:	430b      	orrs	r3, r1
 80059ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80059f0:	e003      	b.n	80059fa <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a02:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005a06:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a08:	2300      	movs	r3, #0
 8005a0a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005a0c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005a10:	460b      	mov	r3, r1
 8005a12:	4313      	orrs	r3, r2
 8005a14:	d03b      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a22:	d01f      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005a24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a28:	d818      	bhi.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005a2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a2e:	d003      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005a30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a34:	d007      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005a36:	e011      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a38:	4b33      	ldr	r3, [pc, #204]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a3c:	4a32      	ldr	r2, [pc, #200]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a44:	e00f      	b.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a4a:	3328      	adds	r3, #40	@ 0x28
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 fd98 	bl	8006584 <RCCEx_PLL3_Config>
 8005a54:	4603      	mov	r3, r0
 8005a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a5a:	e004      	b.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a62:	e000      	b.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005a64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d10b      	bne.n	8005a86 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a6e:	4b26      	ldr	r3, [pc, #152]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a72:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a7e:	4a22      	ldr	r2, [pc, #136]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005a80:	430b      	orrs	r3, r1
 8005a82:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a84:	e003      	b.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a96:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005a9a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005aa0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	d034      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d003      	beq.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005ab4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ab8:	d007      	beq.n	8005aca <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005aba:	e011      	b.n	8005ae0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005abc:	4b12      	ldr	r3, [pc, #72]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac0:	4a11      	ldr	r2, [pc, #68]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005ac8:	e00e      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ace:	3308      	adds	r3, #8
 8005ad0:	2102      	movs	r1, #2
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f000 fca4 	bl	8006420 <RCCEx_PLL2_Config>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005ade:	e003      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ae6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ae8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10d      	bne.n	8005b0c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005af0:	4b05      	ldr	r3, [pc, #20]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005af4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afe:	4a02      	ldr	r2, [pc, #8]	@ (8005b08 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005b00:	430b      	orrs	r3, r1
 8005b02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b04:	e006      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8005b06:	bf00      	nop
 8005b08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005b20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b22:	2300      	movs	r3, #0
 8005b24:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005b26:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	d00c      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b34:	3328      	adds	r3, #40	@ 0x28
 8005b36:	2102      	movs	r1, #2
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f000 fd23 	bl	8006584 <RCCEx_PLL3_Config>
 8005b3e:	4603      	mov	r3, r0
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b52:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005b56:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b58:	2300      	movs	r3, #0
 8005b5a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b5c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005b60:	460b      	mov	r3, r1
 8005b62:	4313      	orrs	r3, r2
 8005b64:	d038      	beq.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005b66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b72:	d018      	beq.n	8005ba6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005b74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b78:	d811      	bhi.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b7e:	d014      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005b80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b84:	d80b      	bhi.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d011      	beq.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005b8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b8e:	d106      	bne.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b90:	4bc3      	ldr	r3, [pc, #780]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b94:	4ac2      	ldr	r2, [pc, #776]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ba4:	e004      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005ba6:	bf00      	nop
 8005ba8:	e002      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005baa:	bf00      	nop
 8005bac:	e000      	b.n	8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005bae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d10b      	bne.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bb8:	4bb9      	ldr	r3, [pc, #740]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc8:	4ab5      	ldr	r2, [pc, #724]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bca:	430b      	orrs	r3, r1
 8005bcc:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bce:	e003      	b.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005be4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005be6:	2300      	movs	r3, #0
 8005be8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bea:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	d009      	beq.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005bf4:	4baa      	ldr	r3, [pc, #680]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bf8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c02:	4aa7      	ldr	r2, [pc, #668]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c04:	430b      	orrs	r3, r1
 8005c06:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c10:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005c14:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c16:	2300      	movs	r3, #0
 8005c18:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c1a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005c1e:	460b      	mov	r3, r1
 8005c20:	4313      	orrs	r3, r2
 8005c22:	d00a      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005c24:	4b9e      	ldr	r3, [pc, #632]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c30:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005c34:	4a9a      	ldr	r2, [pc, #616]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c36:	430b      	orrs	r3, r1
 8005c38:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c42:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005c46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c48:	2300      	movs	r3, #0
 8005c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c4c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005c50:	460b      	mov	r3, r1
 8005c52:	4313      	orrs	r3, r2
 8005c54:	d009      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c56:	4b92      	ldr	r3, [pc, #584]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c5a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c64:	4a8e      	ldr	r2, [pc, #568]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c66:	430b      	orrs	r3, r1
 8005c68:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c72:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005c76:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c78:	2300      	movs	r3, #0
 8005c7a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c7c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005c80:	460b      	mov	r3, r1
 8005c82:	4313      	orrs	r3, r2
 8005c84:	d00e      	beq.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c86:	4b86      	ldr	r3, [pc, #536]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	4a85      	ldr	r2, [pc, #532]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c8c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c90:	6113      	str	r3, [r2, #16]
 8005c92:	4b83      	ldr	r3, [pc, #524]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005c94:	6919      	ldr	r1, [r3, #16]
 8005c96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c9a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005c9e:	4a80      	ldr	r2, [pc, #512]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ca0:	430b      	orrs	r3, r1
 8005ca2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cac:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005cb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005cb6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	d009      	beq.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005cc0:	4b77      	ldr	r3, [pc, #476]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cce:	4a74      	ldr	r2, [pc, #464]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cd0:	430b      	orrs	r3, r1
 8005cd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cdc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005ce0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005cea:	460b      	mov	r3, r1
 8005cec:	4313      	orrs	r3, r2
 8005cee:	d00a      	beq.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005cf0:	4b6b      	ldr	r3, [pc, #428]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cf4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d00:	4a67      	ldr	r2, [pc, #412]	@ (8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005d02:	430b      	orrs	r3, r1
 8005d04:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d0e:	2100      	movs	r1, #0
 8005d10:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d18:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	d011      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d26:	3308      	adds	r3, #8
 8005d28:	2100      	movs	r1, #0
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f000 fb78 	bl	8006420 <RCCEx_PLL2_Config>
 8005d30:	4603      	mov	r3, r0
 8005d32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4e:	2100      	movs	r1, #0
 8005d50:	6239      	str	r1, [r7, #32]
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d58:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	d011      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d66:	3308      	adds	r3, #8
 8005d68:	2101      	movs	r1, #1
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f000 fb58 	bl	8006420 <RCCEx_PLL2_Config>
 8005d70:	4603      	mov	r3, r0
 8005d72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8e:	2100      	movs	r1, #0
 8005d90:	61b9      	str	r1, [r7, #24]
 8005d92:	f003 0304 	and.w	r3, r3, #4
 8005d96:	61fb      	str	r3, [r7, #28]
 8005d98:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	d011      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005da6:	3308      	adds	r3, #8
 8005da8:	2102      	movs	r1, #2
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 fb38 	bl	8006420 <RCCEx_PLL2_Config>
 8005db0:	4603      	mov	r3, r0
 8005db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005db6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005dc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dce:	2100      	movs	r1, #0
 8005dd0:	6139      	str	r1, [r7, #16]
 8005dd2:	f003 0308 	and.w	r3, r3, #8
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	4313      	orrs	r3, r2
 8005de0:	d011      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005de6:	3328      	adds	r3, #40	@ 0x28
 8005de8:	2100      	movs	r1, #0
 8005dea:	4618      	mov	r0, r3
 8005dec:	f000 fbca 	bl	8006584 <RCCEx_PLL3_Config>
 8005df0:	4603      	mov	r3, r0
 8005df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d003      	beq.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0e:	2100      	movs	r1, #0
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	f003 0310 	and.w	r3, r3, #16
 8005e16:	60fb      	str	r3, [r7, #12]
 8005e18:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	d011      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005e22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e26:	3328      	adds	r3, #40	@ 0x28
 8005e28:	2101      	movs	r1, #1
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f000 fbaa 	bl	8006584 <RCCEx_PLL3_Config>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d003      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4e:	2100      	movs	r1, #0
 8005e50:	6039      	str	r1, [r7, #0]
 8005e52:	f003 0320 	and.w	r3, r3, #32
 8005e56:	607b      	str	r3, [r7, #4]
 8005e58:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	d011      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e66:	3328      	adds	r3, #40	@ 0x28
 8005e68:	2102      	movs	r1, #2
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f000 fb8a 	bl	8006584 <RCCEx_PLL3_Config>
 8005e70:	4603      	mov	r3, r0
 8005e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005e86:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	e000      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005e92:	2301      	movs	r3, #1
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ea0:	58024400 	.word	0x58024400

08005ea4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005ea8:	f7fe fd96 	bl	80049d8 <HAL_RCC_GetHCLKFreq>
 8005eac:	4602      	mov	r2, r0
 8005eae:	4b06      	ldr	r3, [pc, #24]	@ (8005ec8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	091b      	lsrs	r3, r3, #4
 8005eb4:	f003 0307 	and.w	r3, r3, #7
 8005eb8:	4904      	ldr	r1, [pc, #16]	@ (8005ecc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005eba:	5ccb      	ldrb	r3, [r1, r3]
 8005ebc:	f003 031f 	and.w	r3, r3, #31
 8005ec0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	bd80      	pop	{r7, pc}
 8005ec8:	58024400 	.word	0x58024400
 8005ecc:	08009ca0 	.word	0x08009ca0

08005ed0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b089      	sub	sp, #36	@ 0x24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005ed8:	4ba1      	ldr	r3, [pc, #644]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005edc:	f003 0303 	and.w	r3, r3, #3
 8005ee0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005ee2:	4b9f      	ldr	r3, [pc, #636]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee6:	0b1b      	lsrs	r3, r3, #12
 8005ee8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005eec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005eee:	4b9c      	ldr	r3, [pc, #624]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef2:	091b      	lsrs	r3, r3, #4
 8005ef4:	f003 0301 	and.w	r3, r3, #1
 8005ef8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005efa:	4b99      	ldr	r3, [pc, #612]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005efe:	08db      	lsrs	r3, r3, #3
 8005f00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	fb02 f303 	mul.w	r3, r2, r3
 8005f0a:	ee07 3a90 	vmov	s15, r3
 8005f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f12:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	f000 8111 	beq.w	8006140 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	f000 8083 	beq.w	800602c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	f200 80a1 	bhi.w	8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d003      	beq.n	8005f3c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d056      	beq.n	8005fe8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005f3a:	e099      	b.n	8006070 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005f3c:	4b88      	ldr	r3, [pc, #544]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0320 	and.w	r3, r3, #32
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d02d      	beq.n	8005fa4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f48:	4b85      	ldr	r3, [pc, #532]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	08db      	lsrs	r3, r3, #3
 8005f4e:	f003 0303 	and.w	r3, r3, #3
 8005f52:	4a84      	ldr	r2, [pc, #528]	@ (8006164 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005f54:	fa22 f303 	lsr.w	r3, r2, r3
 8005f58:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	ee07 3a90 	vmov	s15, r3
 8005f60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	ee07 3a90 	vmov	s15, r3
 8005f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f72:	4b7b      	ldr	r3, [pc, #492]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f7a:	ee07 3a90 	vmov	s15, r3
 8005f7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f82:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f86:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f9e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005fa2:	e087      	b.n	80060b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	ee07 3a90 	vmov	s15, r3
 8005faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fae:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800616c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fb6:	4b6a      	ldr	r3, [pc, #424]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fbe:	ee07 3a90 	vmov	s15, r3
 8005fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fc6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fca:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fe6:	e065      	b.n	80060b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	ee07 3a90 	vmov	s15, r3
 8005fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ff2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006170 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ffa:	4b59      	ldr	r3, [pc, #356]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006002:	ee07 3a90 	vmov	s15, r3
 8006006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800600a:	ed97 6a03 	vldr	s12, [r7, #12]
 800600e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800601a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800601e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800602a:	e043      	b.n	80060b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	ee07 3a90 	vmov	s15, r3
 8006032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006036:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006174 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800603a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800603e:	4b48      	ldr	r3, [pc, #288]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006046:	ee07 3a90 	vmov	s15, r3
 800604a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800604e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006052:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800605a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800605e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800606a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800606e:	e021      	b.n	80060b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	ee07 3a90 	vmov	s15, r3
 8006076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800607a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006170 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800607e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006082:	4b37      	ldr	r3, [pc, #220]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800608a:	ee07 3a90 	vmov	s15, r3
 800608e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006092:	ed97 6a03 	vldr	s12, [r7, #12]
 8006096:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006168 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800609a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800609e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80060b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80060b4:	4b2a      	ldr	r3, [pc, #168]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060b8:	0a5b      	lsrs	r3, r3, #9
 80060ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060be:	ee07 3a90 	vmov	s15, r3
 80060c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80060d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060da:	ee17 2a90 	vmov	r2, s15
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80060e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060e6:	0c1b      	lsrs	r3, r3, #16
 80060e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060ec:	ee07 3a90 	vmov	s15, r3
 80060f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8006100:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006104:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006108:	ee17 2a90 	vmov	r2, s15
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006110:	4b13      	ldr	r3, [pc, #76]	@ (8006160 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006114:	0e1b      	lsrs	r3, r3, #24
 8006116:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800611a:	ee07 3a90 	vmov	s15, r3
 800611e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006122:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006126:	ee37 7a87 	vadd.f32	s14, s15, s14
 800612a:	edd7 6a07 	vldr	s13, [r7, #28]
 800612e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006132:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006136:	ee17 2a90 	vmov	r2, s15
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800613e:	e008      	b.n	8006152 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	609a      	str	r2, [r3, #8]
}
 8006152:	bf00      	nop
 8006154:	3724      	adds	r7, #36	@ 0x24
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	58024400 	.word	0x58024400
 8006164:	03d09000 	.word	0x03d09000
 8006168:	46000000 	.word	0x46000000
 800616c:	4c742400 	.word	0x4c742400
 8006170:	4a742400 	.word	0x4a742400
 8006174:	4bbebc20 	.word	0x4bbebc20

08006178 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006178:	b480      	push	{r7}
 800617a:	b089      	sub	sp, #36	@ 0x24
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006180:	4ba1      	ldr	r3, [pc, #644]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006184:	f003 0303 	and.w	r3, r3, #3
 8006188:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800618a:	4b9f      	ldr	r3, [pc, #636]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800618c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618e:	0d1b      	lsrs	r3, r3, #20
 8006190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006194:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006196:	4b9c      	ldr	r3, [pc, #624]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619a:	0a1b      	lsrs	r3, r3, #8
 800619c:	f003 0301 	and.w	r3, r3, #1
 80061a0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80061a2:	4b99      	ldr	r3, [pc, #612]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a6:	08db      	lsrs	r3, r3, #3
 80061a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	fb02 f303 	mul.w	r3, r2, r3
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	f000 8111 	beq.w	80063e8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	f000 8083 	beq.w	80062d4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	2b02      	cmp	r3, #2
 80061d2:	f200 80a1 	bhi.w	8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d003      	beq.n	80061e4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80061dc:	69bb      	ldr	r3, [r7, #24]
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d056      	beq.n	8006290 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80061e2:	e099      	b.n	8006318 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80061e4:	4b88      	ldr	r3, [pc, #544]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0320 	and.w	r3, r3, #32
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d02d      	beq.n	800624c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061f0:	4b85      	ldr	r3, [pc, #532]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	08db      	lsrs	r3, r3, #3
 80061f6:	f003 0303 	and.w	r3, r3, #3
 80061fa:	4a84      	ldr	r2, [pc, #528]	@ (800640c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80061fc:	fa22 f303 	lsr.w	r3, r2, r3
 8006200:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	ee07 3a90 	vmov	s15, r3
 8006208:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	ee07 3a90 	vmov	s15, r3
 8006212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800621a:	4b7b      	ldr	r3, [pc, #492]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800621c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006222:	ee07 3a90 	vmov	s15, r3
 8006226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800622a:	ed97 6a03 	vldr	s12, [r7, #12]
 800622e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800623a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800623e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006246:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800624a:	e087      	b.n	800635c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006256:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006414 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800625a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800625e:	4b6a      	ldr	r3, [pc, #424]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800626e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006272:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800627a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800627e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800628a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800628e:	e065      	b.n	800635c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	ee07 3a90 	vmov	s15, r3
 8006296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800629a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006418 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800629e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062a2:	4b59      	ldr	r3, [pc, #356]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062aa:	ee07 3a90 	vmov	s15, r3
 80062ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80062b6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80062be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80062c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062d2:	e043      	b.n	800635c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	ee07 3a90 	vmov	s15, r3
 80062da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062de:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800641c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80062e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80062e6:	4b48      	ldr	r3, [pc, #288]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80062e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062ee:	ee07 3a90 	vmov	s15, r3
 80062f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80062f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80062fa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80062fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006306:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800630a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800630e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006316:	e021      	b.n	800635c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006322:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006418 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800632a:	4b37      	ldr	r3, [pc, #220]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800632c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006332:	ee07 3a90 	vmov	s15, r3
 8006336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800633a:	ed97 6a03 	vldr	s12, [r7, #12]
 800633e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006410 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800634a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800634e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800635a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800635c:	4b2a      	ldr	r3, [pc, #168]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800635e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006360:	0a5b      	lsrs	r3, r3, #9
 8006362:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006366:	ee07 3a90 	vmov	s15, r3
 800636a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800636e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006372:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006376:	edd7 6a07 	vldr	s13, [r7, #28]
 800637a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800637e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006382:	ee17 2a90 	vmov	r2, s15
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800638a:	4b1f      	ldr	r3, [pc, #124]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800638c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638e:	0c1b      	lsrs	r3, r3, #16
 8006390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006394:	ee07 3a90 	vmov	s15, r3
 8006398:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800639c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80063a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063b0:	ee17 2a90 	vmov	r2, s15
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80063b8:	4b13      	ldr	r3, [pc, #76]	@ (8006408 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063bc:	0e1b      	lsrs	r3, r3, #24
 80063be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063c2:	ee07 3a90 	vmov	s15, r3
 80063c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80063d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80063d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063de:	ee17 2a90 	vmov	r2, s15
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80063e6:	e008      	b.n	80063fa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2200      	movs	r2, #0
 80063f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	609a      	str	r2, [r3, #8]
}
 80063fa:	bf00      	nop
 80063fc:	3724      	adds	r7, #36	@ 0x24
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr
 8006406:	bf00      	nop
 8006408:	58024400 	.word	0x58024400
 800640c:	03d09000 	.word	0x03d09000
 8006410:	46000000 	.word	0x46000000
 8006414:	4c742400 	.word	0x4c742400
 8006418:	4a742400 	.word	0x4a742400
 800641c:	4bbebc20 	.word	0x4bbebc20

08006420 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800642e:	4b53      	ldr	r3, [pc, #332]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	f003 0303 	and.w	r3, r3, #3
 8006436:	2b03      	cmp	r3, #3
 8006438:	d101      	bne.n	800643e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e099      	b.n	8006572 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800643e:	4b4f      	ldr	r3, [pc, #316]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a4e      	ldr	r2, [pc, #312]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006444:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006448:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800644a:	f7fb fe7b 	bl	8002144 <HAL_GetTick>
 800644e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006450:	e008      	b.n	8006464 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006452:	f7fb fe77 	bl	8002144 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	2b02      	cmp	r3, #2
 800645e:	d901      	bls.n	8006464 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e086      	b.n	8006572 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006464:	4b45      	ldr	r3, [pc, #276]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1f0      	bne.n	8006452 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006470:	4b42      	ldr	r3, [pc, #264]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006474:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	031b      	lsls	r3, r3, #12
 800647e:	493f      	ldr	r1, [pc, #252]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006480:	4313      	orrs	r3, r2
 8006482:	628b      	str	r3, [r1, #40]	@ 0x28
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	3b01      	subs	r3, #1
 800648a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	3b01      	subs	r3, #1
 8006494:	025b      	lsls	r3, r3, #9
 8006496:	b29b      	uxth	r3, r3
 8006498:	431a      	orrs	r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	3b01      	subs	r3, #1
 80064a0:	041b      	lsls	r3, r3, #16
 80064a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	3b01      	subs	r3, #1
 80064ae:	061b      	lsls	r3, r3, #24
 80064b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80064b4:	4931      	ldr	r1, [pc, #196]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80064ba:	4b30      	ldr	r3, [pc, #192]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	492d      	ldr	r1, [pc, #180]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80064cc:	4b2b      	ldr	r3, [pc, #172]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d0:	f023 0220 	bic.w	r2, r3, #32
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	4928      	ldr	r1, [pc, #160]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80064de:	4b27      	ldr	r3, [pc, #156]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e2:	4a26      	ldr	r2, [pc, #152]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064e4:	f023 0310 	bic.w	r3, r3, #16
 80064e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80064ea:	4b24      	ldr	r3, [pc, #144]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80064ee:	4b24      	ldr	r3, [pc, #144]	@ (8006580 <RCCEx_PLL2_Config+0x160>)
 80064f0:	4013      	ands	r3, r2
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	69d2      	ldr	r2, [r2, #28]
 80064f6:	00d2      	lsls	r2, r2, #3
 80064f8:	4920      	ldr	r1, [pc, #128]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80064fe:	4b1f      	ldr	r3, [pc, #124]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006502:	4a1e      	ldr	r2, [pc, #120]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006504:	f043 0310 	orr.w	r3, r3, #16
 8006508:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d106      	bne.n	800651e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006510:	4b1a      	ldr	r3, [pc, #104]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006514:	4a19      	ldr	r2, [pc, #100]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006516:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800651a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800651c:	e00f      	b.n	800653e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d106      	bne.n	8006532 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006524:	4b15      	ldr	r3, [pc, #84]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006528:	4a14      	ldr	r2, [pc, #80]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 800652a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800652e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006530:	e005      	b.n	800653e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006532:	4b12      	ldr	r3, [pc, #72]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006536:	4a11      	ldr	r2, [pc, #68]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006538:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800653c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800653e:	4b0f      	ldr	r3, [pc, #60]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a0e      	ldr	r2, [pc, #56]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006544:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006548:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800654a:	f7fb fdfb 	bl	8002144 <HAL_GetTick>
 800654e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006550:	e008      	b.n	8006564 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006552:	f7fb fdf7 	bl	8002144 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	2b02      	cmp	r3, #2
 800655e:	d901      	bls.n	8006564 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e006      	b.n	8006572 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006564:	4b05      	ldr	r3, [pc, #20]	@ (800657c <RCCEx_PLL2_Config+0x15c>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d0f0      	beq.n	8006552 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006570:	7bfb      	ldrb	r3, [r7, #15]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	58024400 	.word	0x58024400
 8006580:	ffff0007 	.word	0xffff0007

08006584 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800658e:	2300      	movs	r3, #0
 8006590:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006592:	4b53      	ldr	r3, [pc, #332]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006596:	f003 0303 	and.w	r3, r3, #3
 800659a:	2b03      	cmp	r3, #3
 800659c:	d101      	bne.n	80065a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e099      	b.n	80066d6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80065a2:	4b4f      	ldr	r3, [pc, #316]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a4e      	ldr	r2, [pc, #312]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80065a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065ae:	f7fb fdc9 	bl	8002144 <HAL_GetTick>
 80065b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80065b4:	e008      	b.n	80065c8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80065b6:	f7fb fdc5 	bl	8002144 <HAL_GetTick>
 80065ba:	4602      	mov	r2, r0
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	1ad3      	subs	r3, r2, r3
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d901      	bls.n	80065c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80065c4:	2303      	movs	r3, #3
 80065c6:	e086      	b.n	80066d6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80065c8:	4b45      	ldr	r3, [pc, #276]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d1f0      	bne.n	80065b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80065d4:	4b42      	ldr	r3, [pc, #264]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80065d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	051b      	lsls	r3, r3, #20
 80065e2:	493f      	ldr	r1, [pc, #252]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	628b      	str	r3, [r1, #40]	@ 0x28
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	3b01      	subs	r3, #1
 80065ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	025b      	lsls	r3, r3, #9
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	431a      	orrs	r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	3b01      	subs	r3, #1
 8006604:	041b      	lsls	r3, r3, #16
 8006606:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800660a:	431a      	orrs	r2, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	3b01      	subs	r3, #1
 8006612:	061b      	lsls	r3, r3, #24
 8006614:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006618:	4931      	ldr	r1, [pc, #196]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800661a:	4313      	orrs	r3, r2
 800661c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800661e:	4b30      	ldr	r3, [pc, #192]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006622:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	492d      	ldr	r1, [pc, #180]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800662c:	4313      	orrs	r3, r2
 800662e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006630:	4b2b      	ldr	r3, [pc, #172]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006634:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	699b      	ldr	r3, [r3, #24]
 800663c:	4928      	ldr	r1, [pc, #160]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800663e:	4313      	orrs	r3, r2
 8006640:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006642:	4b27      	ldr	r3, [pc, #156]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006646:	4a26      	ldr	r2, [pc, #152]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006648:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800664c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800664e:	4b24      	ldr	r3, [pc, #144]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006650:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006652:	4b24      	ldr	r3, [pc, #144]	@ (80066e4 <RCCEx_PLL3_Config+0x160>)
 8006654:	4013      	ands	r3, r2
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	69d2      	ldr	r2, [r2, #28]
 800665a:	00d2      	lsls	r2, r2, #3
 800665c:	4920      	ldr	r1, [pc, #128]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800665e:	4313      	orrs	r3, r2
 8006660:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006662:	4b1f      	ldr	r3, [pc, #124]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006666:	4a1e      	ldr	r2, [pc, #120]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800666c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d106      	bne.n	8006682 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006674:	4b1a      	ldr	r3, [pc, #104]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006678:	4a19      	ldr	r2, [pc, #100]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800667a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800667e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006680:	e00f      	b.n	80066a2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b01      	cmp	r3, #1
 8006686:	d106      	bne.n	8006696 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006688:	4b15      	ldr	r3, [pc, #84]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800668a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800668c:	4a14      	ldr	r2, [pc, #80]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800668e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006692:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006694:	e005      	b.n	80066a2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006696:	4b12      	ldr	r3, [pc, #72]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 8006698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669a:	4a11      	ldr	r2, [pc, #68]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 800669c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80066a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80066a2:	4b0f      	ldr	r3, [pc, #60]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a0e      	ldr	r2, [pc, #56]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80066a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066ae:	f7fb fd49 	bl	8002144 <HAL_GetTick>
 80066b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80066b4:	e008      	b.n	80066c8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80066b6:	f7fb fd45 	bl	8002144 <HAL_GetTick>
 80066ba:	4602      	mov	r2, r0
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d901      	bls.n	80066c8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e006      	b.n	80066d6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80066c8:	4b05      	ldr	r3, [pc, #20]	@ (80066e0 <RCCEx_PLL3_Config+0x15c>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d0f0      	beq.n	80066b6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80066d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3710      	adds	r7, #16
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	58024400 	.word	0x58024400
 80066e4:	ffff0007 	.word	0xffff0007

080066e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e042      	b.n	8006780 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006700:	2b00      	cmp	r3, #0
 8006702:	d106      	bne.n	8006712 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f7fb fa6b 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2224      	movs	r2, #36	@ 0x24
 8006716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f022 0201 	bic.w	r2, r2, #1
 8006728:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672e:	2b00      	cmp	r3, #0
 8006730:	d002      	beq.n	8006738 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f001 fa60 	bl	8007bf8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 fcf5 	bl	8007128 <UART_SetConfig>
 800673e:	4603      	mov	r3, r0
 8006740:	2b01      	cmp	r3, #1
 8006742:	d101      	bne.n	8006748 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006744:	2301      	movs	r3, #1
 8006746:	e01b      	b.n	8006780 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006756:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	689a      	ldr	r2, [r3, #8]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006766:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f042 0201 	orr.w	r2, r2, #1
 8006776:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f001 fadf 	bl	8007d3c <UART_CheckIdleState>
 800677e:	4603      	mov	r3, r0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b08a      	sub	sp, #40	@ 0x28
 800678c:	af02      	add	r7, sp, #8
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	603b      	str	r3, [r7, #0]
 8006794:	4613      	mov	r3, r2
 8006796:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800679e:	2b20      	cmp	r3, #32
 80067a0:	d17b      	bne.n	800689a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <HAL_UART_Transmit+0x26>
 80067a8:	88fb      	ldrh	r3, [r7, #6]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e074      	b.n	800689c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2221      	movs	r2, #33	@ 0x21
 80067be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067c2:	f7fb fcbf 	bl	8002144 <HAL_GetTick>
 80067c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	88fa      	ldrh	r2, [r7, #6]
 80067cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	88fa      	ldrh	r2, [r7, #6]
 80067d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067e0:	d108      	bne.n	80067f4 <HAL_UART_Transmit+0x6c>
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d104      	bne.n	80067f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80067ea:	2300      	movs	r3, #0
 80067ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	61bb      	str	r3, [r7, #24]
 80067f2:	e003      	b.n	80067fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80067f8:	2300      	movs	r3, #0
 80067fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80067fc:	e030      	b.n	8006860 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	9300      	str	r3, [sp, #0]
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	2200      	movs	r2, #0
 8006806:	2180      	movs	r1, #128	@ 0x80
 8006808:	68f8      	ldr	r0, [r7, #12]
 800680a:	f001 fb41 	bl	8007e90 <UART_WaitOnFlagUntilTimeout>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d005      	beq.n	8006820 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2220      	movs	r2, #32
 8006818:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e03d      	b.n	800689c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d10b      	bne.n	800683e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	881b      	ldrh	r3, [r3, #0]
 800682a:	461a      	mov	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006834:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	3302      	adds	r3, #2
 800683a:	61bb      	str	r3, [r7, #24]
 800683c:	e007      	b.n	800684e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	781a      	ldrb	r2, [r3, #0]
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	3301      	adds	r3, #1
 800684c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006854:	b29b      	uxth	r3, r3
 8006856:	3b01      	subs	r3, #1
 8006858:	b29a      	uxth	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006866:	b29b      	uxth	r3, r3
 8006868:	2b00      	cmp	r3, #0
 800686a:	d1c8      	bne.n	80067fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	2200      	movs	r2, #0
 8006874:	2140      	movs	r1, #64	@ 0x40
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f001 fb0a 	bl	8007e90 <UART_WaitOnFlagUntilTimeout>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2220      	movs	r2, #32
 8006886:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	e006      	b.n	800689c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2220      	movs	r2, #32
 8006892:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006896:	2300      	movs	r3, #0
 8006898:	e000      	b.n	800689c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800689a:	2302      	movs	r3, #2
  }
}
 800689c:	4618      	mov	r0, r3
 800689e:	3720      	adds	r7, #32
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b08a      	sub	sp, #40	@ 0x28
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	4613      	mov	r3, r2
 80068b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068b8:	2b20      	cmp	r3, #32
 80068ba:	d137      	bne.n	800692c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d002      	beq.n	80068c8 <HAL_UART_Receive_IT+0x24>
 80068c2:	88fb      	ldrh	r3, [r7, #6]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e030      	b.n	800692e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a18      	ldr	r2, [pc, #96]	@ (8006938 <HAL_UART_Receive_IT+0x94>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d01f      	beq.n	800691c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d018      	beq.n	800691c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	e853 3f00 	ldrex	r3, [r3]
 80068f6:	613b      	str	r3, [r7, #16]
   return(result);
 80068f8:	693b      	ldr	r3, [r7, #16]
 80068fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80068fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	461a      	mov	r2, r3
 8006906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006908:	623b      	str	r3, [r7, #32]
 800690a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690c:	69f9      	ldr	r1, [r7, #28]
 800690e:	6a3a      	ldr	r2, [r7, #32]
 8006910:	e841 2300 	strex	r3, r2, [r1]
 8006914:	61bb      	str	r3, [r7, #24]
   return(result);
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1e6      	bne.n	80068ea <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800691c:	88fb      	ldrh	r3, [r7, #6]
 800691e:	461a      	mov	r2, r3
 8006920:	68b9      	ldr	r1, [r7, #8]
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	f001 fb22 	bl	8007f6c <UART_Start_Receive_IT>
 8006928:	4603      	mov	r3, r0
 800692a:	e000      	b.n	800692e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800692c:	2302      	movs	r3, #2
  }
}
 800692e:	4618      	mov	r0, r3
 8006930:	3728      	adds	r7, #40	@ 0x28
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	58000c00 	.word	0x58000c00

0800693c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b0ba      	sub	sp, #232	@ 0xe8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006962:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006966:	f640 030f 	movw	r3, #2063	@ 0x80f
 800696a:	4013      	ands	r3, r2
 800696c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006970:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006974:	2b00      	cmp	r3, #0
 8006976:	d11b      	bne.n	80069b0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800697c:	f003 0320 	and.w	r3, r3, #32
 8006980:	2b00      	cmp	r3, #0
 8006982:	d015      	beq.n	80069b0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006988:	f003 0320 	and.w	r3, r3, #32
 800698c:	2b00      	cmp	r3, #0
 800698e:	d105      	bne.n	800699c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006998:	2b00      	cmp	r3, #0
 800699a:	d009      	beq.n	80069b0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f000 8393 	beq.w	80070cc <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	4798      	blx	r3
      }
      return;
 80069ae:	e38d      	b.n	80070cc <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80069b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 8123 	beq.w	8006c00 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80069ba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80069be:	4b8d      	ldr	r3, [pc, #564]	@ (8006bf4 <HAL_UART_IRQHandler+0x2b8>)
 80069c0:	4013      	ands	r3, r2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d106      	bne.n	80069d4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80069c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80069ca:	4b8b      	ldr	r3, [pc, #556]	@ (8006bf8 <HAL_UART_IRQHandler+0x2bc>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 8116 	beq.w	8006c00 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80069d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069d8:	f003 0301 	and.w	r3, r3, #1
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d011      	beq.n	8006a04 <HAL_UART_IRQHandler+0xc8>
 80069e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d00b      	beq.n	8006a04 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2201      	movs	r2, #1
 80069f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069fa:	f043 0201 	orr.w	r2, r3, #1
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d011      	beq.n	8006a34 <HAL_UART_IRQHandler+0xf8>
 8006a10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00b      	beq.n	8006a34 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2202      	movs	r2, #2
 8006a22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a2a:	f043 0204 	orr.w	r2, r3, #4
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a38:	f003 0304 	and.w	r3, r3, #4
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d011      	beq.n	8006a64 <HAL_UART_IRQHandler+0x128>
 8006a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a44:	f003 0301 	and.w	r3, r3, #1
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d00b      	beq.n	8006a64 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	2204      	movs	r2, #4
 8006a52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a5a:	f043 0202 	orr.w	r2, r3, #2
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a68:	f003 0308 	and.w	r3, r3, #8
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d017      	beq.n	8006aa0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a74:	f003 0320 	and.w	r3, r3, #32
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d105      	bne.n	8006a88 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006a7c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006a80:	4b5c      	ldr	r3, [pc, #368]	@ (8006bf4 <HAL_UART_IRQHandler+0x2b8>)
 8006a82:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d00b      	beq.n	8006aa0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	2208      	movs	r2, #8
 8006a8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a96:	f043 0208 	orr.w	r2, r3, #8
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d012      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x196>
 8006aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ab0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d00c      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ac0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ac8:	f043 0220 	orr.w	r2, r3, #32
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	f000 82f9 	beq.w	80070d0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006ade:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae2:	f003 0320 	and.w	r3, r3, #32
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d013      	beq.n	8006b12 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006aea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006aee:	f003 0320 	and.w	r3, r3, #32
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d105      	bne.n	8006b02 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006af6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d007      	beq.n	8006b12 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b26:	2b40      	cmp	r3, #64	@ 0x40
 8006b28:	d005      	beq.n	8006b36 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b2e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d054      	beq.n	8006be0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f001 fb3a 	bl	80081b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b46:	2b40      	cmp	r3, #64	@ 0x40
 8006b48:	d146      	bne.n	8006bd8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	3308      	adds	r3, #8
 8006b50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006b58:	e853 3f00 	ldrex	r3, [r3]
 8006b5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006b60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	3308      	adds	r3, #8
 8006b72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006b76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006b7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006b82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006b8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d1d9      	bne.n	8006b4a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d017      	beq.n	8006bd0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ba6:	4a15      	ldr	r2, [pc, #84]	@ (8006bfc <HAL_UART_IRQHandler+0x2c0>)
 8006ba8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7fb ffbf 	bl	8002b34 <HAL_DMA_Abort_IT>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d019      	beq.n	8006bf0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006bca:	4610      	mov	r0, r2
 8006bcc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bce:	e00f      	b.n	8006bf0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 fa93 	bl	80070fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bd6:	e00b      	b.n	8006bf0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 fa8f 	bl	80070fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bde:	e007      	b.n	8006bf0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 fa8b 	bl	80070fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006bee:	e26f      	b.n	80070d0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf0:	bf00      	nop
    return;
 8006bf2:	e26d      	b.n	80070d0 <HAL_UART_IRQHandler+0x794>
 8006bf4:	10000001 	.word	0x10000001
 8006bf8:	04000120 	.word	0x04000120
 8006bfc:	0800827d 	.word	0x0800827d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	f040 8203 	bne.w	8007010 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c0e:	f003 0310 	and.w	r3, r3, #16
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f000 81fc 	beq.w	8007010 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c1c:	f003 0310 	and.w	r3, r3, #16
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 81f5 	beq.w	8007010 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2210      	movs	r2, #16
 8006c2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c38:	2b40      	cmp	r3, #64	@ 0x40
 8006c3a:	f040 816d 	bne.w	8006f18 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4aa4      	ldr	r2, [pc, #656]	@ (8006ed8 <HAL_UART_IRQHandler+0x59c>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d068      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4aa1      	ldr	r2, [pc, #644]	@ (8006edc <HAL_UART_IRQHandler+0x5a0>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d061      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a9f      	ldr	r2, [pc, #636]	@ (8006ee0 <HAL_UART_IRQHandler+0x5a4>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d05a      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a9c      	ldr	r2, [pc, #624]	@ (8006ee4 <HAL_UART_IRQHandler+0x5a8>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d053      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a9a      	ldr	r2, [pc, #616]	@ (8006ee8 <HAL_UART_IRQHandler+0x5ac>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d04c      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a97      	ldr	r2, [pc, #604]	@ (8006eec <HAL_UART_IRQHandler+0x5b0>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d045      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a95      	ldr	r2, [pc, #596]	@ (8006ef0 <HAL_UART_IRQHandler+0x5b4>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d03e      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a92      	ldr	r2, [pc, #584]	@ (8006ef4 <HAL_UART_IRQHandler+0x5b8>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d037      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a90      	ldr	r2, [pc, #576]	@ (8006ef8 <HAL_UART_IRQHandler+0x5bc>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d030      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a8d      	ldr	r2, [pc, #564]	@ (8006efc <HAL_UART_IRQHandler+0x5c0>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d029      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4a8b      	ldr	r2, [pc, #556]	@ (8006f00 <HAL_UART_IRQHandler+0x5c4>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d022      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a88      	ldr	r2, [pc, #544]	@ (8006f04 <HAL_UART_IRQHandler+0x5c8>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d01b      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a86      	ldr	r2, [pc, #536]	@ (8006f08 <HAL_UART_IRQHandler+0x5cc>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d014      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a83      	ldr	r2, [pc, #524]	@ (8006f0c <HAL_UART_IRQHandler+0x5d0>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d00d      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a81      	ldr	r2, [pc, #516]	@ (8006f10 <HAL_UART_IRQHandler+0x5d4>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d006      	beq.n	8006d1e <HAL_UART_IRQHandler+0x3e2>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a7e      	ldr	r2, [pc, #504]	@ (8006f14 <HAL_UART_IRQHandler+0x5d8>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d106      	bne.n	8006d2c <HAL_UART_IRQHandler+0x3f0>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	e005      	b.n	8006d38 <HAL_UART_IRQHandler+0x3fc>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006d3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 80ad 	beq.w	8006ea0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006d50:	429a      	cmp	r2, r3
 8006d52:	f080 80a5 	bcs.w	8006ea0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006d5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d66:	69db      	ldr	r3, [r3, #28]
 8006d68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d6c:	f000 8087 	beq.w	8006e7e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006d7c:	e853 3f00 	ldrex	r3, [r3]
 8006d80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006d84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	461a      	mov	r2, r3
 8006d96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d9e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006da6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006daa:	e841 2300 	strex	r3, r2, [r1]
 8006dae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006db2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d1da      	bne.n	8006d70 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	3308      	adds	r3, #8
 8006dc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006dc4:	e853 3f00 	ldrex	r3, [r3]
 8006dc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006dca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006dcc:	f023 0301 	bic.w	r3, r3, #1
 8006dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	3308      	adds	r3, #8
 8006dda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006dde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006de2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006de6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006dea:	e841 2300 	strex	r3, r2, [r1]
 8006dee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006df0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1e1      	bne.n	8006dba <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3308      	adds	r3, #8
 8006dfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006e06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006e08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3308      	adds	r3, #8
 8006e16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006e1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006e1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006e20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e22:	e841 2300 	strex	r3, r2, [r1]
 8006e26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006e28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1e3      	bne.n	8006df6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2220      	movs	r2, #32
 8006e32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e44:	e853 3f00 	ldrex	r3, [r3]
 8006e48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e4c:	f023 0310 	bic.w	r3, r3, #16
 8006e50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	461a      	mov	r2, r3
 8006e5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e66:	e841 2300 	strex	r3, r2, [r1]
 8006e6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d1e4      	bne.n	8006e3c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f7fb fb3d 	bl	80024f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2202      	movs	r2, #2
 8006e82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	4619      	mov	r1, r3
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f939 	bl	8007110 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006e9e:	e119      	b.n	80070d4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ea6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	f040 8112 	bne.w	80070d4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006eb6:	69db      	ldr	r3, [r3, #28]
 8006eb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ebc:	f040 810a 	bne.w	80070d4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ecc:	4619      	mov	r1, r3
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f91e 	bl	8007110 <HAL_UARTEx_RxEventCallback>
      return;
 8006ed4:	e0fe      	b.n	80070d4 <HAL_UART_IRQHandler+0x798>
 8006ed6:	bf00      	nop
 8006ed8:	40020010 	.word	0x40020010
 8006edc:	40020028 	.word	0x40020028
 8006ee0:	40020040 	.word	0x40020040
 8006ee4:	40020058 	.word	0x40020058
 8006ee8:	40020070 	.word	0x40020070
 8006eec:	40020088 	.word	0x40020088
 8006ef0:	400200a0 	.word	0x400200a0
 8006ef4:	400200b8 	.word	0x400200b8
 8006ef8:	40020410 	.word	0x40020410
 8006efc:	40020428 	.word	0x40020428
 8006f00:	40020440 	.word	0x40020440
 8006f04:	40020458 	.word	0x40020458
 8006f08:	40020470 	.word	0x40020470
 8006f0c:	40020488 	.word	0x40020488
 8006f10:	400204a0 	.word	0x400204a0
 8006f14:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	1ad3      	subs	r3, r2, r3
 8006f28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f000 80cf 	beq.w	80070d8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8006f3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 80ca 	beq.w	80070d8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4c:	e853 3f00 	ldrex	r3, [r3]
 8006f50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	461a      	mov	r2, r3
 8006f62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006f66:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f68:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f6e:	e841 2300 	strex	r3, r2, [r1]
 8006f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1e4      	bne.n	8006f44 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	3308      	adds	r3, #8
 8006f80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f84:	e853 3f00 	ldrex	r3, [r3]
 8006f88:	623b      	str	r3, [r7, #32]
   return(result);
 8006f8a:	6a3a      	ldr	r2, [r7, #32]
 8006f8c:	4b55      	ldr	r3, [pc, #340]	@ (80070e4 <HAL_UART_IRQHandler+0x7a8>)
 8006f8e:	4013      	ands	r3, r2
 8006f90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	3308      	adds	r3, #8
 8006f9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006f9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fa4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fa6:	e841 2300 	strex	r3, r2, [r1]
 8006faa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1e3      	bne.n	8006f7a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2220      	movs	r2, #32
 8006fb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	e853 3f00 	ldrex	r3, [r3]
 8006fd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f023 0310 	bic.w	r3, r3, #16
 8006fda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006fe8:	61fb      	str	r3, [r7, #28]
 8006fea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fec:	69b9      	ldr	r1, [r7, #24]
 8006fee:	69fa      	ldr	r2, [r7, #28]
 8006ff0:	e841 2300 	strex	r3, r2, [r1]
 8006ff4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d1e4      	bne.n	8006fc6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2202      	movs	r2, #2
 8007000:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007002:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007006:	4619      	mov	r1, r3
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f881 	bl	8007110 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800700e:	e063      	b.n	80070d8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007014:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00e      	beq.n	800703a <HAL_UART_IRQHandler+0x6fe>
 800701c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007020:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007024:	2b00      	cmp	r3, #0
 8007026:	d008      	beq.n	800703a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007030:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f001 fe80 	bl	8008d38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007038:	e051      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800703a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800703e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007042:	2b00      	cmp	r3, #0
 8007044:	d014      	beq.n	8007070 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800704a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800704e:	2b00      	cmp	r3, #0
 8007050:	d105      	bne.n	800705e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007052:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007056:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d008      	beq.n	8007070 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007062:	2b00      	cmp	r3, #0
 8007064:	d03a      	beq.n	80070dc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	4798      	blx	r3
    }
    return;
 800706e:	e035      	b.n	80070dc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007070:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007078:	2b00      	cmp	r3, #0
 800707a:	d009      	beq.n	8007090 <HAL_UART_IRQHandler+0x754>
 800707c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007084:	2b00      	cmp	r3, #0
 8007086:	d003      	beq.n	8007090 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f001 f909 	bl	80082a0 <UART_EndTransmit_IT>
    return;
 800708e:	e026      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007094:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d009      	beq.n	80070b0 <HAL_UART_IRQHandler+0x774>
 800709c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070a0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d003      	beq.n	80070b0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f001 fe59 	bl	8008d60 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80070ae:	e016      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80070b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d010      	beq.n	80070de <HAL_UART_IRQHandler+0x7a2>
 80070bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	da0c      	bge.n	80070de <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f001 fe41 	bl	8008d4c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80070ca:	e008      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
      return;
 80070cc:	bf00      	nop
 80070ce:	e006      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
    return;
 80070d0:	bf00      	nop
 80070d2:	e004      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
      return;
 80070d4:	bf00      	nop
 80070d6:	e002      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
      return;
 80070d8:	bf00      	nop
 80070da:	e000      	b.n	80070de <HAL_UART_IRQHandler+0x7a2>
    return;
 80070dc:	bf00      	nop
  }
}
 80070de:	37e8      	adds	r7, #232	@ 0xe8
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	effffffe 	.word	0xeffffffe

080070e8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
 8007118:	460b      	mov	r3, r1
 800711a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007128:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800712c:	b092      	sub	sp, #72	@ 0x48
 800712e:	af00      	add	r7, sp, #0
 8007130:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007132:	2300      	movs	r3, #0
 8007134:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	689a      	ldr	r2, [r3, #8]
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	431a      	orrs	r2, r3
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	431a      	orrs	r2, r3
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	69db      	ldr	r3, [r3, #28]
 800714c:	4313      	orrs	r3, r2
 800714e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	4bbe      	ldr	r3, [pc, #760]	@ (8007450 <UART_SetConfig+0x328>)
 8007158:	4013      	ands	r3, r2
 800715a:	697a      	ldr	r2, [r7, #20]
 800715c:	6812      	ldr	r2, [r2, #0]
 800715e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007160:	430b      	orrs	r3, r1
 8007162:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	68da      	ldr	r2, [r3, #12]
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	430a      	orrs	r2, r1
 8007178:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	699b      	ldr	r3, [r3, #24]
 800717e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4ab3      	ldr	r2, [pc, #716]	@ (8007454 <UART_SetConfig+0x32c>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d004      	beq.n	8007194 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007190:	4313      	orrs	r3, r2
 8007192:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689a      	ldr	r2, [r3, #8]
 800719a:	4baf      	ldr	r3, [pc, #700]	@ (8007458 <UART_SetConfig+0x330>)
 800719c:	4013      	ands	r3, r2
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	6812      	ldr	r2, [r2, #0]
 80071a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071a4:	430b      	orrs	r3, r1
 80071a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ae:	f023 010f 	bic.w	r1, r3, #15
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	430a      	orrs	r2, r1
 80071bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	4aa6      	ldr	r2, [pc, #664]	@ (800745c <UART_SetConfig+0x334>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d177      	bne.n	80072b8 <UART_SetConfig+0x190>
 80071c8:	4ba5      	ldr	r3, [pc, #660]	@ (8007460 <UART_SetConfig+0x338>)
 80071ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80071d0:	2b28      	cmp	r3, #40	@ 0x28
 80071d2:	d86d      	bhi.n	80072b0 <UART_SetConfig+0x188>
 80071d4:	a201      	add	r2, pc, #4	@ (adr r2, 80071dc <UART_SetConfig+0xb4>)
 80071d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071da:	bf00      	nop
 80071dc:	08007281 	.word	0x08007281
 80071e0:	080072b1 	.word	0x080072b1
 80071e4:	080072b1 	.word	0x080072b1
 80071e8:	080072b1 	.word	0x080072b1
 80071ec:	080072b1 	.word	0x080072b1
 80071f0:	080072b1 	.word	0x080072b1
 80071f4:	080072b1 	.word	0x080072b1
 80071f8:	080072b1 	.word	0x080072b1
 80071fc:	08007289 	.word	0x08007289
 8007200:	080072b1 	.word	0x080072b1
 8007204:	080072b1 	.word	0x080072b1
 8007208:	080072b1 	.word	0x080072b1
 800720c:	080072b1 	.word	0x080072b1
 8007210:	080072b1 	.word	0x080072b1
 8007214:	080072b1 	.word	0x080072b1
 8007218:	080072b1 	.word	0x080072b1
 800721c:	08007291 	.word	0x08007291
 8007220:	080072b1 	.word	0x080072b1
 8007224:	080072b1 	.word	0x080072b1
 8007228:	080072b1 	.word	0x080072b1
 800722c:	080072b1 	.word	0x080072b1
 8007230:	080072b1 	.word	0x080072b1
 8007234:	080072b1 	.word	0x080072b1
 8007238:	080072b1 	.word	0x080072b1
 800723c:	08007299 	.word	0x08007299
 8007240:	080072b1 	.word	0x080072b1
 8007244:	080072b1 	.word	0x080072b1
 8007248:	080072b1 	.word	0x080072b1
 800724c:	080072b1 	.word	0x080072b1
 8007250:	080072b1 	.word	0x080072b1
 8007254:	080072b1 	.word	0x080072b1
 8007258:	080072b1 	.word	0x080072b1
 800725c:	080072a1 	.word	0x080072a1
 8007260:	080072b1 	.word	0x080072b1
 8007264:	080072b1 	.word	0x080072b1
 8007268:	080072b1 	.word	0x080072b1
 800726c:	080072b1 	.word	0x080072b1
 8007270:	080072b1 	.word	0x080072b1
 8007274:	080072b1 	.word	0x080072b1
 8007278:	080072b1 	.word	0x080072b1
 800727c:	080072a9 	.word	0x080072a9
 8007280:	2301      	movs	r3, #1
 8007282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007286:	e222      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007288:	2304      	movs	r3, #4
 800728a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800728e:	e21e      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007290:	2308      	movs	r3, #8
 8007292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007296:	e21a      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007298:	2310      	movs	r3, #16
 800729a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800729e:	e216      	b.n	80076ce <UART_SetConfig+0x5a6>
 80072a0:	2320      	movs	r3, #32
 80072a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072a6:	e212      	b.n	80076ce <UART_SetConfig+0x5a6>
 80072a8:	2340      	movs	r3, #64	@ 0x40
 80072aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072ae:	e20e      	b.n	80076ce <UART_SetConfig+0x5a6>
 80072b0:	2380      	movs	r3, #128	@ 0x80
 80072b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072b6:	e20a      	b.n	80076ce <UART_SetConfig+0x5a6>
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a69      	ldr	r2, [pc, #420]	@ (8007464 <UART_SetConfig+0x33c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d130      	bne.n	8007324 <UART_SetConfig+0x1fc>
 80072c2:	4b67      	ldr	r3, [pc, #412]	@ (8007460 <UART_SetConfig+0x338>)
 80072c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072c6:	f003 0307 	and.w	r3, r3, #7
 80072ca:	2b05      	cmp	r3, #5
 80072cc:	d826      	bhi.n	800731c <UART_SetConfig+0x1f4>
 80072ce:	a201      	add	r2, pc, #4	@ (adr r2, 80072d4 <UART_SetConfig+0x1ac>)
 80072d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d4:	080072ed 	.word	0x080072ed
 80072d8:	080072f5 	.word	0x080072f5
 80072dc:	080072fd 	.word	0x080072fd
 80072e0:	08007305 	.word	0x08007305
 80072e4:	0800730d 	.word	0x0800730d
 80072e8:	08007315 	.word	0x08007315
 80072ec:	2300      	movs	r3, #0
 80072ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072f2:	e1ec      	b.n	80076ce <UART_SetConfig+0x5a6>
 80072f4:	2304      	movs	r3, #4
 80072f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80072fa:	e1e8      	b.n	80076ce <UART_SetConfig+0x5a6>
 80072fc:	2308      	movs	r3, #8
 80072fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007302:	e1e4      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007304:	2310      	movs	r3, #16
 8007306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800730a:	e1e0      	b.n	80076ce <UART_SetConfig+0x5a6>
 800730c:	2320      	movs	r3, #32
 800730e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007312:	e1dc      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007314:	2340      	movs	r3, #64	@ 0x40
 8007316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800731a:	e1d8      	b.n	80076ce <UART_SetConfig+0x5a6>
 800731c:	2380      	movs	r3, #128	@ 0x80
 800731e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007322:	e1d4      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a4f      	ldr	r2, [pc, #316]	@ (8007468 <UART_SetConfig+0x340>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d130      	bne.n	8007390 <UART_SetConfig+0x268>
 800732e:	4b4c      	ldr	r3, [pc, #304]	@ (8007460 <UART_SetConfig+0x338>)
 8007330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007332:	f003 0307 	and.w	r3, r3, #7
 8007336:	2b05      	cmp	r3, #5
 8007338:	d826      	bhi.n	8007388 <UART_SetConfig+0x260>
 800733a:	a201      	add	r2, pc, #4	@ (adr r2, 8007340 <UART_SetConfig+0x218>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007359 	.word	0x08007359
 8007344:	08007361 	.word	0x08007361
 8007348:	08007369 	.word	0x08007369
 800734c:	08007371 	.word	0x08007371
 8007350:	08007379 	.word	0x08007379
 8007354:	08007381 	.word	0x08007381
 8007358:	2300      	movs	r3, #0
 800735a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800735e:	e1b6      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007360:	2304      	movs	r3, #4
 8007362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007366:	e1b2      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007368:	2308      	movs	r3, #8
 800736a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800736e:	e1ae      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007370:	2310      	movs	r3, #16
 8007372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007376:	e1aa      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007378:	2320      	movs	r3, #32
 800737a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800737e:	e1a6      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007380:	2340      	movs	r3, #64	@ 0x40
 8007382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007386:	e1a2      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007388:	2380      	movs	r3, #128	@ 0x80
 800738a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800738e:	e19e      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a35      	ldr	r2, [pc, #212]	@ (800746c <UART_SetConfig+0x344>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d130      	bne.n	80073fc <UART_SetConfig+0x2d4>
 800739a:	4b31      	ldr	r3, [pc, #196]	@ (8007460 <UART_SetConfig+0x338>)
 800739c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800739e:	f003 0307 	and.w	r3, r3, #7
 80073a2:	2b05      	cmp	r3, #5
 80073a4:	d826      	bhi.n	80073f4 <UART_SetConfig+0x2cc>
 80073a6:	a201      	add	r2, pc, #4	@ (adr r2, 80073ac <UART_SetConfig+0x284>)
 80073a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ac:	080073c5 	.word	0x080073c5
 80073b0:	080073cd 	.word	0x080073cd
 80073b4:	080073d5 	.word	0x080073d5
 80073b8:	080073dd 	.word	0x080073dd
 80073bc:	080073e5 	.word	0x080073e5
 80073c0:	080073ed 	.word	0x080073ed
 80073c4:	2300      	movs	r3, #0
 80073c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ca:	e180      	b.n	80076ce <UART_SetConfig+0x5a6>
 80073cc:	2304      	movs	r3, #4
 80073ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073d2:	e17c      	b.n	80076ce <UART_SetConfig+0x5a6>
 80073d4:	2308      	movs	r3, #8
 80073d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073da:	e178      	b.n	80076ce <UART_SetConfig+0x5a6>
 80073dc:	2310      	movs	r3, #16
 80073de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e2:	e174      	b.n	80076ce <UART_SetConfig+0x5a6>
 80073e4:	2320      	movs	r3, #32
 80073e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ea:	e170      	b.n	80076ce <UART_SetConfig+0x5a6>
 80073ec:	2340      	movs	r3, #64	@ 0x40
 80073ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073f2:	e16c      	b.n	80076ce <UART_SetConfig+0x5a6>
 80073f4:	2380      	movs	r3, #128	@ 0x80
 80073f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073fa:	e168      	b.n	80076ce <UART_SetConfig+0x5a6>
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a1b      	ldr	r2, [pc, #108]	@ (8007470 <UART_SetConfig+0x348>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d142      	bne.n	800748c <UART_SetConfig+0x364>
 8007406:	4b16      	ldr	r3, [pc, #88]	@ (8007460 <UART_SetConfig+0x338>)
 8007408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800740a:	f003 0307 	and.w	r3, r3, #7
 800740e:	2b05      	cmp	r3, #5
 8007410:	d838      	bhi.n	8007484 <UART_SetConfig+0x35c>
 8007412:	a201      	add	r2, pc, #4	@ (adr r2, 8007418 <UART_SetConfig+0x2f0>)
 8007414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007418:	08007431 	.word	0x08007431
 800741c:	08007439 	.word	0x08007439
 8007420:	08007441 	.word	0x08007441
 8007424:	08007449 	.word	0x08007449
 8007428:	08007475 	.word	0x08007475
 800742c:	0800747d 	.word	0x0800747d
 8007430:	2300      	movs	r3, #0
 8007432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007436:	e14a      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007438:	2304      	movs	r3, #4
 800743a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800743e:	e146      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007440:	2308      	movs	r3, #8
 8007442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007446:	e142      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007448:	2310      	movs	r3, #16
 800744a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800744e:	e13e      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007450:	cfff69f3 	.word	0xcfff69f3
 8007454:	58000c00 	.word	0x58000c00
 8007458:	11fff4ff 	.word	0x11fff4ff
 800745c:	40011000 	.word	0x40011000
 8007460:	58024400 	.word	0x58024400
 8007464:	40004400 	.word	0x40004400
 8007468:	40004800 	.word	0x40004800
 800746c:	40004c00 	.word	0x40004c00
 8007470:	40005000 	.word	0x40005000
 8007474:	2320      	movs	r3, #32
 8007476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800747a:	e128      	b.n	80076ce <UART_SetConfig+0x5a6>
 800747c:	2340      	movs	r3, #64	@ 0x40
 800747e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007482:	e124      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007484:	2380      	movs	r3, #128	@ 0x80
 8007486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800748a:	e120      	b.n	80076ce <UART_SetConfig+0x5a6>
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4acb      	ldr	r2, [pc, #812]	@ (80077c0 <UART_SetConfig+0x698>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d176      	bne.n	8007584 <UART_SetConfig+0x45c>
 8007496:	4bcb      	ldr	r3, [pc, #812]	@ (80077c4 <UART_SetConfig+0x69c>)
 8007498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800749a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800749e:	2b28      	cmp	r3, #40	@ 0x28
 80074a0:	d86c      	bhi.n	800757c <UART_SetConfig+0x454>
 80074a2:	a201      	add	r2, pc, #4	@ (adr r2, 80074a8 <UART_SetConfig+0x380>)
 80074a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a8:	0800754d 	.word	0x0800754d
 80074ac:	0800757d 	.word	0x0800757d
 80074b0:	0800757d 	.word	0x0800757d
 80074b4:	0800757d 	.word	0x0800757d
 80074b8:	0800757d 	.word	0x0800757d
 80074bc:	0800757d 	.word	0x0800757d
 80074c0:	0800757d 	.word	0x0800757d
 80074c4:	0800757d 	.word	0x0800757d
 80074c8:	08007555 	.word	0x08007555
 80074cc:	0800757d 	.word	0x0800757d
 80074d0:	0800757d 	.word	0x0800757d
 80074d4:	0800757d 	.word	0x0800757d
 80074d8:	0800757d 	.word	0x0800757d
 80074dc:	0800757d 	.word	0x0800757d
 80074e0:	0800757d 	.word	0x0800757d
 80074e4:	0800757d 	.word	0x0800757d
 80074e8:	0800755d 	.word	0x0800755d
 80074ec:	0800757d 	.word	0x0800757d
 80074f0:	0800757d 	.word	0x0800757d
 80074f4:	0800757d 	.word	0x0800757d
 80074f8:	0800757d 	.word	0x0800757d
 80074fc:	0800757d 	.word	0x0800757d
 8007500:	0800757d 	.word	0x0800757d
 8007504:	0800757d 	.word	0x0800757d
 8007508:	08007565 	.word	0x08007565
 800750c:	0800757d 	.word	0x0800757d
 8007510:	0800757d 	.word	0x0800757d
 8007514:	0800757d 	.word	0x0800757d
 8007518:	0800757d 	.word	0x0800757d
 800751c:	0800757d 	.word	0x0800757d
 8007520:	0800757d 	.word	0x0800757d
 8007524:	0800757d 	.word	0x0800757d
 8007528:	0800756d 	.word	0x0800756d
 800752c:	0800757d 	.word	0x0800757d
 8007530:	0800757d 	.word	0x0800757d
 8007534:	0800757d 	.word	0x0800757d
 8007538:	0800757d 	.word	0x0800757d
 800753c:	0800757d 	.word	0x0800757d
 8007540:	0800757d 	.word	0x0800757d
 8007544:	0800757d 	.word	0x0800757d
 8007548:	08007575 	.word	0x08007575
 800754c:	2301      	movs	r3, #1
 800754e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007552:	e0bc      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007554:	2304      	movs	r3, #4
 8007556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800755a:	e0b8      	b.n	80076ce <UART_SetConfig+0x5a6>
 800755c:	2308      	movs	r3, #8
 800755e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007562:	e0b4      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007564:	2310      	movs	r3, #16
 8007566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800756a:	e0b0      	b.n	80076ce <UART_SetConfig+0x5a6>
 800756c:	2320      	movs	r3, #32
 800756e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007572:	e0ac      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007574:	2340      	movs	r3, #64	@ 0x40
 8007576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800757a:	e0a8      	b.n	80076ce <UART_SetConfig+0x5a6>
 800757c:	2380      	movs	r3, #128	@ 0x80
 800757e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007582:	e0a4      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a8f      	ldr	r2, [pc, #572]	@ (80077c8 <UART_SetConfig+0x6a0>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d130      	bne.n	80075f0 <UART_SetConfig+0x4c8>
 800758e:	4b8d      	ldr	r3, [pc, #564]	@ (80077c4 <UART_SetConfig+0x69c>)
 8007590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	2b05      	cmp	r3, #5
 8007598:	d826      	bhi.n	80075e8 <UART_SetConfig+0x4c0>
 800759a:	a201      	add	r2, pc, #4	@ (adr r2, 80075a0 <UART_SetConfig+0x478>)
 800759c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075a0:	080075b9 	.word	0x080075b9
 80075a4:	080075c1 	.word	0x080075c1
 80075a8:	080075c9 	.word	0x080075c9
 80075ac:	080075d1 	.word	0x080075d1
 80075b0:	080075d9 	.word	0x080075d9
 80075b4:	080075e1 	.word	0x080075e1
 80075b8:	2300      	movs	r3, #0
 80075ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075be:	e086      	b.n	80076ce <UART_SetConfig+0x5a6>
 80075c0:	2304      	movs	r3, #4
 80075c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075c6:	e082      	b.n	80076ce <UART_SetConfig+0x5a6>
 80075c8:	2308      	movs	r3, #8
 80075ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ce:	e07e      	b.n	80076ce <UART_SetConfig+0x5a6>
 80075d0:	2310      	movs	r3, #16
 80075d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075d6:	e07a      	b.n	80076ce <UART_SetConfig+0x5a6>
 80075d8:	2320      	movs	r3, #32
 80075da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075de:	e076      	b.n	80076ce <UART_SetConfig+0x5a6>
 80075e0:	2340      	movs	r3, #64	@ 0x40
 80075e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075e6:	e072      	b.n	80076ce <UART_SetConfig+0x5a6>
 80075e8:	2380      	movs	r3, #128	@ 0x80
 80075ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ee:	e06e      	b.n	80076ce <UART_SetConfig+0x5a6>
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a75      	ldr	r2, [pc, #468]	@ (80077cc <UART_SetConfig+0x6a4>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d130      	bne.n	800765c <UART_SetConfig+0x534>
 80075fa:	4b72      	ldr	r3, [pc, #456]	@ (80077c4 <UART_SetConfig+0x69c>)
 80075fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075fe:	f003 0307 	and.w	r3, r3, #7
 8007602:	2b05      	cmp	r3, #5
 8007604:	d826      	bhi.n	8007654 <UART_SetConfig+0x52c>
 8007606:	a201      	add	r2, pc, #4	@ (adr r2, 800760c <UART_SetConfig+0x4e4>)
 8007608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760c:	08007625 	.word	0x08007625
 8007610:	0800762d 	.word	0x0800762d
 8007614:	08007635 	.word	0x08007635
 8007618:	0800763d 	.word	0x0800763d
 800761c:	08007645 	.word	0x08007645
 8007620:	0800764d 	.word	0x0800764d
 8007624:	2300      	movs	r3, #0
 8007626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800762a:	e050      	b.n	80076ce <UART_SetConfig+0x5a6>
 800762c:	2304      	movs	r3, #4
 800762e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007632:	e04c      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007634:	2308      	movs	r3, #8
 8007636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800763a:	e048      	b.n	80076ce <UART_SetConfig+0x5a6>
 800763c:	2310      	movs	r3, #16
 800763e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007642:	e044      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007644:	2320      	movs	r3, #32
 8007646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800764a:	e040      	b.n	80076ce <UART_SetConfig+0x5a6>
 800764c:	2340      	movs	r3, #64	@ 0x40
 800764e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007652:	e03c      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007654:	2380      	movs	r3, #128	@ 0x80
 8007656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800765a:	e038      	b.n	80076ce <UART_SetConfig+0x5a6>
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a5b      	ldr	r2, [pc, #364]	@ (80077d0 <UART_SetConfig+0x6a8>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d130      	bne.n	80076c8 <UART_SetConfig+0x5a0>
 8007666:	4b57      	ldr	r3, [pc, #348]	@ (80077c4 <UART_SetConfig+0x69c>)
 8007668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766a:	f003 0307 	and.w	r3, r3, #7
 800766e:	2b05      	cmp	r3, #5
 8007670:	d826      	bhi.n	80076c0 <UART_SetConfig+0x598>
 8007672:	a201      	add	r2, pc, #4	@ (adr r2, 8007678 <UART_SetConfig+0x550>)
 8007674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007678:	08007691 	.word	0x08007691
 800767c:	08007699 	.word	0x08007699
 8007680:	080076a1 	.word	0x080076a1
 8007684:	080076a9 	.word	0x080076a9
 8007688:	080076b1 	.word	0x080076b1
 800768c:	080076b9 	.word	0x080076b9
 8007690:	2302      	movs	r3, #2
 8007692:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007696:	e01a      	b.n	80076ce <UART_SetConfig+0x5a6>
 8007698:	2304      	movs	r3, #4
 800769a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800769e:	e016      	b.n	80076ce <UART_SetConfig+0x5a6>
 80076a0:	2308      	movs	r3, #8
 80076a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076a6:	e012      	b.n	80076ce <UART_SetConfig+0x5a6>
 80076a8:	2310      	movs	r3, #16
 80076aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ae:	e00e      	b.n	80076ce <UART_SetConfig+0x5a6>
 80076b0:	2320      	movs	r3, #32
 80076b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076b6:	e00a      	b.n	80076ce <UART_SetConfig+0x5a6>
 80076b8:	2340      	movs	r3, #64	@ 0x40
 80076ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076be:	e006      	b.n	80076ce <UART_SetConfig+0x5a6>
 80076c0:	2380      	movs	r3, #128	@ 0x80
 80076c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076c6:	e002      	b.n	80076ce <UART_SetConfig+0x5a6>
 80076c8:	2380      	movs	r3, #128	@ 0x80
 80076ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a3f      	ldr	r2, [pc, #252]	@ (80077d0 <UART_SetConfig+0x6a8>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	f040 80f8 	bne.w	80078ca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80076da:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80076de:	2b20      	cmp	r3, #32
 80076e0:	dc46      	bgt.n	8007770 <UART_SetConfig+0x648>
 80076e2:	2b02      	cmp	r3, #2
 80076e4:	f2c0 8082 	blt.w	80077ec <UART_SetConfig+0x6c4>
 80076e8:	3b02      	subs	r3, #2
 80076ea:	2b1e      	cmp	r3, #30
 80076ec:	d87e      	bhi.n	80077ec <UART_SetConfig+0x6c4>
 80076ee:	a201      	add	r2, pc, #4	@ (adr r2, 80076f4 <UART_SetConfig+0x5cc>)
 80076f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f4:	08007777 	.word	0x08007777
 80076f8:	080077ed 	.word	0x080077ed
 80076fc:	0800777f 	.word	0x0800777f
 8007700:	080077ed 	.word	0x080077ed
 8007704:	080077ed 	.word	0x080077ed
 8007708:	080077ed 	.word	0x080077ed
 800770c:	0800778f 	.word	0x0800778f
 8007710:	080077ed 	.word	0x080077ed
 8007714:	080077ed 	.word	0x080077ed
 8007718:	080077ed 	.word	0x080077ed
 800771c:	080077ed 	.word	0x080077ed
 8007720:	080077ed 	.word	0x080077ed
 8007724:	080077ed 	.word	0x080077ed
 8007728:	080077ed 	.word	0x080077ed
 800772c:	0800779f 	.word	0x0800779f
 8007730:	080077ed 	.word	0x080077ed
 8007734:	080077ed 	.word	0x080077ed
 8007738:	080077ed 	.word	0x080077ed
 800773c:	080077ed 	.word	0x080077ed
 8007740:	080077ed 	.word	0x080077ed
 8007744:	080077ed 	.word	0x080077ed
 8007748:	080077ed 	.word	0x080077ed
 800774c:	080077ed 	.word	0x080077ed
 8007750:	080077ed 	.word	0x080077ed
 8007754:	080077ed 	.word	0x080077ed
 8007758:	080077ed 	.word	0x080077ed
 800775c:	080077ed 	.word	0x080077ed
 8007760:	080077ed 	.word	0x080077ed
 8007764:	080077ed 	.word	0x080077ed
 8007768:	080077ed 	.word	0x080077ed
 800776c:	080077df 	.word	0x080077df
 8007770:	2b40      	cmp	r3, #64	@ 0x40
 8007772:	d037      	beq.n	80077e4 <UART_SetConfig+0x6bc>
 8007774:	e03a      	b.n	80077ec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007776:	f7fe fb95 	bl	8005ea4 <HAL_RCCEx_GetD3PCLK1Freq>
 800777a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800777c:	e03c      	b.n	80077f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800777e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007782:	4618      	mov	r0, r3
 8007784:	f7fe fba4 	bl	8005ed0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800778c:	e034      	b.n	80077f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800778e:	f107 0318 	add.w	r3, r7, #24
 8007792:	4618      	mov	r0, r3
 8007794:	f7fe fcf0 	bl	8006178 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800779c:	e02c      	b.n	80077f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800779e:	4b09      	ldr	r3, [pc, #36]	@ (80077c4 <UART_SetConfig+0x69c>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f003 0320 	and.w	r3, r3, #32
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d016      	beq.n	80077d8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80077aa:	4b06      	ldr	r3, [pc, #24]	@ (80077c4 <UART_SetConfig+0x69c>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	08db      	lsrs	r3, r3, #3
 80077b0:	f003 0303 	and.w	r3, r3, #3
 80077b4:	4a07      	ldr	r2, [pc, #28]	@ (80077d4 <UART_SetConfig+0x6ac>)
 80077b6:	fa22 f303 	lsr.w	r3, r2, r3
 80077ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80077bc:	e01c      	b.n	80077f8 <UART_SetConfig+0x6d0>
 80077be:	bf00      	nop
 80077c0:	40011400 	.word	0x40011400
 80077c4:	58024400 	.word	0x58024400
 80077c8:	40007800 	.word	0x40007800
 80077cc:	40007c00 	.word	0x40007c00
 80077d0:	58000c00 	.word	0x58000c00
 80077d4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80077d8:	4b9d      	ldr	r3, [pc, #628]	@ (8007a50 <UART_SetConfig+0x928>)
 80077da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077dc:	e00c      	b.n	80077f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80077de:	4b9d      	ldr	r3, [pc, #628]	@ (8007a54 <UART_SetConfig+0x92c>)
 80077e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077e2:	e009      	b.n	80077f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80077ea:	e005      	b.n	80077f8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80077ec:	2300      	movs	r3, #0
 80077ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80077f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80077f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f000 81de 	beq.w	8007bbc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007804:	4a94      	ldr	r2, [pc, #592]	@ (8007a58 <UART_SetConfig+0x930>)
 8007806:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800780a:	461a      	mov	r2, r3
 800780c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800780e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007812:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	685a      	ldr	r2, [r3, #4]
 8007818:	4613      	mov	r3, r2
 800781a:	005b      	lsls	r3, r3, #1
 800781c:	4413      	add	r3, r2
 800781e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007820:	429a      	cmp	r2, r3
 8007822:	d305      	bcc.n	8007830 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800782a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800782c:	429a      	cmp	r2, r3
 800782e:	d903      	bls.n	8007838 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007836:	e1c1      	b.n	8007bbc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007838:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800783a:	2200      	movs	r2, #0
 800783c:	60bb      	str	r3, [r7, #8]
 800783e:	60fa      	str	r2, [r7, #12]
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007844:	4a84      	ldr	r2, [pc, #528]	@ (8007a58 <UART_SetConfig+0x930>)
 8007846:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800784a:	b29b      	uxth	r3, r3
 800784c:	2200      	movs	r2, #0
 800784e:	603b      	str	r3, [r7, #0]
 8007850:	607a      	str	r2, [r7, #4]
 8007852:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007856:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800785a:	f7f8 fd91 	bl	8000380 <__aeabi_uldivmod>
 800785e:	4602      	mov	r2, r0
 8007860:	460b      	mov	r3, r1
 8007862:	4610      	mov	r0, r2
 8007864:	4619      	mov	r1, r3
 8007866:	f04f 0200 	mov.w	r2, #0
 800786a:	f04f 0300 	mov.w	r3, #0
 800786e:	020b      	lsls	r3, r1, #8
 8007870:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007874:	0202      	lsls	r2, r0, #8
 8007876:	6979      	ldr	r1, [r7, #20]
 8007878:	6849      	ldr	r1, [r1, #4]
 800787a:	0849      	lsrs	r1, r1, #1
 800787c:	2000      	movs	r0, #0
 800787e:	460c      	mov	r4, r1
 8007880:	4605      	mov	r5, r0
 8007882:	eb12 0804 	adds.w	r8, r2, r4
 8007886:	eb43 0905 	adc.w	r9, r3, r5
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	2200      	movs	r2, #0
 8007890:	469a      	mov	sl, r3
 8007892:	4693      	mov	fp, r2
 8007894:	4652      	mov	r2, sl
 8007896:	465b      	mov	r3, fp
 8007898:	4640      	mov	r0, r8
 800789a:	4649      	mov	r1, r9
 800789c:	f7f8 fd70 	bl	8000380 <__aeabi_uldivmod>
 80078a0:	4602      	mov	r2, r0
 80078a2:	460b      	mov	r3, r1
 80078a4:	4613      	mov	r3, r2
 80078a6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80078a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80078ae:	d308      	bcc.n	80078c2 <UART_SetConfig+0x79a>
 80078b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078b6:	d204      	bcs.n	80078c2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80078be:	60da      	str	r2, [r3, #12]
 80078c0:	e17c      	b.n	8007bbc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80078c8:	e178      	b.n	8007bbc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	69db      	ldr	r3, [r3, #28]
 80078ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078d2:	f040 80c5 	bne.w	8007a60 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80078d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80078da:	2b20      	cmp	r3, #32
 80078dc:	dc48      	bgt.n	8007970 <UART_SetConfig+0x848>
 80078de:	2b00      	cmp	r3, #0
 80078e0:	db7b      	blt.n	80079da <UART_SetConfig+0x8b2>
 80078e2:	2b20      	cmp	r3, #32
 80078e4:	d879      	bhi.n	80079da <UART_SetConfig+0x8b2>
 80078e6:	a201      	add	r2, pc, #4	@ (adr r2, 80078ec <UART_SetConfig+0x7c4>)
 80078e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ec:	08007977 	.word	0x08007977
 80078f0:	0800797f 	.word	0x0800797f
 80078f4:	080079db 	.word	0x080079db
 80078f8:	080079db 	.word	0x080079db
 80078fc:	08007987 	.word	0x08007987
 8007900:	080079db 	.word	0x080079db
 8007904:	080079db 	.word	0x080079db
 8007908:	080079db 	.word	0x080079db
 800790c:	08007997 	.word	0x08007997
 8007910:	080079db 	.word	0x080079db
 8007914:	080079db 	.word	0x080079db
 8007918:	080079db 	.word	0x080079db
 800791c:	080079db 	.word	0x080079db
 8007920:	080079db 	.word	0x080079db
 8007924:	080079db 	.word	0x080079db
 8007928:	080079db 	.word	0x080079db
 800792c:	080079a7 	.word	0x080079a7
 8007930:	080079db 	.word	0x080079db
 8007934:	080079db 	.word	0x080079db
 8007938:	080079db 	.word	0x080079db
 800793c:	080079db 	.word	0x080079db
 8007940:	080079db 	.word	0x080079db
 8007944:	080079db 	.word	0x080079db
 8007948:	080079db 	.word	0x080079db
 800794c:	080079db 	.word	0x080079db
 8007950:	080079db 	.word	0x080079db
 8007954:	080079db 	.word	0x080079db
 8007958:	080079db 	.word	0x080079db
 800795c:	080079db 	.word	0x080079db
 8007960:	080079db 	.word	0x080079db
 8007964:	080079db 	.word	0x080079db
 8007968:	080079db 	.word	0x080079db
 800796c:	080079cd 	.word	0x080079cd
 8007970:	2b40      	cmp	r3, #64	@ 0x40
 8007972:	d02e      	beq.n	80079d2 <UART_SetConfig+0x8aa>
 8007974:	e031      	b.n	80079da <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007976:	f7fd f85f 	bl	8004a38 <HAL_RCC_GetPCLK1Freq>
 800797a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800797c:	e033      	b.n	80079e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800797e:	f7fd f871 	bl	8004a64 <HAL_RCC_GetPCLK2Freq>
 8007982:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007984:	e02f      	b.n	80079e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007986:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800798a:	4618      	mov	r0, r3
 800798c:	f7fe faa0 	bl	8005ed0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007994:	e027      	b.n	80079e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007996:	f107 0318 	add.w	r3, r7, #24
 800799a:	4618      	mov	r0, r3
 800799c:	f7fe fbec 	bl	8006178 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80079a0:	69fb      	ldr	r3, [r7, #28]
 80079a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079a4:	e01f      	b.n	80079e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80079a6:	4b2d      	ldr	r3, [pc, #180]	@ (8007a5c <UART_SetConfig+0x934>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f003 0320 	and.w	r3, r3, #32
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d009      	beq.n	80079c6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80079b2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a5c <UART_SetConfig+0x934>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	08db      	lsrs	r3, r3, #3
 80079b8:	f003 0303 	and.w	r3, r3, #3
 80079bc:	4a24      	ldr	r2, [pc, #144]	@ (8007a50 <UART_SetConfig+0x928>)
 80079be:	fa22 f303 	lsr.w	r3, r2, r3
 80079c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80079c4:	e00f      	b.n	80079e6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80079c6:	4b22      	ldr	r3, [pc, #136]	@ (8007a50 <UART_SetConfig+0x928>)
 80079c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079ca:	e00c      	b.n	80079e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80079cc:	4b21      	ldr	r3, [pc, #132]	@ (8007a54 <UART_SetConfig+0x92c>)
 80079ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079d0:	e009      	b.n	80079e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80079d8:	e005      	b.n	80079e6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80079da:	2300      	movs	r3, #0
 80079dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80079e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80079e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	f000 80e7 	beq.w	8007bbc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f2:	4a19      	ldr	r2, [pc, #100]	@ (8007a58 <UART_SetConfig+0x930>)
 80079f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80079f8:	461a      	mov	r2, r3
 80079fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a00:	005a      	lsls	r2, r3, #1
 8007a02:	697b      	ldr	r3, [r7, #20]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	085b      	lsrs	r3, r3, #1
 8007a08:	441a      	add	r2, r3
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a12:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a16:	2b0f      	cmp	r3, #15
 8007a18:	d916      	bls.n	8007a48 <UART_SetConfig+0x920>
 8007a1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a20:	d212      	bcs.n	8007a48 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	f023 030f 	bic.w	r3, r3, #15
 8007a2a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a2e:	085b      	lsrs	r3, r3, #1
 8007a30:	b29b      	uxth	r3, r3
 8007a32:	f003 0307 	and.w	r3, r3, #7
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007a3e:	697b      	ldr	r3, [r7, #20]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007a44:	60da      	str	r2, [r3, #12]
 8007a46:	e0b9      	b.n	8007bbc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007a4e:	e0b5      	b.n	8007bbc <UART_SetConfig+0xa94>
 8007a50:	03d09000 	.word	0x03d09000
 8007a54:	003d0900 	.word	0x003d0900
 8007a58:	08009cb0 	.word	0x08009cb0
 8007a5c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007a60:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007a64:	2b20      	cmp	r3, #32
 8007a66:	dc49      	bgt.n	8007afc <UART_SetConfig+0x9d4>
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	db7c      	blt.n	8007b66 <UART_SetConfig+0xa3e>
 8007a6c:	2b20      	cmp	r3, #32
 8007a6e:	d87a      	bhi.n	8007b66 <UART_SetConfig+0xa3e>
 8007a70:	a201      	add	r2, pc, #4	@ (adr r2, 8007a78 <UART_SetConfig+0x950>)
 8007a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a76:	bf00      	nop
 8007a78:	08007b03 	.word	0x08007b03
 8007a7c:	08007b0b 	.word	0x08007b0b
 8007a80:	08007b67 	.word	0x08007b67
 8007a84:	08007b67 	.word	0x08007b67
 8007a88:	08007b13 	.word	0x08007b13
 8007a8c:	08007b67 	.word	0x08007b67
 8007a90:	08007b67 	.word	0x08007b67
 8007a94:	08007b67 	.word	0x08007b67
 8007a98:	08007b23 	.word	0x08007b23
 8007a9c:	08007b67 	.word	0x08007b67
 8007aa0:	08007b67 	.word	0x08007b67
 8007aa4:	08007b67 	.word	0x08007b67
 8007aa8:	08007b67 	.word	0x08007b67
 8007aac:	08007b67 	.word	0x08007b67
 8007ab0:	08007b67 	.word	0x08007b67
 8007ab4:	08007b67 	.word	0x08007b67
 8007ab8:	08007b33 	.word	0x08007b33
 8007abc:	08007b67 	.word	0x08007b67
 8007ac0:	08007b67 	.word	0x08007b67
 8007ac4:	08007b67 	.word	0x08007b67
 8007ac8:	08007b67 	.word	0x08007b67
 8007acc:	08007b67 	.word	0x08007b67
 8007ad0:	08007b67 	.word	0x08007b67
 8007ad4:	08007b67 	.word	0x08007b67
 8007ad8:	08007b67 	.word	0x08007b67
 8007adc:	08007b67 	.word	0x08007b67
 8007ae0:	08007b67 	.word	0x08007b67
 8007ae4:	08007b67 	.word	0x08007b67
 8007ae8:	08007b67 	.word	0x08007b67
 8007aec:	08007b67 	.word	0x08007b67
 8007af0:	08007b67 	.word	0x08007b67
 8007af4:	08007b67 	.word	0x08007b67
 8007af8:	08007b59 	.word	0x08007b59
 8007afc:	2b40      	cmp	r3, #64	@ 0x40
 8007afe:	d02e      	beq.n	8007b5e <UART_SetConfig+0xa36>
 8007b00:	e031      	b.n	8007b66 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b02:	f7fc ff99 	bl	8004a38 <HAL_RCC_GetPCLK1Freq>
 8007b06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b08:	e033      	b.n	8007b72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b0a:	f7fc ffab 	bl	8004a64 <HAL_RCC_GetPCLK2Freq>
 8007b0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b10:	e02f      	b.n	8007b72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b16:	4618      	mov	r0, r3
 8007b18:	f7fe f9da 	bl	8005ed0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b20:	e027      	b.n	8007b72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b22:	f107 0318 	add.w	r3, r7, #24
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7fe fb26 	bl	8006178 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007b2c:	69fb      	ldr	r3, [r7, #28]
 8007b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b30:	e01f      	b.n	8007b72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b32:	4b2d      	ldr	r3, [pc, #180]	@ (8007be8 <UART_SetConfig+0xac0>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0320 	and.w	r3, r3, #32
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d009      	beq.n	8007b52 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8007be8 <UART_SetConfig+0xac0>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	08db      	lsrs	r3, r3, #3
 8007b44:	f003 0303 	and.w	r3, r3, #3
 8007b48:	4a28      	ldr	r2, [pc, #160]	@ (8007bec <UART_SetConfig+0xac4>)
 8007b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007b50:	e00f      	b.n	8007b72 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007b52:	4b26      	ldr	r3, [pc, #152]	@ (8007bec <UART_SetConfig+0xac4>)
 8007b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b56:	e00c      	b.n	8007b72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007b58:	4b25      	ldr	r3, [pc, #148]	@ (8007bf0 <UART_SetConfig+0xac8>)
 8007b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b5c:	e009      	b.n	8007b72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007b64:	e005      	b.n	8007b72 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007b66:	2300      	movs	r3, #0
 8007b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007b70:	bf00      	nop
    }

    if (pclk != 0U)
 8007b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d021      	beq.n	8007bbc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8007bf4 <UART_SetConfig+0xacc>)
 8007b7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b82:	461a      	mov	r2, r3
 8007b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b86:	fbb3 f2f2 	udiv	r2, r3, r2
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	685b      	ldr	r3, [r3, #4]
 8007b8e:	085b      	lsrs	r3, r3, #1
 8007b90:	441a      	add	r2, r3
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007b9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9e:	2b0f      	cmp	r3, #15
 8007ba0:	d909      	bls.n	8007bb6 <UART_SetConfig+0xa8e>
 8007ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ba8:	d205      	bcs.n	8007bb6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007baa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bac:	b29a      	uxth	r2, r3
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	60da      	str	r2, [r3, #12]
 8007bb4:	e002      	b.n	8007bbc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007bd8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3748      	adds	r7, #72	@ 0x48
 8007be0:	46bd      	mov	sp, r7
 8007be2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007be6:	bf00      	nop
 8007be8:	58024400 	.word	0x58024400
 8007bec:	03d09000 	.word	0x03d09000
 8007bf0:	003d0900 	.word	0x003d0900
 8007bf4:	08009cb0 	.word	0x08009cb0

08007bf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c04:	f003 0308 	and.w	r3, r3, #8
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d00a      	beq.n	8007c22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	685b      	ldr	r3, [r3, #4]
 8007c12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	430a      	orrs	r2, r1
 8007c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00a      	beq.n	8007c44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	430a      	orrs	r2, r1
 8007c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c48:	f003 0302 	and.w	r3, r3, #2
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00a      	beq.n	8007c66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	430a      	orrs	r2, r1
 8007c64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c6a:	f003 0304 	and.w	r3, r3, #4
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d00a      	beq.n	8007c88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	430a      	orrs	r2, r1
 8007c86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8c:	f003 0310 	and.w	r3, r3, #16
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00a      	beq.n	8007caa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cae:	f003 0320 	and.w	r3, r3, #32
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d00a      	beq.n	8007ccc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	430a      	orrs	r2, r1
 8007cca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d01a      	beq.n	8007d0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	430a      	orrs	r2, r1
 8007cec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cf6:	d10a      	bne.n	8007d0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	430a      	orrs	r2, r1
 8007d0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00a      	beq.n	8007d30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	430a      	orrs	r2, r1
 8007d2e:	605a      	str	r2, [r3, #4]
  }
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b098      	sub	sp, #96	@ 0x60
 8007d40:	af02      	add	r7, sp, #8
 8007d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007d4c:	f7fa f9fa 	bl	8002144 <HAL_GetTick>
 8007d50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 0308 	and.w	r3, r3, #8
 8007d5c:	2b08      	cmp	r3, #8
 8007d5e:	d12f      	bne.n	8007dc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007d60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007d6e:	6878      	ldr	r0, [r7, #4]
 8007d70:	f000 f88e 	bl	8007e90 <UART_WaitOnFlagUntilTimeout>
 8007d74:	4603      	mov	r3, r0
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d022      	beq.n	8007dc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d82:	e853 3f00 	ldrex	r3, [r3]
 8007d86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	461a      	mov	r2, r3
 8007d96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d98:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007d9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007da0:	e841 2300 	strex	r3, r2, [r1]
 8007da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007da6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1e6      	bne.n	8007d7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2220      	movs	r2, #32
 8007db0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007dbc:	2303      	movs	r3, #3
 8007dbe:	e063      	b.n	8007e88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0304 	and.w	r3, r3, #4
 8007dca:	2b04      	cmp	r3, #4
 8007dcc:	d149      	bne.n	8007e62 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007dce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007ddc:	6878      	ldr	r0, [r7, #4]
 8007dde:	f000 f857 	bl	8007e90 <UART_WaitOnFlagUntilTimeout>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d03c      	beq.n	8007e62 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df0:	e853 3f00 	ldrex	r3, [r3]
 8007df4:	623b      	str	r3, [r7, #32]
   return(result);
 8007df6:	6a3b      	ldr	r3, [r7, #32]
 8007df8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007dfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	461a      	mov	r2, r3
 8007e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e06:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e08:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e0e:	e841 2300 	strex	r3, r2, [r1]
 8007e12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e6      	bne.n	8007de8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	3308      	adds	r3, #8
 8007e20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	e853 3f00 	ldrex	r3, [r3]
 8007e28:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	f023 0301 	bic.w	r3, r3, #1
 8007e30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3308      	adds	r3, #8
 8007e38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e3a:	61fa      	str	r2, [r7, #28]
 8007e3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3e:	69b9      	ldr	r1, [r7, #24]
 8007e40:	69fa      	ldr	r2, [r7, #28]
 8007e42:	e841 2300 	strex	r3, r2, [r1]
 8007e46:	617b      	str	r3, [r7, #20]
   return(result);
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1e5      	bne.n	8007e1a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2220      	movs	r2, #32
 8007e52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	e012      	b.n	8007e88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2220      	movs	r2, #32
 8007e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2220      	movs	r2, #32
 8007e6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2200      	movs	r2, #0
 8007e82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3758      	adds	r7, #88	@ 0x58
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	603b      	str	r3, [r7, #0]
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ea0:	e04f      	b.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ea2:	69bb      	ldr	r3, [r7, #24]
 8007ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea8:	d04b      	beq.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007eaa:	f7fa f94b 	bl	8002144 <HAL_GetTick>
 8007eae:	4602      	mov	r2, r0
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	1ad3      	subs	r3, r2, r3
 8007eb4:	69ba      	ldr	r2, [r7, #24]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d302      	bcc.n	8007ec0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d101      	bne.n	8007ec4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ec0:	2303      	movs	r3, #3
 8007ec2:	e04e      	b.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f003 0304 	and.w	r3, r3, #4
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d037      	beq.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	2b80      	cmp	r3, #128	@ 0x80
 8007ed6:	d034      	beq.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	2b40      	cmp	r3, #64	@ 0x40
 8007edc:	d031      	beq.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	69db      	ldr	r3, [r3, #28]
 8007ee4:	f003 0308 	and.w	r3, r3, #8
 8007ee8:	2b08      	cmp	r3, #8
 8007eea:	d110      	bne.n	8007f0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2208      	movs	r2, #8
 8007ef2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ef4:	68f8      	ldr	r0, [r7, #12]
 8007ef6:	f000 f95b 	bl	80081b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2208      	movs	r2, #8
 8007efe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f0a:	2301      	movs	r3, #1
 8007f0c:	e029      	b.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	69db      	ldr	r3, [r3, #28]
 8007f14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f1c:	d111      	bne.n	8007f42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f000 f941 	bl	80081b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2220      	movs	r2, #32
 8007f32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007f3e:	2303      	movs	r3, #3
 8007f40:	e00f      	b.n	8007f62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	69da      	ldr	r2, [r3, #28]
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	68ba      	ldr	r2, [r7, #8]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	bf0c      	ite	eq
 8007f52:	2301      	moveq	r3, #1
 8007f54:	2300      	movne	r3, #0
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	461a      	mov	r2, r3
 8007f5a:	79fb      	ldrb	r3, [r7, #7]
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d0a0      	beq.n	8007ea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f60:	2300      	movs	r3, #0
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3710      	adds	r7, #16
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
	...

08007f6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b0a3      	sub	sp, #140	@ 0x8c
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	4613      	mov	r3, r2
 8007f78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	68ba      	ldr	r2, [r7, #8]
 8007f7e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	88fa      	ldrh	r2, [r7, #6]
 8007f84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	88fa      	ldrh	r2, [r7, #6]
 8007f8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2200      	movs	r2, #0
 8007f94:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f9e:	d10e      	bne.n	8007fbe <UART_Start_Receive_IT+0x52>
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	691b      	ldr	r3, [r3, #16]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d105      	bne.n	8007fb4 <UART_Start_Receive_IT+0x48>
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007fae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fb2:	e02d      	b.n	8008010 <UART_Start_Receive_IT+0xa4>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	22ff      	movs	r2, #255	@ 0xff
 8007fb8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fbc:	e028      	b.n	8008010 <UART_Start_Receive_IT+0xa4>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d10d      	bne.n	8007fe2 <UART_Start_Receive_IT+0x76>
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d104      	bne.n	8007fd8 <UART_Start_Receive_IT+0x6c>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	22ff      	movs	r2, #255	@ 0xff
 8007fd2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fd6:	e01b      	b.n	8008010 <UART_Start_Receive_IT+0xa4>
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	227f      	movs	r2, #127	@ 0x7f
 8007fdc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007fe0:	e016      	b.n	8008010 <UART_Start_Receive_IT+0xa4>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	689b      	ldr	r3, [r3, #8]
 8007fe6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fea:	d10d      	bne.n	8008008 <UART_Start_Receive_IT+0x9c>
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	691b      	ldr	r3, [r3, #16]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d104      	bne.n	8007ffe <UART_Start_Receive_IT+0x92>
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	227f      	movs	r2, #127	@ 0x7f
 8007ff8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007ffc:	e008      	b.n	8008010 <UART_Start_Receive_IT+0xa4>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	223f      	movs	r2, #63	@ 0x3f
 8008002:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008006:	e003      	b.n	8008010 <UART_Start_Receive_IT+0xa4>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2200      	movs	r2, #0
 800800c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2200      	movs	r2, #0
 8008014:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2222      	movs	r2, #34	@ 0x22
 800801c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	3308      	adds	r3, #8
 8008026:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008028:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800802a:	e853 3f00 	ldrex	r3, [r3]
 800802e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008030:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008032:	f043 0301 	orr.w	r3, r3, #1
 8008036:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	3308      	adds	r3, #8
 8008040:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008044:	673a      	str	r2, [r7, #112]	@ 0x70
 8008046:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008048:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800804a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800804c:	e841 2300 	strex	r3, r2, [r1]
 8008050:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008052:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008054:	2b00      	cmp	r3, #0
 8008056:	d1e3      	bne.n	8008020 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800805c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008060:	d14f      	bne.n	8008102 <UART_Start_Receive_IT+0x196>
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008068:	88fa      	ldrh	r2, [r7, #6]
 800806a:	429a      	cmp	r2, r3
 800806c:	d349      	bcc.n	8008102 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008076:	d107      	bne.n	8008088 <UART_Start_Receive_IT+0x11c>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d103      	bne.n	8008088 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	4a47      	ldr	r2, [pc, #284]	@ (80081a0 <UART_Start_Receive_IT+0x234>)
 8008084:	675a      	str	r2, [r3, #116]	@ 0x74
 8008086:	e002      	b.n	800808e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	4a46      	ldr	r2, [pc, #280]	@ (80081a4 <UART_Start_Receive_IT+0x238>)
 800808c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d01a      	beq.n	80080cc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800809e:	e853 3f00 	ldrex	r3, [r3]
 80080a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80080a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080aa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	461a      	mov	r2, r3
 80080b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80080ba:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080bc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80080be:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80080c0:	e841 2300 	strex	r3, r2, [r1]
 80080c4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80080c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d1e4      	bne.n	8008096 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	3308      	adds	r3, #8
 80080d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080d6:	e853 3f00 	ldrex	r3, [r3]
 80080da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80080dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	3308      	adds	r3, #8
 80080ea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80080ec:	64ba      	str	r2, [r7, #72]	@ 0x48
 80080ee:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80080f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080f4:	e841 2300 	strex	r3, r2, [r1]
 80080f8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80080fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1e5      	bne.n	80080cc <UART_Start_Receive_IT+0x160>
 8008100:	e046      	b.n	8008190 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800810a:	d107      	bne.n	800811c <UART_Start_Receive_IT+0x1b0>
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d103      	bne.n	800811c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	4a24      	ldr	r2, [pc, #144]	@ (80081a8 <UART_Start_Receive_IT+0x23c>)
 8008118:	675a      	str	r2, [r3, #116]	@ 0x74
 800811a:	e002      	b.n	8008122 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	4a23      	ldr	r2, [pc, #140]	@ (80081ac <UART_Start_Receive_IT+0x240>)
 8008120:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	691b      	ldr	r3, [r3, #16]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d019      	beq.n	800815e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008132:	e853 3f00 	ldrex	r3, [r3]
 8008136:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800813e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	461a      	mov	r2, r3
 8008146:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008148:	637b      	str	r3, [r7, #52]	@ 0x34
 800814a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800814e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008150:	e841 2300 	strex	r3, r2, [r1]
 8008154:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008158:	2b00      	cmp	r3, #0
 800815a:	d1e6      	bne.n	800812a <UART_Start_Receive_IT+0x1be>
 800815c:	e018      	b.n	8008190 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	e853 3f00 	ldrex	r3, [r3]
 800816a:	613b      	str	r3, [r7, #16]
   return(result);
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	f043 0320 	orr.w	r3, r3, #32
 8008172:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	461a      	mov	r2, r3
 800817a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800817c:	623b      	str	r3, [r7, #32]
 800817e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008180:	69f9      	ldr	r1, [r7, #28]
 8008182:	6a3a      	ldr	r2, [r7, #32]
 8008184:	e841 2300 	strex	r3, r2, [r1]
 8008188:	61bb      	str	r3, [r7, #24]
   return(result);
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d1e6      	bne.n	800815e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008190:	2300      	movs	r3, #0
}
 8008192:	4618      	mov	r0, r3
 8008194:	378c      	adds	r7, #140	@ 0x8c
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr
 800819e:	bf00      	nop
 80081a0:	080089cd 	.word	0x080089cd
 80081a4:	08008669 	.word	0x08008669
 80081a8:	080084b1 	.word	0x080084b1
 80081ac:	080082f9 	.word	0x080082f9

080081b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b095      	sub	sp, #84	@ 0x54
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081c0:	e853 3f00 	ldrex	r3, [r3]
 80081c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80081c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	461a      	mov	r2, r3
 80081d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80081d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80081dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80081de:	e841 2300 	strex	r3, r2, [r1]
 80081e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80081e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1e6      	bne.n	80081b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	3308      	adds	r3, #8
 80081f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f2:	6a3b      	ldr	r3, [r7, #32]
 80081f4:	e853 3f00 	ldrex	r3, [r3]
 80081f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80081fa:	69fa      	ldr	r2, [r7, #28]
 80081fc:	4b1e      	ldr	r3, [pc, #120]	@ (8008278 <UART_EndRxTransfer+0xc8>)
 80081fe:	4013      	ands	r3, r2
 8008200:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	3308      	adds	r3, #8
 8008208:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800820a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800820c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008210:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008212:	e841 2300 	strex	r3, r2, [r1]
 8008216:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821a:	2b00      	cmp	r3, #0
 800821c:	d1e5      	bne.n	80081ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008222:	2b01      	cmp	r3, #1
 8008224:	d118      	bne.n	8008258 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	e853 3f00 	ldrex	r3, [r3]
 8008232:	60bb      	str	r3, [r7, #8]
   return(result);
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	f023 0310 	bic.w	r3, r3, #16
 800823a:	647b      	str	r3, [r7, #68]	@ 0x44
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	461a      	mov	r2, r3
 8008242:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008244:	61bb      	str	r3, [r7, #24]
 8008246:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008248:	6979      	ldr	r1, [r7, #20]
 800824a:	69ba      	ldr	r2, [r7, #24]
 800824c:	e841 2300 	strex	r3, r2, [r1]
 8008250:	613b      	str	r3, [r7, #16]
   return(result);
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1e6      	bne.n	8008226 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2220      	movs	r2, #32
 800825c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2200      	movs	r2, #0
 8008264:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800826c:	bf00      	nop
 800826e:	3754      	adds	r7, #84	@ 0x54
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr
 8008278:	effffffe 	.word	0xeffffffe

0800827c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008288:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f7fe ff32 	bl	80070fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008298:	bf00      	nop
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b088      	sub	sp, #32
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	e853 3f00 	ldrex	r3, [r3]
 80082b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082bc:	61fb      	str	r3, [r7, #28]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	61bb      	str	r3, [r7, #24]
 80082c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ca:	6979      	ldr	r1, [r7, #20]
 80082cc:	69ba      	ldr	r2, [r7, #24]
 80082ce:	e841 2300 	strex	r3, r2, [r1]
 80082d2:	613b      	str	r3, [r7, #16]
   return(result);
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1e6      	bne.n	80082a8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2220      	movs	r2, #32
 80082de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f7fe fefd 	bl	80070e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082ee:	bf00      	nop
 80082f0:	3720      	adds	r7, #32
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
	...

080082f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b09c      	sub	sp, #112	@ 0x70
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008306:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008310:	2b22      	cmp	r3, #34	@ 0x22
 8008312:	f040 80be 	bne.w	8008492 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800831c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008320:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008324:	b2d9      	uxtb	r1, r3
 8008326:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800832a:	b2da      	uxtb	r2, r3
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008330:	400a      	ands	r2, r1
 8008332:	b2d2      	uxtb	r2, r2
 8008334:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800833a:	1c5a      	adds	r2, r3, #1
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008346:	b29b      	uxth	r3, r3
 8008348:	3b01      	subs	r3, #1
 800834a:	b29a      	uxth	r2, r3
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008358:	b29b      	uxth	r3, r3
 800835a:	2b00      	cmp	r3, #0
 800835c:	f040 80a1 	bne.w	80084a2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008368:	e853 3f00 	ldrex	r3, [r3]
 800836c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800836e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008370:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008374:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	461a      	mov	r2, r3
 800837c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800837e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008380:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008384:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008386:	e841 2300 	strex	r3, r2, [r1]
 800838a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800838c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800838e:	2b00      	cmp	r3, #0
 8008390:	d1e6      	bne.n	8008360 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	3308      	adds	r3, #8
 8008398:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800839c:	e853 3f00 	ldrex	r3, [r3]
 80083a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083a4:	f023 0301 	bic.w	r3, r3, #1
 80083a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	3308      	adds	r3, #8
 80083b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80083b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80083b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1e5      	bne.n	8008392 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	2200      	movs	r2, #0
 80083d8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a33      	ldr	r2, [pc, #204]	@ (80084ac <UART_RxISR_8BIT+0x1b4>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d01f      	beq.n	8008424 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d018      	beq.n	8008424 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083fa:	e853 3f00 	ldrex	r3, [r3]
 80083fe:	623b      	str	r3, [r7, #32]
   return(result);
 8008400:	6a3b      	ldr	r3, [r7, #32]
 8008402:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008406:	663b      	str	r3, [r7, #96]	@ 0x60
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	461a      	mov	r2, r3
 800840e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008410:	633b      	str	r3, [r7, #48]	@ 0x30
 8008412:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008414:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008418:	e841 2300 	strex	r3, r2, [r1]
 800841c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800841e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1e6      	bne.n	80083f2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008428:	2b01      	cmp	r3, #1
 800842a:	d12e      	bne.n	800848a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	e853 3f00 	ldrex	r3, [r3]
 800843e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f023 0310 	bic.w	r3, r3, #16
 8008446:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	461a      	mov	r2, r3
 800844e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008450:	61fb      	str	r3, [r7, #28]
 8008452:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008454:	69b9      	ldr	r1, [r7, #24]
 8008456:	69fa      	ldr	r2, [r7, #28]
 8008458:	e841 2300 	strex	r3, r2, [r1]
 800845c:	617b      	str	r3, [r7, #20]
   return(result);
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1e6      	bne.n	8008432 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	69db      	ldr	r3, [r3, #28]
 800846a:	f003 0310 	and.w	r3, r3, #16
 800846e:	2b10      	cmp	r3, #16
 8008470:	d103      	bne.n	800847a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2210      	movs	r2, #16
 8008478:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f7fe fe44 	bl	8007110 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008488:	e00b      	b.n	80084a2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f7f9 fa8a 	bl	80019a4 <HAL_UART_RxCpltCallback>
}
 8008490:	e007      	b.n	80084a2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	699a      	ldr	r2, [r3, #24]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f042 0208 	orr.w	r2, r2, #8
 80084a0:	619a      	str	r2, [r3, #24]
}
 80084a2:	bf00      	nop
 80084a4:	3770      	adds	r7, #112	@ 0x70
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	58000c00 	.word	0x58000c00

080084b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b09c      	sub	sp, #112	@ 0x70
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80084be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084c8:	2b22      	cmp	r3, #34	@ 0x22
 80084ca:	f040 80be 	bne.w	800864a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80084de:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80084e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80084e6:	4013      	ands	r3, r2
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80084ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084f2:	1c9a      	adds	r2, r3, #2
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084fe:	b29b      	uxth	r3, r3
 8008500:	3b01      	subs	r3, #1
 8008502:	b29a      	uxth	r2, r3
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008510:	b29b      	uxth	r3, r3
 8008512:	2b00      	cmp	r3, #0
 8008514:	f040 80a1 	bne.w	800865a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008520:	e853 3f00 	ldrex	r3, [r3]
 8008524:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008526:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008528:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800852c:	667b      	str	r3, [r7, #100]	@ 0x64
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	461a      	mov	r2, r3
 8008534:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008536:	657b      	str	r3, [r7, #84]	@ 0x54
 8008538:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800853c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800853e:	e841 2300 	strex	r3, r2, [r1]
 8008542:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008544:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1e6      	bne.n	8008518 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	3308      	adds	r3, #8
 8008550:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800855a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855c:	f023 0301 	bic.w	r3, r3, #1
 8008560:	663b      	str	r3, [r7, #96]	@ 0x60
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	3308      	adds	r3, #8
 8008568:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800856a:	643a      	str	r2, [r7, #64]	@ 0x40
 800856c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008570:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008572:	e841 2300 	strex	r3, r2, [r1]
 8008576:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1e5      	bne.n	800854a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2220      	movs	r2, #32
 8008582:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4a33      	ldr	r2, [pc, #204]	@ (8008664 <UART_RxISR_16BIT+0x1b4>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d01f      	beq.n	80085dc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d018      	beq.n	80085dc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b0:	6a3b      	ldr	r3, [r7, #32]
 80085b2:	e853 3f00 	ldrex	r3, [r3]
 80085b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80085be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	461a      	mov	r2, r3
 80085c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085ca:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80085ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085d0:	e841 2300 	strex	r3, r2, [r1]
 80085d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80085d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d1e6      	bne.n	80085aa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d12e      	bne.n	8008642 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	e853 3f00 	ldrex	r3, [r3]
 80085f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80085f8:	68bb      	ldr	r3, [r7, #8]
 80085fa:	f023 0310 	bic.w	r3, r3, #16
 80085fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	461a      	mov	r2, r3
 8008606:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008608:	61bb      	str	r3, [r7, #24]
 800860a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860c:	6979      	ldr	r1, [r7, #20]
 800860e:	69ba      	ldr	r2, [r7, #24]
 8008610:	e841 2300 	strex	r3, r2, [r1]
 8008614:	613b      	str	r3, [r7, #16]
   return(result);
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d1e6      	bne.n	80085ea <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	69db      	ldr	r3, [r3, #28]
 8008622:	f003 0310 	and.w	r3, r3, #16
 8008626:	2b10      	cmp	r3, #16
 8008628:	d103      	bne.n	8008632 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	2210      	movs	r2, #16
 8008630:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008638:	4619      	mov	r1, r3
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7fe fd68 	bl	8007110 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008640:	e00b      	b.n	800865a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f7f9 f9ae 	bl	80019a4 <HAL_UART_RxCpltCallback>
}
 8008648:	e007      	b.n	800865a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	699a      	ldr	r2, [r3, #24]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f042 0208 	orr.w	r2, r2, #8
 8008658:	619a      	str	r2, [r3, #24]
}
 800865a:	bf00      	nop
 800865c:	3770      	adds	r7, #112	@ 0x70
 800865e:	46bd      	mov	sp, r7
 8008660:	bd80      	pop	{r7, pc}
 8008662:	bf00      	nop
 8008664:	58000c00 	.word	0x58000c00

08008668 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b0ac      	sub	sp, #176	@ 0xb0
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008676:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800869e:	2b22      	cmp	r3, #34	@ 0x22
 80086a0:	f040 8181 	bne.w	80089a6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80086aa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80086ae:	e124      	b.n	80088fa <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086b6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80086ba:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80086be:	b2d9      	uxtb	r1, r3
 80086c0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80086c4:	b2da      	uxtb	r2, r3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086ca:	400a      	ands	r2, r1
 80086cc:	b2d2      	uxtb	r2, r2
 80086ce:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086d4:	1c5a      	adds	r2, r3, #1
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	3b01      	subs	r3, #1
 80086e4:	b29a      	uxth	r2, r3
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	69db      	ldr	r3, [r3, #28]
 80086f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80086f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086fa:	f003 0307 	and.w	r3, r3, #7
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d053      	beq.n	80087aa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008702:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008706:	f003 0301 	and.w	r3, r3, #1
 800870a:	2b00      	cmp	r3, #0
 800870c:	d011      	beq.n	8008732 <UART_RxISR_8BIT_FIFOEN+0xca>
 800870e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00b      	beq.n	8008732 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	2201      	movs	r2, #1
 8008720:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008728:	f043 0201 	orr.w	r2, r3, #1
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008736:	f003 0302 	and.w	r3, r3, #2
 800873a:	2b00      	cmp	r3, #0
 800873c:	d011      	beq.n	8008762 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800873e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008742:	f003 0301 	and.w	r3, r3, #1
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00b      	beq.n	8008762 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	2202      	movs	r2, #2
 8008750:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008758:	f043 0204 	orr.w	r2, r3, #4
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008766:	f003 0304 	and.w	r3, r3, #4
 800876a:	2b00      	cmp	r3, #0
 800876c:	d011      	beq.n	8008792 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800876e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008772:	f003 0301 	and.w	r3, r3, #1
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00b      	beq.n	8008792 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	2204      	movs	r2, #4
 8008780:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008788:	f043 0202 	orr.w	r2, r3, #2
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008798:	2b00      	cmp	r3, #0
 800879a:	d006      	beq.n	80087aa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800879c:	6878      	ldr	r0, [r7, #4]
 800879e:	f7fe fcad 	bl	80070fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2200      	movs	r2, #0
 80087a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087b0:	b29b      	uxth	r3, r3
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	f040 80a1 	bne.w	80088fa <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80087c0:	e853 3f00 	ldrex	r3, [r3]
 80087c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80087c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	461a      	mov	r2, r3
 80087d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80087dc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087de:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80087e0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80087e2:	e841 2300 	strex	r3, r2, [r1]
 80087e6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80087e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1e4      	bne.n	80087b8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	3308      	adds	r3, #8
 80087f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80087f8:	e853 3f00 	ldrex	r3, [r3]
 80087fc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80087fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008800:	4b6f      	ldr	r3, [pc, #444]	@ (80089c0 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008802:	4013      	ands	r3, r2
 8008804:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	3308      	adds	r3, #8
 800880e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008812:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008814:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008816:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008818:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800881a:	e841 2300 	strex	r3, r2, [r1]
 800881e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008820:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1e3      	bne.n	80087ee <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2220      	movs	r2, #32
 800882a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2200      	movs	r2, #0
 8008832:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a61      	ldr	r2, [pc, #388]	@ (80089c4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d021      	beq.n	8008888 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800884e:	2b00      	cmp	r3, #0
 8008850:	d01a      	beq.n	8008888 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008858:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800885a:	e853 3f00 	ldrex	r3, [r3]
 800885e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008860:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008862:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008866:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	461a      	mov	r2, r3
 8008870:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008874:	657b      	str	r3, [r7, #84]	@ 0x54
 8008876:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008878:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800887a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800887c:	e841 2300 	strex	r3, r2, [r1]
 8008880:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008884:	2b00      	cmp	r3, #0
 8008886:	d1e4      	bne.n	8008852 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800888c:	2b01      	cmp	r3, #1
 800888e:	d130      	bne.n	80088f2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2200      	movs	r2, #0
 8008894:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800889e:	e853 3f00 	ldrex	r3, [r3]
 80088a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a6:	f023 0310 	bic.w	r3, r3, #16
 80088aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	461a      	mov	r2, r3
 80088b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80088ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088c0:	e841 2300 	strex	r3, r2, [r1]
 80088c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1e4      	bne.n	8008896 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	69db      	ldr	r3, [r3, #28]
 80088d2:	f003 0310 	and.w	r3, r3, #16
 80088d6:	2b10      	cmp	r3, #16
 80088d8:	d103      	bne.n	80088e2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2210      	movs	r2, #16
 80088e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088e8:	4619      	mov	r1, r3
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f7fe fc10 	bl	8007110 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80088f0:	e00e      	b.n	8008910 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f7f9 f856 	bl	80019a4 <HAL_UART_RxCpltCallback>
        break;
 80088f8:	e00a      	b.n	8008910 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80088fa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d006      	beq.n	8008910 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8008902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008906:	f003 0320 	and.w	r3, r3, #32
 800890a:	2b00      	cmp	r3, #0
 800890c:	f47f aed0 	bne.w	80086b0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008916:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800891a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800891e:	2b00      	cmp	r3, #0
 8008920:	d049      	beq.n	80089b6 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008928:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800892c:	429a      	cmp	r2, r3
 800892e:	d242      	bcs.n	80089b6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3308      	adds	r3, #8
 8008936:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008938:	6a3b      	ldr	r3, [r7, #32]
 800893a:	e853 3f00 	ldrex	r3, [r3]
 800893e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008946:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	3308      	adds	r3, #8
 8008950:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008954:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008956:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008958:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800895a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800895c:	e841 2300 	strex	r3, r2, [r1]
 8008960:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008964:	2b00      	cmp	r3, #0
 8008966:	d1e3      	bne.n	8008930 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	4a17      	ldr	r2, [pc, #92]	@ (80089c8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800896c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	e853 3f00 	ldrex	r3, [r3]
 800897a:	60bb      	str	r3, [r7, #8]
   return(result);
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f043 0320 	orr.w	r3, r3, #32
 8008982:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	461a      	mov	r2, r3
 800898c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008990:	61bb      	str	r3, [r7, #24]
 8008992:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008994:	6979      	ldr	r1, [r7, #20]
 8008996:	69ba      	ldr	r2, [r7, #24]
 8008998:	e841 2300 	strex	r3, r2, [r1]
 800899c:	613b      	str	r3, [r7, #16]
   return(result);
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d1e4      	bne.n	800896e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80089a4:	e007      	b.n	80089b6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	699a      	ldr	r2, [r3, #24]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f042 0208 	orr.w	r2, r2, #8
 80089b4:	619a      	str	r2, [r3, #24]
}
 80089b6:	bf00      	nop
 80089b8:	37b0      	adds	r7, #176	@ 0xb0
 80089ba:	46bd      	mov	sp, r7
 80089bc:	bd80      	pop	{r7, pc}
 80089be:	bf00      	nop
 80089c0:	effffffe 	.word	0xeffffffe
 80089c4:	58000c00 	.word	0x58000c00
 80089c8:	080082f9 	.word	0x080082f9

080089cc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b0ae      	sub	sp, #184	@ 0xb8
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80089da:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	69db      	ldr	r3, [r3, #28]
 80089e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	689b      	ldr	r3, [r3, #8]
 80089f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a02:	2b22      	cmp	r3, #34	@ 0x22
 8008a04:	f040 8185 	bne.w	8008d12 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008a0e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a12:	e128      	b.n	8008c66 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a1a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a22:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a26:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008a2a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008a2e:	4013      	ands	r3, r2
 8008a30:	b29a      	uxth	r2, r3
 8008a32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a36:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a3c:	1c9a      	adds	r2, r3, #2
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008a48:	b29b      	uxth	r3, r3
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	69db      	ldr	r3, [r3, #28]
 8008a5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008a5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a62:	f003 0307 	and.w	r3, r3, #7
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d053      	beq.n	8008b12 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a6e:	f003 0301 	and.w	r3, r3, #1
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d011      	beq.n	8008a9a <UART_RxISR_16BIT_FIFOEN+0xce>
 8008a76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00b      	beq.n	8008a9a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	2201      	movs	r2, #1
 8008a88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a90:	f043 0201 	orr.w	r2, r3, #1
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008a9e:	f003 0302 	and.w	r3, r3, #2
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d011      	beq.n	8008aca <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008aa6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008aaa:	f003 0301 	and.w	r3, r3, #1
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d00b      	beq.n	8008aca <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	2202      	movs	r2, #2
 8008ab8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ac0:	f043 0204 	orr.w	r2, r3, #4
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008aca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ace:	f003 0304 	and.w	r3, r3, #4
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d011      	beq.n	8008afa <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008ad6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008ada:	f003 0301 	and.w	r3, r3, #1
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d00b      	beq.n	8008afa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	2204      	movs	r2, #4
 8008ae8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008af0:	f043 0202 	orr.w	r2, r3, #2
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d006      	beq.n	8008b12 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f7fe faf9 	bl	80070fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008b18:	b29b      	uxth	r3, r3
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	f040 80a3 	bne.w	8008c66 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b28:	e853 3f00 	ldrex	r3, [r3]
 8008b2c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b46:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b48:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b4e:	e841 2300 	strex	r3, r2, [r1]
 8008b52:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1e2      	bne.n	8008b20 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	3308      	adds	r3, #8
 8008b60:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b64:	e853 3f00 	ldrex	r3, [r3]
 8008b68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008b6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008b6c:	4b6f      	ldr	r3, [pc, #444]	@ (8008d2c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008b6e:	4013      	ands	r3, r2
 8008b70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	3308      	adds	r3, #8
 8008b7a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008b7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008b80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b82:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008b86:	e841 2300 	strex	r3, r2, [r1]
 8008b8a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008b8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d1e3      	bne.n	8008b5a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2220      	movs	r2, #32
 8008b96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a61      	ldr	r2, [pc, #388]	@ (8008d30 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d021      	beq.n	8008bf4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d01a      	beq.n	8008bf4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bc6:	e853 3f00 	ldrex	r3, [r3]
 8008bca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008bcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008bd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	461a      	mov	r2, r3
 8008bdc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008be0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008be2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008be6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008be8:	e841 2300 	strex	r3, r2, [r1]
 8008bec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008bee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1e4      	bne.n	8008bbe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d130      	bne.n	8008c5e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0a:	e853 3f00 	ldrex	r3, [r3]
 8008c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c12:	f023 0310 	bic.w	r3, r3, #16
 8008c16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008c24:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c2c:	e841 2300 	strex	r3, r2, [r1]
 8008c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d1e4      	bne.n	8008c02 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	69db      	ldr	r3, [r3, #28]
 8008c3e:	f003 0310 	and.w	r3, r3, #16
 8008c42:	2b10      	cmp	r3, #16
 8008c44:	d103      	bne.n	8008c4e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2210      	movs	r2, #16
 8008c4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c54:	4619      	mov	r1, r3
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7fe fa5a 	bl	8007110 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008c5c:	e00e      	b.n	8008c7c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8008c5e:	6878      	ldr	r0, [r7, #4]
 8008c60:	f7f8 fea0 	bl	80019a4 <HAL_UART_RxCpltCallback>
        break;
 8008c64:	e00a      	b.n	8008c7c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008c66:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d006      	beq.n	8008c7c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8008c6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c72:	f003 0320 	and.w	r3, r3, #32
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	f47f aecc 	bne.w	8008a14 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c82:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008c86:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d049      	beq.n	8008d22 <UART_RxISR_16BIT_FIFOEN+0x356>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008c94:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	d242      	bcs.n	8008d22 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	3308      	adds	r3, #8
 8008ca2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca6:	e853 3f00 	ldrex	r3, [r3]
 8008caa:	623b      	str	r3, [r7, #32]
   return(result);
 8008cac:	6a3b      	ldr	r3, [r7, #32]
 8008cae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008cb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	3308      	adds	r3, #8
 8008cbc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008cc0:	633a      	str	r2, [r7, #48]	@ 0x30
 8008cc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cc8:	e841 2300 	strex	r3, r2, [r1]
 8008ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d1e3      	bne.n	8008c9c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	4a17      	ldr	r2, [pc, #92]	@ (8008d34 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008cd8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	e853 3f00 	ldrex	r3, [r3]
 8008ce6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	f043 0320 	orr.w	r3, r3, #32
 8008cee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008cfc:	61fb      	str	r3, [r7, #28]
 8008cfe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d00:	69b9      	ldr	r1, [r7, #24]
 8008d02:	69fa      	ldr	r2, [r7, #28]
 8008d04:	e841 2300 	strex	r3, r2, [r1]
 8008d08:	617b      	str	r3, [r7, #20]
   return(result);
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d1e4      	bne.n	8008cda <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008d10:	e007      	b.n	8008d22 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	699a      	ldr	r2, [r3, #24]
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f042 0208 	orr.w	r2, r2, #8
 8008d20:	619a      	str	r2, [r3, #24]
}
 8008d22:	bf00      	nop
 8008d24:	37b8      	adds	r7, #184	@ 0xb8
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	effffffe 	.word	0xeffffffe
 8008d30:	58000c00 	.word	0x58000c00
 8008d34:	080084b1 	.word	0x080084b1

08008d38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008d54:	bf00      	nop
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008d68:	bf00      	nop
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr

08008d74 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b084      	sub	sp, #16
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d101      	bne.n	8008d8a <HAL_UARTEx_EnableFifoMode+0x16>
 8008d86:	2302      	movs	r3, #2
 8008d88:	e02b      	b.n	8008de2 <HAL_UARTEx_EnableFifoMode+0x6e>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2224      	movs	r2, #36	@ 0x24
 8008d96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f022 0201 	bic.w	r2, r2, #1
 8008db0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008db8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008dc0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	68fa      	ldr	r2, [r7, #12]
 8008dc8:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 f8c2 	bl	8008f54 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2220      	movs	r2, #32
 8008dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008de0:	2300      	movs	r3, #0
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008dea:	b480      	push	{r7}
 8008dec:	b085      	sub	sp, #20
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	d101      	bne.n	8008e00 <HAL_UARTEx_DisableFifoMode+0x16>
 8008dfc:	2302      	movs	r3, #2
 8008dfe:	e027      	b.n	8008e50 <HAL_UARTEx_DisableFifoMode+0x66>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2224      	movs	r2, #36	@ 0x24
 8008e0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	681a      	ldr	r2, [r3, #0]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f022 0201 	bic.w	r2, r2, #1
 8008e26:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008e2e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2200      	movs	r2, #0
 8008e34:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	68fa      	ldr	r2, [r7, #12]
 8008e3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2220      	movs	r2, #32
 8008e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e4e:	2300      	movs	r3, #0
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3714      	adds	r7, #20
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d101      	bne.n	8008e74 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e70:	2302      	movs	r3, #2
 8008e72:	e02d      	b.n	8008ed0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2201      	movs	r2, #1
 8008e78:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2224      	movs	r2, #36	@ 0x24
 8008e80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f022 0201 	bic.w	r2, r2, #1
 8008e9a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	683a      	ldr	r2, [r7, #0]
 8008eac:	430a      	orrs	r2, r1
 8008eae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008eb0:	6878      	ldr	r0, [r7, #4]
 8008eb2:	f000 f84f 	bl	8008f54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2220      	movs	r2, #32
 8008ec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3710      	adds	r7, #16
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ee8:	2b01      	cmp	r3, #1
 8008eea:	d101      	bne.n	8008ef0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008eec:	2302      	movs	r3, #2
 8008eee:	e02d      	b.n	8008f4c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2224      	movs	r2, #36	@ 0x24
 8008efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f022 0201 	bic.w	r2, r2, #1
 8008f16:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	689b      	ldr	r3, [r3, #8]
 8008f1e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	683a      	ldr	r2, [r7, #0]
 8008f28:	430a      	orrs	r2, r1
 8008f2a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 f811 	bl	8008f54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	68fa      	ldr	r2, [r7, #12]
 8008f38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2220      	movs	r2, #32
 8008f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f4a:	2300      	movs	r3, #0
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3710      	adds	r7, #16
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f54:	b480      	push	{r7}
 8008f56:	b085      	sub	sp, #20
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d108      	bne.n	8008f76 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008f74:	e031      	b.n	8008fda <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008f76:	2310      	movs	r3, #16
 8008f78:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008f7a:	2310      	movs	r3, #16
 8008f7c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	689b      	ldr	r3, [r3, #8]
 8008f84:	0e5b      	lsrs	r3, r3, #25
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	f003 0307 	and.w	r3, r3, #7
 8008f8c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	0f5b      	lsrs	r3, r3, #29
 8008f96:	b2db      	uxtb	r3, r3
 8008f98:	f003 0307 	and.w	r3, r3, #7
 8008f9c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f9e:	7bbb      	ldrb	r3, [r7, #14]
 8008fa0:	7b3a      	ldrb	r2, [r7, #12]
 8008fa2:	4911      	ldr	r1, [pc, #68]	@ (8008fe8 <UARTEx_SetNbDataToProcess+0x94>)
 8008fa4:	5c8a      	ldrb	r2, [r1, r2]
 8008fa6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008faa:	7b3a      	ldrb	r2, [r7, #12]
 8008fac:	490f      	ldr	r1, [pc, #60]	@ (8008fec <UARTEx_SetNbDataToProcess+0x98>)
 8008fae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008fb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fb4:	b29a      	uxth	r2, r3
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fbc:	7bfb      	ldrb	r3, [r7, #15]
 8008fbe:	7b7a      	ldrb	r2, [r7, #13]
 8008fc0:	4909      	ldr	r1, [pc, #36]	@ (8008fe8 <UARTEx_SetNbDataToProcess+0x94>)
 8008fc2:	5c8a      	ldrb	r2, [r1, r2]
 8008fc4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008fc8:	7b7a      	ldrb	r2, [r7, #13]
 8008fca:	4908      	ldr	r1, [pc, #32]	@ (8008fec <UARTEx_SetNbDataToProcess+0x98>)
 8008fcc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fce:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fd2:	b29a      	uxth	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008fda:	bf00      	nop
 8008fdc:	3714      	adds	r7, #20
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	08009cc8 	.word	0x08009cc8
 8008fec:	08009cd0 	.word	0x08009cd0

08008ff0 <sniprintf>:
 8008ff0:	b40c      	push	{r2, r3}
 8008ff2:	b530      	push	{r4, r5, lr}
 8008ff4:	4b18      	ldr	r3, [pc, #96]	@ (8009058 <sniprintf+0x68>)
 8008ff6:	1e0c      	subs	r4, r1, #0
 8008ff8:	681d      	ldr	r5, [r3, #0]
 8008ffa:	b09d      	sub	sp, #116	@ 0x74
 8008ffc:	da08      	bge.n	8009010 <sniprintf+0x20>
 8008ffe:	238b      	movs	r3, #139	@ 0x8b
 8009000:	602b      	str	r3, [r5, #0]
 8009002:	f04f 30ff 	mov.w	r0, #4294967295
 8009006:	b01d      	add	sp, #116	@ 0x74
 8009008:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800900c:	b002      	add	sp, #8
 800900e:	4770      	bx	lr
 8009010:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009014:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009018:	f04f 0300 	mov.w	r3, #0
 800901c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800901e:	bf14      	ite	ne
 8009020:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009024:	4623      	moveq	r3, r4
 8009026:	9304      	str	r3, [sp, #16]
 8009028:	9307      	str	r3, [sp, #28]
 800902a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800902e:	9002      	str	r0, [sp, #8]
 8009030:	9006      	str	r0, [sp, #24]
 8009032:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009036:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009038:	ab21      	add	r3, sp, #132	@ 0x84
 800903a:	a902      	add	r1, sp, #8
 800903c:	4628      	mov	r0, r5
 800903e:	9301      	str	r3, [sp, #4]
 8009040:	f000 f9de 	bl	8009400 <_svfiprintf_r>
 8009044:	1c43      	adds	r3, r0, #1
 8009046:	bfbc      	itt	lt
 8009048:	238b      	movlt	r3, #139	@ 0x8b
 800904a:	602b      	strlt	r3, [r5, #0]
 800904c:	2c00      	cmp	r4, #0
 800904e:	d0da      	beq.n	8009006 <sniprintf+0x16>
 8009050:	9b02      	ldr	r3, [sp, #8]
 8009052:	2200      	movs	r2, #0
 8009054:	701a      	strb	r2, [r3, #0]
 8009056:	e7d6      	b.n	8009006 <sniprintf+0x16>
 8009058:	2400002c 	.word	0x2400002c

0800905c <_vsniprintf_r>:
 800905c:	b530      	push	{r4, r5, lr}
 800905e:	4614      	mov	r4, r2
 8009060:	2c00      	cmp	r4, #0
 8009062:	b09b      	sub	sp, #108	@ 0x6c
 8009064:	4605      	mov	r5, r0
 8009066:	461a      	mov	r2, r3
 8009068:	da05      	bge.n	8009076 <_vsniprintf_r+0x1a>
 800906a:	238b      	movs	r3, #139	@ 0x8b
 800906c:	6003      	str	r3, [r0, #0]
 800906e:	f04f 30ff 	mov.w	r0, #4294967295
 8009072:	b01b      	add	sp, #108	@ 0x6c
 8009074:	bd30      	pop	{r4, r5, pc}
 8009076:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800907a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800907e:	f04f 0300 	mov.w	r3, #0
 8009082:	9319      	str	r3, [sp, #100]	@ 0x64
 8009084:	bf14      	ite	ne
 8009086:	f104 33ff 	addne.w	r3, r4, #4294967295
 800908a:	4623      	moveq	r3, r4
 800908c:	9302      	str	r3, [sp, #8]
 800908e:	9305      	str	r3, [sp, #20]
 8009090:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009094:	9100      	str	r1, [sp, #0]
 8009096:	9104      	str	r1, [sp, #16]
 8009098:	f8ad 300e 	strh.w	r3, [sp, #14]
 800909c:	4669      	mov	r1, sp
 800909e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80090a0:	f000 f9ae 	bl	8009400 <_svfiprintf_r>
 80090a4:	1c43      	adds	r3, r0, #1
 80090a6:	bfbc      	itt	lt
 80090a8:	238b      	movlt	r3, #139	@ 0x8b
 80090aa:	602b      	strlt	r3, [r5, #0]
 80090ac:	2c00      	cmp	r4, #0
 80090ae:	d0e0      	beq.n	8009072 <_vsniprintf_r+0x16>
 80090b0:	9b00      	ldr	r3, [sp, #0]
 80090b2:	2200      	movs	r2, #0
 80090b4:	701a      	strb	r2, [r3, #0]
 80090b6:	e7dc      	b.n	8009072 <_vsniprintf_r+0x16>

080090b8 <vsniprintf>:
 80090b8:	b507      	push	{r0, r1, r2, lr}
 80090ba:	9300      	str	r3, [sp, #0]
 80090bc:	4613      	mov	r3, r2
 80090be:	460a      	mov	r2, r1
 80090c0:	4601      	mov	r1, r0
 80090c2:	4803      	ldr	r0, [pc, #12]	@ (80090d0 <vsniprintf+0x18>)
 80090c4:	6800      	ldr	r0, [r0, #0]
 80090c6:	f7ff ffc9 	bl	800905c <_vsniprintf_r>
 80090ca:	b003      	add	sp, #12
 80090cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80090d0:	2400002c 	.word	0x2400002c

080090d4 <memset>:
 80090d4:	4402      	add	r2, r0
 80090d6:	4603      	mov	r3, r0
 80090d8:	4293      	cmp	r3, r2
 80090da:	d100      	bne.n	80090de <memset+0xa>
 80090dc:	4770      	bx	lr
 80090de:	f803 1b01 	strb.w	r1, [r3], #1
 80090e2:	e7f9      	b.n	80090d8 <memset+0x4>

080090e4 <__errno>:
 80090e4:	4b01      	ldr	r3, [pc, #4]	@ (80090ec <__errno+0x8>)
 80090e6:	6818      	ldr	r0, [r3, #0]
 80090e8:	4770      	bx	lr
 80090ea:	bf00      	nop
 80090ec:	2400002c 	.word	0x2400002c

080090f0 <__libc_init_array>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	4d0d      	ldr	r5, [pc, #52]	@ (8009128 <__libc_init_array+0x38>)
 80090f4:	4c0d      	ldr	r4, [pc, #52]	@ (800912c <__libc_init_array+0x3c>)
 80090f6:	1b64      	subs	r4, r4, r5
 80090f8:	10a4      	asrs	r4, r4, #2
 80090fa:	2600      	movs	r6, #0
 80090fc:	42a6      	cmp	r6, r4
 80090fe:	d109      	bne.n	8009114 <__libc_init_array+0x24>
 8009100:	4d0b      	ldr	r5, [pc, #44]	@ (8009130 <__libc_init_array+0x40>)
 8009102:	4c0c      	ldr	r4, [pc, #48]	@ (8009134 <__libc_init_array+0x44>)
 8009104:	f000 fc64 	bl	80099d0 <_init>
 8009108:	1b64      	subs	r4, r4, r5
 800910a:	10a4      	asrs	r4, r4, #2
 800910c:	2600      	movs	r6, #0
 800910e:	42a6      	cmp	r6, r4
 8009110:	d105      	bne.n	800911e <__libc_init_array+0x2e>
 8009112:	bd70      	pop	{r4, r5, r6, pc}
 8009114:	f855 3b04 	ldr.w	r3, [r5], #4
 8009118:	4798      	blx	r3
 800911a:	3601      	adds	r6, #1
 800911c:	e7ee      	b.n	80090fc <__libc_init_array+0xc>
 800911e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009122:	4798      	blx	r3
 8009124:	3601      	adds	r6, #1
 8009126:	e7f2      	b.n	800910e <__libc_init_array+0x1e>
 8009128:	08009d14 	.word	0x08009d14
 800912c:	08009d14 	.word	0x08009d14
 8009130:	08009d14 	.word	0x08009d14
 8009134:	08009d18 	.word	0x08009d18

08009138 <__retarget_lock_acquire_recursive>:
 8009138:	4770      	bx	lr

0800913a <__retarget_lock_release_recursive>:
 800913a:	4770      	bx	lr

0800913c <memcpy>:
 800913c:	440a      	add	r2, r1
 800913e:	4291      	cmp	r1, r2
 8009140:	f100 33ff 	add.w	r3, r0, #4294967295
 8009144:	d100      	bne.n	8009148 <memcpy+0xc>
 8009146:	4770      	bx	lr
 8009148:	b510      	push	{r4, lr}
 800914a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800914e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009152:	4291      	cmp	r1, r2
 8009154:	d1f9      	bne.n	800914a <memcpy+0xe>
 8009156:	bd10      	pop	{r4, pc}

08009158 <_free_r>:
 8009158:	b538      	push	{r3, r4, r5, lr}
 800915a:	4605      	mov	r5, r0
 800915c:	2900      	cmp	r1, #0
 800915e:	d041      	beq.n	80091e4 <_free_r+0x8c>
 8009160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009164:	1f0c      	subs	r4, r1, #4
 8009166:	2b00      	cmp	r3, #0
 8009168:	bfb8      	it	lt
 800916a:	18e4      	addlt	r4, r4, r3
 800916c:	f000 f8e0 	bl	8009330 <__malloc_lock>
 8009170:	4a1d      	ldr	r2, [pc, #116]	@ (80091e8 <_free_r+0x90>)
 8009172:	6813      	ldr	r3, [r2, #0]
 8009174:	b933      	cbnz	r3, 8009184 <_free_r+0x2c>
 8009176:	6063      	str	r3, [r4, #4]
 8009178:	6014      	str	r4, [r2, #0]
 800917a:	4628      	mov	r0, r5
 800917c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009180:	f000 b8dc 	b.w	800933c <__malloc_unlock>
 8009184:	42a3      	cmp	r3, r4
 8009186:	d908      	bls.n	800919a <_free_r+0x42>
 8009188:	6820      	ldr	r0, [r4, #0]
 800918a:	1821      	adds	r1, r4, r0
 800918c:	428b      	cmp	r3, r1
 800918e:	bf01      	itttt	eq
 8009190:	6819      	ldreq	r1, [r3, #0]
 8009192:	685b      	ldreq	r3, [r3, #4]
 8009194:	1809      	addeq	r1, r1, r0
 8009196:	6021      	streq	r1, [r4, #0]
 8009198:	e7ed      	b.n	8009176 <_free_r+0x1e>
 800919a:	461a      	mov	r2, r3
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	b10b      	cbz	r3, 80091a4 <_free_r+0x4c>
 80091a0:	42a3      	cmp	r3, r4
 80091a2:	d9fa      	bls.n	800919a <_free_r+0x42>
 80091a4:	6811      	ldr	r1, [r2, #0]
 80091a6:	1850      	adds	r0, r2, r1
 80091a8:	42a0      	cmp	r0, r4
 80091aa:	d10b      	bne.n	80091c4 <_free_r+0x6c>
 80091ac:	6820      	ldr	r0, [r4, #0]
 80091ae:	4401      	add	r1, r0
 80091b0:	1850      	adds	r0, r2, r1
 80091b2:	4283      	cmp	r3, r0
 80091b4:	6011      	str	r1, [r2, #0]
 80091b6:	d1e0      	bne.n	800917a <_free_r+0x22>
 80091b8:	6818      	ldr	r0, [r3, #0]
 80091ba:	685b      	ldr	r3, [r3, #4]
 80091bc:	6053      	str	r3, [r2, #4]
 80091be:	4408      	add	r0, r1
 80091c0:	6010      	str	r0, [r2, #0]
 80091c2:	e7da      	b.n	800917a <_free_r+0x22>
 80091c4:	d902      	bls.n	80091cc <_free_r+0x74>
 80091c6:	230c      	movs	r3, #12
 80091c8:	602b      	str	r3, [r5, #0]
 80091ca:	e7d6      	b.n	800917a <_free_r+0x22>
 80091cc:	6820      	ldr	r0, [r4, #0]
 80091ce:	1821      	adds	r1, r4, r0
 80091d0:	428b      	cmp	r3, r1
 80091d2:	bf04      	itt	eq
 80091d4:	6819      	ldreq	r1, [r3, #0]
 80091d6:	685b      	ldreq	r3, [r3, #4]
 80091d8:	6063      	str	r3, [r4, #4]
 80091da:	bf04      	itt	eq
 80091dc:	1809      	addeq	r1, r1, r0
 80091de:	6021      	streq	r1, [r4, #0]
 80091e0:	6054      	str	r4, [r2, #4]
 80091e2:	e7ca      	b.n	800917a <_free_r+0x22>
 80091e4:	bd38      	pop	{r3, r4, r5, pc}
 80091e6:	bf00      	nop
 80091e8:	24000dd4 	.word	0x24000dd4

080091ec <sbrk_aligned>:
 80091ec:	b570      	push	{r4, r5, r6, lr}
 80091ee:	4e0f      	ldr	r6, [pc, #60]	@ (800922c <sbrk_aligned+0x40>)
 80091f0:	460c      	mov	r4, r1
 80091f2:	6831      	ldr	r1, [r6, #0]
 80091f4:	4605      	mov	r5, r0
 80091f6:	b911      	cbnz	r1, 80091fe <sbrk_aligned+0x12>
 80091f8:	f000 fba4 	bl	8009944 <_sbrk_r>
 80091fc:	6030      	str	r0, [r6, #0]
 80091fe:	4621      	mov	r1, r4
 8009200:	4628      	mov	r0, r5
 8009202:	f000 fb9f 	bl	8009944 <_sbrk_r>
 8009206:	1c43      	adds	r3, r0, #1
 8009208:	d103      	bne.n	8009212 <sbrk_aligned+0x26>
 800920a:	f04f 34ff 	mov.w	r4, #4294967295
 800920e:	4620      	mov	r0, r4
 8009210:	bd70      	pop	{r4, r5, r6, pc}
 8009212:	1cc4      	adds	r4, r0, #3
 8009214:	f024 0403 	bic.w	r4, r4, #3
 8009218:	42a0      	cmp	r0, r4
 800921a:	d0f8      	beq.n	800920e <sbrk_aligned+0x22>
 800921c:	1a21      	subs	r1, r4, r0
 800921e:	4628      	mov	r0, r5
 8009220:	f000 fb90 	bl	8009944 <_sbrk_r>
 8009224:	3001      	adds	r0, #1
 8009226:	d1f2      	bne.n	800920e <sbrk_aligned+0x22>
 8009228:	e7ef      	b.n	800920a <sbrk_aligned+0x1e>
 800922a:	bf00      	nop
 800922c:	24000dd0 	.word	0x24000dd0

08009230 <_malloc_r>:
 8009230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009234:	1ccd      	adds	r5, r1, #3
 8009236:	f025 0503 	bic.w	r5, r5, #3
 800923a:	3508      	adds	r5, #8
 800923c:	2d0c      	cmp	r5, #12
 800923e:	bf38      	it	cc
 8009240:	250c      	movcc	r5, #12
 8009242:	2d00      	cmp	r5, #0
 8009244:	4606      	mov	r6, r0
 8009246:	db01      	blt.n	800924c <_malloc_r+0x1c>
 8009248:	42a9      	cmp	r1, r5
 800924a:	d904      	bls.n	8009256 <_malloc_r+0x26>
 800924c:	230c      	movs	r3, #12
 800924e:	6033      	str	r3, [r6, #0]
 8009250:	2000      	movs	r0, #0
 8009252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009256:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800932c <_malloc_r+0xfc>
 800925a:	f000 f869 	bl	8009330 <__malloc_lock>
 800925e:	f8d8 3000 	ldr.w	r3, [r8]
 8009262:	461c      	mov	r4, r3
 8009264:	bb44      	cbnz	r4, 80092b8 <_malloc_r+0x88>
 8009266:	4629      	mov	r1, r5
 8009268:	4630      	mov	r0, r6
 800926a:	f7ff ffbf 	bl	80091ec <sbrk_aligned>
 800926e:	1c43      	adds	r3, r0, #1
 8009270:	4604      	mov	r4, r0
 8009272:	d158      	bne.n	8009326 <_malloc_r+0xf6>
 8009274:	f8d8 4000 	ldr.w	r4, [r8]
 8009278:	4627      	mov	r7, r4
 800927a:	2f00      	cmp	r7, #0
 800927c:	d143      	bne.n	8009306 <_malloc_r+0xd6>
 800927e:	2c00      	cmp	r4, #0
 8009280:	d04b      	beq.n	800931a <_malloc_r+0xea>
 8009282:	6823      	ldr	r3, [r4, #0]
 8009284:	4639      	mov	r1, r7
 8009286:	4630      	mov	r0, r6
 8009288:	eb04 0903 	add.w	r9, r4, r3
 800928c:	f000 fb5a 	bl	8009944 <_sbrk_r>
 8009290:	4581      	cmp	r9, r0
 8009292:	d142      	bne.n	800931a <_malloc_r+0xea>
 8009294:	6821      	ldr	r1, [r4, #0]
 8009296:	1a6d      	subs	r5, r5, r1
 8009298:	4629      	mov	r1, r5
 800929a:	4630      	mov	r0, r6
 800929c:	f7ff ffa6 	bl	80091ec <sbrk_aligned>
 80092a0:	3001      	adds	r0, #1
 80092a2:	d03a      	beq.n	800931a <_malloc_r+0xea>
 80092a4:	6823      	ldr	r3, [r4, #0]
 80092a6:	442b      	add	r3, r5
 80092a8:	6023      	str	r3, [r4, #0]
 80092aa:	f8d8 3000 	ldr.w	r3, [r8]
 80092ae:	685a      	ldr	r2, [r3, #4]
 80092b0:	bb62      	cbnz	r2, 800930c <_malloc_r+0xdc>
 80092b2:	f8c8 7000 	str.w	r7, [r8]
 80092b6:	e00f      	b.n	80092d8 <_malloc_r+0xa8>
 80092b8:	6822      	ldr	r2, [r4, #0]
 80092ba:	1b52      	subs	r2, r2, r5
 80092bc:	d420      	bmi.n	8009300 <_malloc_r+0xd0>
 80092be:	2a0b      	cmp	r2, #11
 80092c0:	d917      	bls.n	80092f2 <_malloc_r+0xc2>
 80092c2:	1961      	adds	r1, r4, r5
 80092c4:	42a3      	cmp	r3, r4
 80092c6:	6025      	str	r5, [r4, #0]
 80092c8:	bf18      	it	ne
 80092ca:	6059      	strne	r1, [r3, #4]
 80092cc:	6863      	ldr	r3, [r4, #4]
 80092ce:	bf08      	it	eq
 80092d0:	f8c8 1000 	streq.w	r1, [r8]
 80092d4:	5162      	str	r2, [r4, r5]
 80092d6:	604b      	str	r3, [r1, #4]
 80092d8:	4630      	mov	r0, r6
 80092da:	f000 f82f 	bl	800933c <__malloc_unlock>
 80092de:	f104 000b 	add.w	r0, r4, #11
 80092e2:	1d23      	adds	r3, r4, #4
 80092e4:	f020 0007 	bic.w	r0, r0, #7
 80092e8:	1ac2      	subs	r2, r0, r3
 80092ea:	bf1c      	itt	ne
 80092ec:	1a1b      	subne	r3, r3, r0
 80092ee:	50a3      	strne	r3, [r4, r2]
 80092f0:	e7af      	b.n	8009252 <_malloc_r+0x22>
 80092f2:	6862      	ldr	r2, [r4, #4]
 80092f4:	42a3      	cmp	r3, r4
 80092f6:	bf0c      	ite	eq
 80092f8:	f8c8 2000 	streq.w	r2, [r8]
 80092fc:	605a      	strne	r2, [r3, #4]
 80092fe:	e7eb      	b.n	80092d8 <_malloc_r+0xa8>
 8009300:	4623      	mov	r3, r4
 8009302:	6864      	ldr	r4, [r4, #4]
 8009304:	e7ae      	b.n	8009264 <_malloc_r+0x34>
 8009306:	463c      	mov	r4, r7
 8009308:	687f      	ldr	r7, [r7, #4]
 800930a:	e7b6      	b.n	800927a <_malloc_r+0x4a>
 800930c:	461a      	mov	r2, r3
 800930e:	685b      	ldr	r3, [r3, #4]
 8009310:	42a3      	cmp	r3, r4
 8009312:	d1fb      	bne.n	800930c <_malloc_r+0xdc>
 8009314:	2300      	movs	r3, #0
 8009316:	6053      	str	r3, [r2, #4]
 8009318:	e7de      	b.n	80092d8 <_malloc_r+0xa8>
 800931a:	230c      	movs	r3, #12
 800931c:	6033      	str	r3, [r6, #0]
 800931e:	4630      	mov	r0, r6
 8009320:	f000 f80c 	bl	800933c <__malloc_unlock>
 8009324:	e794      	b.n	8009250 <_malloc_r+0x20>
 8009326:	6005      	str	r5, [r0, #0]
 8009328:	e7d6      	b.n	80092d8 <_malloc_r+0xa8>
 800932a:	bf00      	nop
 800932c:	24000dd4 	.word	0x24000dd4

08009330 <__malloc_lock>:
 8009330:	4801      	ldr	r0, [pc, #4]	@ (8009338 <__malloc_lock+0x8>)
 8009332:	f7ff bf01 	b.w	8009138 <__retarget_lock_acquire_recursive>
 8009336:	bf00      	nop
 8009338:	24000dcc 	.word	0x24000dcc

0800933c <__malloc_unlock>:
 800933c:	4801      	ldr	r0, [pc, #4]	@ (8009344 <__malloc_unlock+0x8>)
 800933e:	f7ff befc 	b.w	800913a <__retarget_lock_release_recursive>
 8009342:	bf00      	nop
 8009344:	24000dcc 	.word	0x24000dcc

08009348 <__ssputs_r>:
 8009348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800934c:	688e      	ldr	r6, [r1, #8]
 800934e:	461f      	mov	r7, r3
 8009350:	42be      	cmp	r6, r7
 8009352:	680b      	ldr	r3, [r1, #0]
 8009354:	4682      	mov	sl, r0
 8009356:	460c      	mov	r4, r1
 8009358:	4690      	mov	r8, r2
 800935a:	d82d      	bhi.n	80093b8 <__ssputs_r+0x70>
 800935c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009360:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009364:	d026      	beq.n	80093b4 <__ssputs_r+0x6c>
 8009366:	6965      	ldr	r5, [r4, #20]
 8009368:	6909      	ldr	r1, [r1, #16]
 800936a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800936e:	eba3 0901 	sub.w	r9, r3, r1
 8009372:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009376:	1c7b      	adds	r3, r7, #1
 8009378:	444b      	add	r3, r9
 800937a:	106d      	asrs	r5, r5, #1
 800937c:	429d      	cmp	r5, r3
 800937e:	bf38      	it	cc
 8009380:	461d      	movcc	r5, r3
 8009382:	0553      	lsls	r3, r2, #21
 8009384:	d527      	bpl.n	80093d6 <__ssputs_r+0x8e>
 8009386:	4629      	mov	r1, r5
 8009388:	f7ff ff52 	bl	8009230 <_malloc_r>
 800938c:	4606      	mov	r6, r0
 800938e:	b360      	cbz	r0, 80093ea <__ssputs_r+0xa2>
 8009390:	6921      	ldr	r1, [r4, #16]
 8009392:	464a      	mov	r2, r9
 8009394:	f7ff fed2 	bl	800913c <memcpy>
 8009398:	89a3      	ldrh	r3, [r4, #12]
 800939a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800939e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093a2:	81a3      	strh	r3, [r4, #12]
 80093a4:	6126      	str	r6, [r4, #16]
 80093a6:	6165      	str	r5, [r4, #20]
 80093a8:	444e      	add	r6, r9
 80093aa:	eba5 0509 	sub.w	r5, r5, r9
 80093ae:	6026      	str	r6, [r4, #0]
 80093b0:	60a5      	str	r5, [r4, #8]
 80093b2:	463e      	mov	r6, r7
 80093b4:	42be      	cmp	r6, r7
 80093b6:	d900      	bls.n	80093ba <__ssputs_r+0x72>
 80093b8:	463e      	mov	r6, r7
 80093ba:	6820      	ldr	r0, [r4, #0]
 80093bc:	4632      	mov	r2, r6
 80093be:	4641      	mov	r1, r8
 80093c0:	f000 faa6 	bl	8009910 <memmove>
 80093c4:	68a3      	ldr	r3, [r4, #8]
 80093c6:	1b9b      	subs	r3, r3, r6
 80093c8:	60a3      	str	r3, [r4, #8]
 80093ca:	6823      	ldr	r3, [r4, #0]
 80093cc:	4433      	add	r3, r6
 80093ce:	6023      	str	r3, [r4, #0]
 80093d0:	2000      	movs	r0, #0
 80093d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093d6:	462a      	mov	r2, r5
 80093d8:	f000 fac4 	bl	8009964 <_realloc_r>
 80093dc:	4606      	mov	r6, r0
 80093de:	2800      	cmp	r0, #0
 80093e0:	d1e0      	bne.n	80093a4 <__ssputs_r+0x5c>
 80093e2:	6921      	ldr	r1, [r4, #16]
 80093e4:	4650      	mov	r0, sl
 80093e6:	f7ff feb7 	bl	8009158 <_free_r>
 80093ea:	230c      	movs	r3, #12
 80093ec:	f8ca 3000 	str.w	r3, [sl]
 80093f0:	89a3      	ldrh	r3, [r4, #12]
 80093f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093f6:	81a3      	strh	r3, [r4, #12]
 80093f8:	f04f 30ff 	mov.w	r0, #4294967295
 80093fc:	e7e9      	b.n	80093d2 <__ssputs_r+0x8a>
	...

08009400 <_svfiprintf_r>:
 8009400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009404:	4698      	mov	r8, r3
 8009406:	898b      	ldrh	r3, [r1, #12]
 8009408:	061b      	lsls	r3, r3, #24
 800940a:	b09d      	sub	sp, #116	@ 0x74
 800940c:	4607      	mov	r7, r0
 800940e:	460d      	mov	r5, r1
 8009410:	4614      	mov	r4, r2
 8009412:	d510      	bpl.n	8009436 <_svfiprintf_r+0x36>
 8009414:	690b      	ldr	r3, [r1, #16]
 8009416:	b973      	cbnz	r3, 8009436 <_svfiprintf_r+0x36>
 8009418:	2140      	movs	r1, #64	@ 0x40
 800941a:	f7ff ff09 	bl	8009230 <_malloc_r>
 800941e:	6028      	str	r0, [r5, #0]
 8009420:	6128      	str	r0, [r5, #16]
 8009422:	b930      	cbnz	r0, 8009432 <_svfiprintf_r+0x32>
 8009424:	230c      	movs	r3, #12
 8009426:	603b      	str	r3, [r7, #0]
 8009428:	f04f 30ff 	mov.w	r0, #4294967295
 800942c:	b01d      	add	sp, #116	@ 0x74
 800942e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009432:	2340      	movs	r3, #64	@ 0x40
 8009434:	616b      	str	r3, [r5, #20]
 8009436:	2300      	movs	r3, #0
 8009438:	9309      	str	r3, [sp, #36]	@ 0x24
 800943a:	2320      	movs	r3, #32
 800943c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009440:	f8cd 800c 	str.w	r8, [sp, #12]
 8009444:	2330      	movs	r3, #48	@ 0x30
 8009446:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80095e4 <_svfiprintf_r+0x1e4>
 800944a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800944e:	f04f 0901 	mov.w	r9, #1
 8009452:	4623      	mov	r3, r4
 8009454:	469a      	mov	sl, r3
 8009456:	f813 2b01 	ldrb.w	r2, [r3], #1
 800945a:	b10a      	cbz	r2, 8009460 <_svfiprintf_r+0x60>
 800945c:	2a25      	cmp	r2, #37	@ 0x25
 800945e:	d1f9      	bne.n	8009454 <_svfiprintf_r+0x54>
 8009460:	ebba 0b04 	subs.w	fp, sl, r4
 8009464:	d00b      	beq.n	800947e <_svfiprintf_r+0x7e>
 8009466:	465b      	mov	r3, fp
 8009468:	4622      	mov	r2, r4
 800946a:	4629      	mov	r1, r5
 800946c:	4638      	mov	r0, r7
 800946e:	f7ff ff6b 	bl	8009348 <__ssputs_r>
 8009472:	3001      	adds	r0, #1
 8009474:	f000 80a7 	beq.w	80095c6 <_svfiprintf_r+0x1c6>
 8009478:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800947a:	445a      	add	r2, fp
 800947c:	9209      	str	r2, [sp, #36]	@ 0x24
 800947e:	f89a 3000 	ldrb.w	r3, [sl]
 8009482:	2b00      	cmp	r3, #0
 8009484:	f000 809f 	beq.w	80095c6 <_svfiprintf_r+0x1c6>
 8009488:	2300      	movs	r3, #0
 800948a:	f04f 32ff 	mov.w	r2, #4294967295
 800948e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009492:	f10a 0a01 	add.w	sl, sl, #1
 8009496:	9304      	str	r3, [sp, #16]
 8009498:	9307      	str	r3, [sp, #28]
 800949a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800949e:	931a      	str	r3, [sp, #104]	@ 0x68
 80094a0:	4654      	mov	r4, sl
 80094a2:	2205      	movs	r2, #5
 80094a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094a8:	484e      	ldr	r0, [pc, #312]	@ (80095e4 <_svfiprintf_r+0x1e4>)
 80094aa:	f7f6 ff19 	bl	80002e0 <memchr>
 80094ae:	9a04      	ldr	r2, [sp, #16]
 80094b0:	b9d8      	cbnz	r0, 80094ea <_svfiprintf_r+0xea>
 80094b2:	06d0      	lsls	r0, r2, #27
 80094b4:	bf44      	itt	mi
 80094b6:	2320      	movmi	r3, #32
 80094b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094bc:	0711      	lsls	r1, r2, #28
 80094be:	bf44      	itt	mi
 80094c0:	232b      	movmi	r3, #43	@ 0x2b
 80094c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094c6:	f89a 3000 	ldrb.w	r3, [sl]
 80094ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80094cc:	d015      	beq.n	80094fa <_svfiprintf_r+0xfa>
 80094ce:	9a07      	ldr	r2, [sp, #28]
 80094d0:	4654      	mov	r4, sl
 80094d2:	2000      	movs	r0, #0
 80094d4:	f04f 0c0a 	mov.w	ip, #10
 80094d8:	4621      	mov	r1, r4
 80094da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094de:	3b30      	subs	r3, #48	@ 0x30
 80094e0:	2b09      	cmp	r3, #9
 80094e2:	d94b      	bls.n	800957c <_svfiprintf_r+0x17c>
 80094e4:	b1b0      	cbz	r0, 8009514 <_svfiprintf_r+0x114>
 80094e6:	9207      	str	r2, [sp, #28]
 80094e8:	e014      	b.n	8009514 <_svfiprintf_r+0x114>
 80094ea:	eba0 0308 	sub.w	r3, r0, r8
 80094ee:	fa09 f303 	lsl.w	r3, r9, r3
 80094f2:	4313      	orrs	r3, r2
 80094f4:	9304      	str	r3, [sp, #16]
 80094f6:	46a2      	mov	sl, r4
 80094f8:	e7d2      	b.n	80094a0 <_svfiprintf_r+0xa0>
 80094fa:	9b03      	ldr	r3, [sp, #12]
 80094fc:	1d19      	adds	r1, r3, #4
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	9103      	str	r1, [sp, #12]
 8009502:	2b00      	cmp	r3, #0
 8009504:	bfbb      	ittet	lt
 8009506:	425b      	neglt	r3, r3
 8009508:	f042 0202 	orrlt.w	r2, r2, #2
 800950c:	9307      	strge	r3, [sp, #28]
 800950e:	9307      	strlt	r3, [sp, #28]
 8009510:	bfb8      	it	lt
 8009512:	9204      	strlt	r2, [sp, #16]
 8009514:	7823      	ldrb	r3, [r4, #0]
 8009516:	2b2e      	cmp	r3, #46	@ 0x2e
 8009518:	d10a      	bne.n	8009530 <_svfiprintf_r+0x130>
 800951a:	7863      	ldrb	r3, [r4, #1]
 800951c:	2b2a      	cmp	r3, #42	@ 0x2a
 800951e:	d132      	bne.n	8009586 <_svfiprintf_r+0x186>
 8009520:	9b03      	ldr	r3, [sp, #12]
 8009522:	1d1a      	adds	r2, r3, #4
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	9203      	str	r2, [sp, #12]
 8009528:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800952c:	3402      	adds	r4, #2
 800952e:	9305      	str	r3, [sp, #20]
 8009530:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80095f4 <_svfiprintf_r+0x1f4>
 8009534:	7821      	ldrb	r1, [r4, #0]
 8009536:	2203      	movs	r2, #3
 8009538:	4650      	mov	r0, sl
 800953a:	f7f6 fed1 	bl	80002e0 <memchr>
 800953e:	b138      	cbz	r0, 8009550 <_svfiprintf_r+0x150>
 8009540:	9b04      	ldr	r3, [sp, #16]
 8009542:	eba0 000a 	sub.w	r0, r0, sl
 8009546:	2240      	movs	r2, #64	@ 0x40
 8009548:	4082      	lsls	r2, r0
 800954a:	4313      	orrs	r3, r2
 800954c:	3401      	adds	r4, #1
 800954e:	9304      	str	r3, [sp, #16]
 8009550:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009554:	4824      	ldr	r0, [pc, #144]	@ (80095e8 <_svfiprintf_r+0x1e8>)
 8009556:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800955a:	2206      	movs	r2, #6
 800955c:	f7f6 fec0 	bl	80002e0 <memchr>
 8009560:	2800      	cmp	r0, #0
 8009562:	d036      	beq.n	80095d2 <_svfiprintf_r+0x1d2>
 8009564:	4b21      	ldr	r3, [pc, #132]	@ (80095ec <_svfiprintf_r+0x1ec>)
 8009566:	bb1b      	cbnz	r3, 80095b0 <_svfiprintf_r+0x1b0>
 8009568:	9b03      	ldr	r3, [sp, #12]
 800956a:	3307      	adds	r3, #7
 800956c:	f023 0307 	bic.w	r3, r3, #7
 8009570:	3308      	adds	r3, #8
 8009572:	9303      	str	r3, [sp, #12]
 8009574:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009576:	4433      	add	r3, r6
 8009578:	9309      	str	r3, [sp, #36]	@ 0x24
 800957a:	e76a      	b.n	8009452 <_svfiprintf_r+0x52>
 800957c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009580:	460c      	mov	r4, r1
 8009582:	2001      	movs	r0, #1
 8009584:	e7a8      	b.n	80094d8 <_svfiprintf_r+0xd8>
 8009586:	2300      	movs	r3, #0
 8009588:	3401      	adds	r4, #1
 800958a:	9305      	str	r3, [sp, #20]
 800958c:	4619      	mov	r1, r3
 800958e:	f04f 0c0a 	mov.w	ip, #10
 8009592:	4620      	mov	r0, r4
 8009594:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009598:	3a30      	subs	r2, #48	@ 0x30
 800959a:	2a09      	cmp	r2, #9
 800959c:	d903      	bls.n	80095a6 <_svfiprintf_r+0x1a6>
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d0c6      	beq.n	8009530 <_svfiprintf_r+0x130>
 80095a2:	9105      	str	r1, [sp, #20]
 80095a4:	e7c4      	b.n	8009530 <_svfiprintf_r+0x130>
 80095a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80095aa:	4604      	mov	r4, r0
 80095ac:	2301      	movs	r3, #1
 80095ae:	e7f0      	b.n	8009592 <_svfiprintf_r+0x192>
 80095b0:	ab03      	add	r3, sp, #12
 80095b2:	9300      	str	r3, [sp, #0]
 80095b4:	462a      	mov	r2, r5
 80095b6:	4b0e      	ldr	r3, [pc, #56]	@ (80095f0 <_svfiprintf_r+0x1f0>)
 80095b8:	a904      	add	r1, sp, #16
 80095ba:	4638      	mov	r0, r7
 80095bc:	f3af 8000 	nop.w
 80095c0:	1c42      	adds	r2, r0, #1
 80095c2:	4606      	mov	r6, r0
 80095c4:	d1d6      	bne.n	8009574 <_svfiprintf_r+0x174>
 80095c6:	89ab      	ldrh	r3, [r5, #12]
 80095c8:	065b      	lsls	r3, r3, #25
 80095ca:	f53f af2d 	bmi.w	8009428 <_svfiprintf_r+0x28>
 80095ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095d0:	e72c      	b.n	800942c <_svfiprintf_r+0x2c>
 80095d2:	ab03      	add	r3, sp, #12
 80095d4:	9300      	str	r3, [sp, #0]
 80095d6:	462a      	mov	r2, r5
 80095d8:	4b05      	ldr	r3, [pc, #20]	@ (80095f0 <_svfiprintf_r+0x1f0>)
 80095da:	a904      	add	r1, sp, #16
 80095dc:	4638      	mov	r0, r7
 80095de:	f000 f879 	bl	80096d4 <_printf_i>
 80095e2:	e7ed      	b.n	80095c0 <_svfiprintf_r+0x1c0>
 80095e4:	08009cd8 	.word	0x08009cd8
 80095e8:	08009ce2 	.word	0x08009ce2
 80095ec:	00000000 	.word	0x00000000
 80095f0:	08009349 	.word	0x08009349
 80095f4:	08009cde 	.word	0x08009cde

080095f8 <_printf_common>:
 80095f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095fc:	4616      	mov	r6, r2
 80095fe:	4698      	mov	r8, r3
 8009600:	688a      	ldr	r2, [r1, #8]
 8009602:	690b      	ldr	r3, [r1, #16]
 8009604:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009608:	4293      	cmp	r3, r2
 800960a:	bfb8      	it	lt
 800960c:	4613      	movlt	r3, r2
 800960e:	6033      	str	r3, [r6, #0]
 8009610:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009614:	4607      	mov	r7, r0
 8009616:	460c      	mov	r4, r1
 8009618:	b10a      	cbz	r2, 800961e <_printf_common+0x26>
 800961a:	3301      	adds	r3, #1
 800961c:	6033      	str	r3, [r6, #0]
 800961e:	6823      	ldr	r3, [r4, #0]
 8009620:	0699      	lsls	r1, r3, #26
 8009622:	bf42      	ittt	mi
 8009624:	6833      	ldrmi	r3, [r6, #0]
 8009626:	3302      	addmi	r3, #2
 8009628:	6033      	strmi	r3, [r6, #0]
 800962a:	6825      	ldr	r5, [r4, #0]
 800962c:	f015 0506 	ands.w	r5, r5, #6
 8009630:	d106      	bne.n	8009640 <_printf_common+0x48>
 8009632:	f104 0a19 	add.w	sl, r4, #25
 8009636:	68e3      	ldr	r3, [r4, #12]
 8009638:	6832      	ldr	r2, [r6, #0]
 800963a:	1a9b      	subs	r3, r3, r2
 800963c:	42ab      	cmp	r3, r5
 800963e:	dc26      	bgt.n	800968e <_printf_common+0x96>
 8009640:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009644:	6822      	ldr	r2, [r4, #0]
 8009646:	3b00      	subs	r3, #0
 8009648:	bf18      	it	ne
 800964a:	2301      	movne	r3, #1
 800964c:	0692      	lsls	r2, r2, #26
 800964e:	d42b      	bmi.n	80096a8 <_printf_common+0xb0>
 8009650:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009654:	4641      	mov	r1, r8
 8009656:	4638      	mov	r0, r7
 8009658:	47c8      	blx	r9
 800965a:	3001      	adds	r0, #1
 800965c:	d01e      	beq.n	800969c <_printf_common+0xa4>
 800965e:	6823      	ldr	r3, [r4, #0]
 8009660:	6922      	ldr	r2, [r4, #16]
 8009662:	f003 0306 	and.w	r3, r3, #6
 8009666:	2b04      	cmp	r3, #4
 8009668:	bf02      	ittt	eq
 800966a:	68e5      	ldreq	r5, [r4, #12]
 800966c:	6833      	ldreq	r3, [r6, #0]
 800966e:	1aed      	subeq	r5, r5, r3
 8009670:	68a3      	ldr	r3, [r4, #8]
 8009672:	bf0c      	ite	eq
 8009674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009678:	2500      	movne	r5, #0
 800967a:	4293      	cmp	r3, r2
 800967c:	bfc4      	itt	gt
 800967e:	1a9b      	subgt	r3, r3, r2
 8009680:	18ed      	addgt	r5, r5, r3
 8009682:	2600      	movs	r6, #0
 8009684:	341a      	adds	r4, #26
 8009686:	42b5      	cmp	r5, r6
 8009688:	d11a      	bne.n	80096c0 <_printf_common+0xc8>
 800968a:	2000      	movs	r0, #0
 800968c:	e008      	b.n	80096a0 <_printf_common+0xa8>
 800968e:	2301      	movs	r3, #1
 8009690:	4652      	mov	r2, sl
 8009692:	4641      	mov	r1, r8
 8009694:	4638      	mov	r0, r7
 8009696:	47c8      	blx	r9
 8009698:	3001      	adds	r0, #1
 800969a:	d103      	bne.n	80096a4 <_printf_common+0xac>
 800969c:	f04f 30ff 	mov.w	r0, #4294967295
 80096a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096a4:	3501      	adds	r5, #1
 80096a6:	e7c6      	b.n	8009636 <_printf_common+0x3e>
 80096a8:	18e1      	adds	r1, r4, r3
 80096aa:	1c5a      	adds	r2, r3, #1
 80096ac:	2030      	movs	r0, #48	@ 0x30
 80096ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80096b2:	4422      	add	r2, r4
 80096b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80096b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80096bc:	3302      	adds	r3, #2
 80096be:	e7c7      	b.n	8009650 <_printf_common+0x58>
 80096c0:	2301      	movs	r3, #1
 80096c2:	4622      	mov	r2, r4
 80096c4:	4641      	mov	r1, r8
 80096c6:	4638      	mov	r0, r7
 80096c8:	47c8      	blx	r9
 80096ca:	3001      	adds	r0, #1
 80096cc:	d0e6      	beq.n	800969c <_printf_common+0xa4>
 80096ce:	3601      	adds	r6, #1
 80096d0:	e7d9      	b.n	8009686 <_printf_common+0x8e>
	...

080096d4 <_printf_i>:
 80096d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80096d8:	7e0f      	ldrb	r7, [r1, #24]
 80096da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80096dc:	2f78      	cmp	r7, #120	@ 0x78
 80096de:	4691      	mov	r9, r2
 80096e0:	4680      	mov	r8, r0
 80096e2:	460c      	mov	r4, r1
 80096e4:	469a      	mov	sl, r3
 80096e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80096ea:	d807      	bhi.n	80096fc <_printf_i+0x28>
 80096ec:	2f62      	cmp	r7, #98	@ 0x62
 80096ee:	d80a      	bhi.n	8009706 <_printf_i+0x32>
 80096f0:	2f00      	cmp	r7, #0
 80096f2:	f000 80d1 	beq.w	8009898 <_printf_i+0x1c4>
 80096f6:	2f58      	cmp	r7, #88	@ 0x58
 80096f8:	f000 80b8 	beq.w	800986c <_printf_i+0x198>
 80096fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009700:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009704:	e03a      	b.n	800977c <_printf_i+0xa8>
 8009706:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800970a:	2b15      	cmp	r3, #21
 800970c:	d8f6      	bhi.n	80096fc <_printf_i+0x28>
 800970e:	a101      	add	r1, pc, #4	@ (adr r1, 8009714 <_printf_i+0x40>)
 8009710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009714:	0800976d 	.word	0x0800976d
 8009718:	08009781 	.word	0x08009781
 800971c:	080096fd 	.word	0x080096fd
 8009720:	080096fd 	.word	0x080096fd
 8009724:	080096fd 	.word	0x080096fd
 8009728:	080096fd 	.word	0x080096fd
 800972c:	08009781 	.word	0x08009781
 8009730:	080096fd 	.word	0x080096fd
 8009734:	080096fd 	.word	0x080096fd
 8009738:	080096fd 	.word	0x080096fd
 800973c:	080096fd 	.word	0x080096fd
 8009740:	0800987f 	.word	0x0800987f
 8009744:	080097ab 	.word	0x080097ab
 8009748:	08009839 	.word	0x08009839
 800974c:	080096fd 	.word	0x080096fd
 8009750:	080096fd 	.word	0x080096fd
 8009754:	080098a1 	.word	0x080098a1
 8009758:	080096fd 	.word	0x080096fd
 800975c:	080097ab 	.word	0x080097ab
 8009760:	080096fd 	.word	0x080096fd
 8009764:	080096fd 	.word	0x080096fd
 8009768:	08009841 	.word	0x08009841
 800976c:	6833      	ldr	r3, [r6, #0]
 800976e:	1d1a      	adds	r2, r3, #4
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	6032      	str	r2, [r6, #0]
 8009774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009778:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800977c:	2301      	movs	r3, #1
 800977e:	e09c      	b.n	80098ba <_printf_i+0x1e6>
 8009780:	6833      	ldr	r3, [r6, #0]
 8009782:	6820      	ldr	r0, [r4, #0]
 8009784:	1d19      	adds	r1, r3, #4
 8009786:	6031      	str	r1, [r6, #0]
 8009788:	0606      	lsls	r6, r0, #24
 800978a:	d501      	bpl.n	8009790 <_printf_i+0xbc>
 800978c:	681d      	ldr	r5, [r3, #0]
 800978e:	e003      	b.n	8009798 <_printf_i+0xc4>
 8009790:	0645      	lsls	r5, r0, #25
 8009792:	d5fb      	bpl.n	800978c <_printf_i+0xb8>
 8009794:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009798:	2d00      	cmp	r5, #0
 800979a:	da03      	bge.n	80097a4 <_printf_i+0xd0>
 800979c:	232d      	movs	r3, #45	@ 0x2d
 800979e:	426d      	negs	r5, r5
 80097a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80097a4:	4858      	ldr	r0, [pc, #352]	@ (8009908 <_printf_i+0x234>)
 80097a6:	230a      	movs	r3, #10
 80097a8:	e011      	b.n	80097ce <_printf_i+0xfa>
 80097aa:	6821      	ldr	r1, [r4, #0]
 80097ac:	6833      	ldr	r3, [r6, #0]
 80097ae:	0608      	lsls	r0, r1, #24
 80097b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80097b4:	d402      	bmi.n	80097bc <_printf_i+0xe8>
 80097b6:	0649      	lsls	r1, r1, #25
 80097b8:	bf48      	it	mi
 80097ba:	b2ad      	uxthmi	r5, r5
 80097bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80097be:	4852      	ldr	r0, [pc, #328]	@ (8009908 <_printf_i+0x234>)
 80097c0:	6033      	str	r3, [r6, #0]
 80097c2:	bf14      	ite	ne
 80097c4:	230a      	movne	r3, #10
 80097c6:	2308      	moveq	r3, #8
 80097c8:	2100      	movs	r1, #0
 80097ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80097ce:	6866      	ldr	r6, [r4, #4]
 80097d0:	60a6      	str	r6, [r4, #8]
 80097d2:	2e00      	cmp	r6, #0
 80097d4:	db05      	blt.n	80097e2 <_printf_i+0x10e>
 80097d6:	6821      	ldr	r1, [r4, #0]
 80097d8:	432e      	orrs	r6, r5
 80097da:	f021 0104 	bic.w	r1, r1, #4
 80097de:	6021      	str	r1, [r4, #0]
 80097e0:	d04b      	beq.n	800987a <_printf_i+0x1a6>
 80097e2:	4616      	mov	r6, r2
 80097e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80097e8:	fb03 5711 	mls	r7, r3, r1, r5
 80097ec:	5dc7      	ldrb	r7, [r0, r7]
 80097ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80097f2:	462f      	mov	r7, r5
 80097f4:	42bb      	cmp	r3, r7
 80097f6:	460d      	mov	r5, r1
 80097f8:	d9f4      	bls.n	80097e4 <_printf_i+0x110>
 80097fa:	2b08      	cmp	r3, #8
 80097fc:	d10b      	bne.n	8009816 <_printf_i+0x142>
 80097fe:	6823      	ldr	r3, [r4, #0]
 8009800:	07df      	lsls	r7, r3, #31
 8009802:	d508      	bpl.n	8009816 <_printf_i+0x142>
 8009804:	6923      	ldr	r3, [r4, #16]
 8009806:	6861      	ldr	r1, [r4, #4]
 8009808:	4299      	cmp	r1, r3
 800980a:	bfde      	ittt	le
 800980c:	2330      	movle	r3, #48	@ 0x30
 800980e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009812:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009816:	1b92      	subs	r2, r2, r6
 8009818:	6122      	str	r2, [r4, #16]
 800981a:	f8cd a000 	str.w	sl, [sp]
 800981e:	464b      	mov	r3, r9
 8009820:	aa03      	add	r2, sp, #12
 8009822:	4621      	mov	r1, r4
 8009824:	4640      	mov	r0, r8
 8009826:	f7ff fee7 	bl	80095f8 <_printf_common>
 800982a:	3001      	adds	r0, #1
 800982c:	d14a      	bne.n	80098c4 <_printf_i+0x1f0>
 800982e:	f04f 30ff 	mov.w	r0, #4294967295
 8009832:	b004      	add	sp, #16
 8009834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	f043 0320 	orr.w	r3, r3, #32
 800983e:	6023      	str	r3, [r4, #0]
 8009840:	4832      	ldr	r0, [pc, #200]	@ (800990c <_printf_i+0x238>)
 8009842:	2778      	movs	r7, #120	@ 0x78
 8009844:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009848:	6823      	ldr	r3, [r4, #0]
 800984a:	6831      	ldr	r1, [r6, #0]
 800984c:	061f      	lsls	r7, r3, #24
 800984e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009852:	d402      	bmi.n	800985a <_printf_i+0x186>
 8009854:	065f      	lsls	r7, r3, #25
 8009856:	bf48      	it	mi
 8009858:	b2ad      	uxthmi	r5, r5
 800985a:	6031      	str	r1, [r6, #0]
 800985c:	07d9      	lsls	r1, r3, #31
 800985e:	bf44      	itt	mi
 8009860:	f043 0320 	orrmi.w	r3, r3, #32
 8009864:	6023      	strmi	r3, [r4, #0]
 8009866:	b11d      	cbz	r5, 8009870 <_printf_i+0x19c>
 8009868:	2310      	movs	r3, #16
 800986a:	e7ad      	b.n	80097c8 <_printf_i+0xf4>
 800986c:	4826      	ldr	r0, [pc, #152]	@ (8009908 <_printf_i+0x234>)
 800986e:	e7e9      	b.n	8009844 <_printf_i+0x170>
 8009870:	6823      	ldr	r3, [r4, #0]
 8009872:	f023 0320 	bic.w	r3, r3, #32
 8009876:	6023      	str	r3, [r4, #0]
 8009878:	e7f6      	b.n	8009868 <_printf_i+0x194>
 800987a:	4616      	mov	r6, r2
 800987c:	e7bd      	b.n	80097fa <_printf_i+0x126>
 800987e:	6833      	ldr	r3, [r6, #0]
 8009880:	6825      	ldr	r5, [r4, #0]
 8009882:	6961      	ldr	r1, [r4, #20]
 8009884:	1d18      	adds	r0, r3, #4
 8009886:	6030      	str	r0, [r6, #0]
 8009888:	062e      	lsls	r6, r5, #24
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	d501      	bpl.n	8009892 <_printf_i+0x1be>
 800988e:	6019      	str	r1, [r3, #0]
 8009890:	e002      	b.n	8009898 <_printf_i+0x1c4>
 8009892:	0668      	lsls	r0, r5, #25
 8009894:	d5fb      	bpl.n	800988e <_printf_i+0x1ba>
 8009896:	8019      	strh	r1, [r3, #0]
 8009898:	2300      	movs	r3, #0
 800989a:	6123      	str	r3, [r4, #16]
 800989c:	4616      	mov	r6, r2
 800989e:	e7bc      	b.n	800981a <_printf_i+0x146>
 80098a0:	6833      	ldr	r3, [r6, #0]
 80098a2:	1d1a      	adds	r2, r3, #4
 80098a4:	6032      	str	r2, [r6, #0]
 80098a6:	681e      	ldr	r6, [r3, #0]
 80098a8:	6862      	ldr	r2, [r4, #4]
 80098aa:	2100      	movs	r1, #0
 80098ac:	4630      	mov	r0, r6
 80098ae:	f7f6 fd17 	bl	80002e0 <memchr>
 80098b2:	b108      	cbz	r0, 80098b8 <_printf_i+0x1e4>
 80098b4:	1b80      	subs	r0, r0, r6
 80098b6:	6060      	str	r0, [r4, #4]
 80098b8:	6863      	ldr	r3, [r4, #4]
 80098ba:	6123      	str	r3, [r4, #16]
 80098bc:	2300      	movs	r3, #0
 80098be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098c2:	e7aa      	b.n	800981a <_printf_i+0x146>
 80098c4:	6923      	ldr	r3, [r4, #16]
 80098c6:	4632      	mov	r2, r6
 80098c8:	4649      	mov	r1, r9
 80098ca:	4640      	mov	r0, r8
 80098cc:	47d0      	blx	sl
 80098ce:	3001      	adds	r0, #1
 80098d0:	d0ad      	beq.n	800982e <_printf_i+0x15a>
 80098d2:	6823      	ldr	r3, [r4, #0]
 80098d4:	079b      	lsls	r3, r3, #30
 80098d6:	d413      	bmi.n	8009900 <_printf_i+0x22c>
 80098d8:	68e0      	ldr	r0, [r4, #12]
 80098da:	9b03      	ldr	r3, [sp, #12]
 80098dc:	4298      	cmp	r0, r3
 80098de:	bfb8      	it	lt
 80098e0:	4618      	movlt	r0, r3
 80098e2:	e7a6      	b.n	8009832 <_printf_i+0x15e>
 80098e4:	2301      	movs	r3, #1
 80098e6:	4632      	mov	r2, r6
 80098e8:	4649      	mov	r1, r9
 80098ea:	4640      	mov	r0, r8
 80098ec:	47d0      	blx	sl
 80098ee:	3001      	adds	r0, #1
 80098f0:	d09d      	beq.n	800982e <_printf_i+0x15a>
 80098f2:	3501      	adds	r5, #1
 80098f4:	68e3      	ldr	r3, [r4, #12]
 80098f6:	9903      	ldr	r1, [sp, #12]
 80098f8:	1a5b      	subs	r3, r3, r1
 80098fa:	42ab      	cmp	r3, r5
 80098fc:	dcf2      	bgt.n	80098e4 <_printf_i+0x210>
 80098fe:	e7eb      	b.n	80098d8 <_printf_i+0x204>
 8009900:	2500      	movs	r5, #0
 8009902:	f104 0619 	add.w	r6, r4, #25
 8009906:	e7f5      	b.n	80098f4 <_printf_i+0x220>
 8009908:	08009ce9 	.word	0x08009ce9
 800990c:	08009cfa 	.word	0x08009cfa

08009910 <memmove>:
 8009910:	4288      	cmp	r0, r1
 8009912:	b510      	push	{r4, lr}
 8009914:	eb01 0402 	add.w	r4, r1, r2
 8009918:	d902      	bls.n	8009920 <memmove+0x10>
 800991a:	4284      	cmp	r4, r0
 800991c:	4623      	mov	r3, r4
 800991e:	d807      	bhi.n	8009930 <memmove+0x20>
 8009920:	1e43      	subs	r3, r0, #1
 8009922:	42a1      	cmp	r1, r4
 8009924:	d008      	beq.n	8009938 <memmove+0x28>
 8009926:	f811 2b01 	ldrb.w	r2, [r1], #1
 800992a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800992e:	e7f8      	b.n	8009922 <memmove+0x12>
 8009930:	4402      	add	r2, r0
 8009932:	4601      	mov	r1, r0
 8009934:	428a      	cmp	r2, r1
 8009936:	d100      	bne.n	800993a <memmove+0x2a>
 8009938:	bd10      	pop	{r4, pc}
 800993a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800993e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009942:	e7f7      	b.n	8009934 <memmove+0x24>

08009944 <_sbrk_r>:
 8009944:	b538      	push	{r3, r4, r5, lr}
 8009946:	4d06      	ldr	r5, [pc, #24]	@ (8009960 <_sbrk_r+0x1c>)
 8009948:	2300      	movs	r3, #0
 800994a:	4604      	mov	r4, r0
 800994c:	4608      	mov	r0, r1
 800994e:	602b      	str	r3, [r5, #0]
 8009950:	f7f8 fa58 	bl	8001e04 <_sbrk>
 8009954:	1c43      	adds	r3, r0, #1
 8009956:	d102      	bne.n	800995e <_sbrk_r+0x1a>
 8009958:	682b      	ldr	r3, [r5, #0]
 800995a:	b103      	cbz	r3, 800995e <_sbrk_r+0x1a>
 800995c:	6023      	str	r3, [r4, #0]
 800995e:	bd38      	pop	{r3, r4, r5, pc}
 8009960:	24000dc8 	.word	0x24000dc8

08009964 <_realloc_r>:
 8009964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009968:	4607      	mov	r7, r0
 800996a:	4614      	mov	r4, r2
 800996c:	460d      	mov	r5, r1
 800996e:	b921      	cbnz	r1, 800997a <_realloc_r+0x16>
 8009970:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009974:	4611      	mov	r1, r2
 8009976:	f7ff bc5b 	b.w	8009230 <_malloc_r>
 800997a:	b92a      	cbnz	r2, 8009988 <_realloc_r+0x24>
 800997c:	f7ff fbec 	bl	8009158 <_free_r>
 8009980:	4625      	mov	r5, r4
 8009982:	4628      	mov	r0, r5
 8009984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009988:	f000 f81a 	bl	80099c0 <_malloc_usable_size_r>
 800998c:	4284      	cmp	r4, r0
 800998e:	4606      	mov	r6, r0
 8009990:	d802      	bhi.n	8009998 <_realloc_r+0x34>
 8009992:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009996:	d8f4      	bhi.n	8009982 <_realloc_r+0x1e>
 8009998:	4621      	mov	r1, r4
 800999a:	4638      	mov	r0, r7
 800999c:	f7ff fc48 	bl	8009230 <_malloc_r>
 80099a0:	4680      	mov	r8, r0
 80099a2:	b908      	cbnz	r0, 80099a8 <_realloc_r+0x44>
 80099a4:	4645      	mov	r5, r8
 80099a6:	e7ec      	b.n	8009982 <_realloc_r+0x1e>
 80099a8:	42b4      	cmp	r4, r6
 80099aa:	4622      	mov	r2, r4
 80099ac:	4629      	mov	r1, r5
 80099ae:	bf28      	it	cs
 80099b0:	4632      	movcs	r2, r6
 80099b2:	f7ff fbc3 	bl	800913c <memcpy>
 80099b6:	4629      	mov	r1, r5
 80099b8:	4638      	mov	r0, r7
 80099ba:	f7ff fbcd 	bl	8009158 <_free_r>
 80099be:	e7f1      	b.n	80099a4 <_realloc_r+0x40>

080099c0 <_malloc_usable_size_r>:
 80099c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099c4:	1f18      	subs	r0, r3, #4
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	bfbc      	itt	lt
 80099ca:	580b      	ldrlt	r3, [r1, r0]
 80099cc:	18c0      	addlt	r0, r0, r3
 80099ce:	4770      	bx	lr

080099d0 <_init>:
 80099d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099d2:	bf00      	nop
 80099d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099d6:	bc08      	pop	{r3}
 80099d8:	469e      	mov	lr, r3
 80099da:	4770      	bx	lr

080099dc <_fini>:
 80099dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099de:	bf00      	nop
 80099e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099e2:	bc08      	pop	{r3}
 80099e4:	469e      	mov	lr, r3
 80099e6:	4770      	bx	lr
