\hypertarget{union__hw__wdog__tovall}{}\section{\+\_\+hw\+\_\+wdog\+\_\+tovall Union Reference}
\label{union__hw__wdog__tovall}\index{\+\_\+hw\+\_\+wdog\+\_\+tovall@{\+\_\+hw\+\_\+wdog\+\_\+tovall}}


H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+T\+O\+V\+A\+LL -\/ Watchdog Time-\/out Value Register Low (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+wdog.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__wdog__tovall_1_1__hw__wdog__tovall__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+tovall\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__wdog__tovall_a6a3d3c63c06d5060f3a4806d2c6a051b}{}\label{union__hw__wdog__tovall_a6a3d3c63c06d5060f3a4806d2c6a051b}

\item 
struct \hyperlink{struct__hw__wdog__tovall_1_1__hw__wdog__tovall__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+tovall\+::\+\_\+hw\+\_\+wdog\+\_\+tovall\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__wdog__tovall_ac5fbd2b0a5be615fd22f6797ba577b49}{}\label{union__hw__wdog__tovall_ac5fbd2b0a5be615fd22f6797ba577b49}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+T\+O\+V\+A\+LL -\/ Watchdog Time-\/out Value Register Low (RW) 

Reset value\+: 0x4\+B4\+CU

The time-\/out value of the watchdog must be set to a minimum of four watchdog clock cycles. This is to take into account the delay in new settings taking effect in the watchdog clock domain. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+wdog.\+h\end{DoxyCompactItemize}
