$date
	Tue Aug 22 22:06:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 4 ! a_i [3:0] $end
$var wire 4 " b_i [3:0] $end
$var wire 1 # clk_i $end
$var wire 1 $ rst_ni $end
$var wire 1 % valid $end
$var wire 4 & result_val_o [3:0] $end
$var wire 4 ' result_val [3:0] $end
$var wire 1 ( req $end
$var wire 1 ) busy $end
$var wire 4 * b_data_mas_to_sla [3:0] $end
$var wire 4 + a_data_mas_to_sla [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx00 +
b0x0x *
x)
x(
bx '
bx &
x%
z$
0#
b101 "
b1100 !
$end
#5000
b101 *
b1100 +
b0 &
0)
0%
0$
1(
1#
#6000
1$
#10000
0#
#15000
b0 *
b0 +
1)
b1100 '
1#
#20000
0#
#25000
b111 '
1#
#30000
0#
#35000
b10 '
1#
#40000
0#
#45000
b101 '
1#
#50000
0#
#55000
b11 '
1#
#60000
0#
#65000
b1 '
1#
#70000
0#
#75000
b10 '
1#
#80000
0#
#85000
b1 '
1#
#90000
0#
#95000
b0 '
1#
#100000
0#
#105000
b1 '
1#
#110000
0#
#115000
b1 &
1%
1#
#120000
0#
#125000
b101 *
b1100 +
b0 &
0)
0%
1#
#125002
