Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Apr 15 22:03:32 2018
| Host         : DESKTOP-LPJ199K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reactionTimer_TOP_timing_summary_routed.rpt -rpx reactionTimer_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : reactionTimer_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: countDown/CLOCK_1HZ_EDGE/pipeline_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDown/CLOCK_1HZ_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: finalResult/CLOCK_1KHZ_EDGE/pipeline_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: finalResult/CLOCK_1KHZ_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reactionTimer/CLOCK_1KHZ/dividedClk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stateTest/CLOCK_1KHZ_EDGE/pipeline_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stateTest/CLOCK_1KHZ_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tenSeconds/Clock_1Hz_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.344       -1.396                      8                 1008        0.160        0.000                      0                 1008        4.500        0.000                       0                   445  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.344       -1.396                      8                 1008        0.160        0.000                      0                 1008        4.500        0.000                       0                   445  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.344ns,  Total Violation       -1.396ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 7.866ns (81.436%)  route 1.793ns (18.564%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.402 r  stateTest/randomNumberGenerator/seed1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    stateTest/randomNumberGenerator/seed1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.519 r  stateTest/randomNumberGenerator/seed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.519    stateTest/randomNumberGenerator/seed1_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.834 r  stateTest/randomNumberGenerator/seed1_carry__1/O[3]
                         net (fo=1, routed)           0.578    13.412    stateTest/randomNumberGenerator/seed1_carry__1_n_4
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    14.117 r  stateTest/randomNumberGenerator/seed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.117    stateTest/randomNumberGenerator/seed0_carry__5_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    14.465 r  stateTest/randomNumberGenerator/seed0_carry__6/O[1]
                         net (fo=2, routed)           0.522    14.987    stateTest/randomNumberGenerator/p_2_in[30]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.629    14.643    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -14.987    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.590ns  (logic 7.749ns (80.807%)  route 1.841ns (19.193%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.402 r  stateTest/randomNumberGenerator/seed1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    stateTest/randomNumberGenerator/seed1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.717 r  stateTest/randomNumberGenerator/seed1_carry__0/O[3]
                         net (fo=1, routed)           0.578    13.295    stateTest/randomNumberGenerator/seed1_carry__0_n_4
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    14.000 r  stateTest/randomNumberGenerator/seed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.000    stateTest/randomNumberGenerator/seed0_carry__4_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    14.348 r  stateTest/randomNumberGenerator/seed0_carry__5/O[1]
                         net (fo=2, routed)           0.570    14.918    stateTest/randomNumberGenerator/p_2_in[26]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.629    14.643    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.261ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.577ns  (logic 7.774ns (81.173%)  route 1.803ns (18.827%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.402 r  stateTest/randomNumberGenerator/seed1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    stateTest/randomNumberGenerator/seed1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.519 r  stateTest/randomNumberGenerator/seed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.519    stateTest/randomNumberGenerator/seed1_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.834 r  stateTest/randomNumberGenerator/seed1_carry__1/O[3]
                         net (fo=1, routed)           0.578    13.412    stateTest/randomNumberGenerator/seed1_carry__1_n_4
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    14.117 r  stateTest/randomNumberGenerator/seed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.117    stateTest/randomNumberGenerator/seed0_carry__5_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.373 r  stateTest/randomNumberGenerator/seed0_carry__6/O[2]
                         net (fo=2, routed)           0.532    14.905    stateTest/randomNumberGenerator/p_2_in[31]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.628    14.644    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -14.905    
  -------------------------------------------------------------------
                         slack                                 -0.261    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.498ns  (logic 7.657ns (80.615%)  route 1.841ns (19.385%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.402 r  stateTest/randomNumberGenerator/seed1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    stateTest/randomNumberGenerator/seed1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.717 r  stateTest/randomNumberGenerator/seed1_carry__0/O[3]
                         net (fo=1, routed)           0.578    13.295    stateTest/randomNumberGenerator/seed1_carry__0_n_4
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    14.000 r  stateTest/randomNumberGenerator/seed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.000    stateTest/randomNumberGenerator/seed0_carry__4_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.256 r  stateTest/randomNumberGenerator/seed0_carry__5/O[2]
                         net (fo=2, routed)           0.570    14.826    stateTest/randomNumberGenerator/p_2_in[27]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.628    14.644    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 7.636ns (80.617%)  route 1.836ns (19.383%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.402 r  stateTest/randomNumberGenerator/seed1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    stateTest/randomNumberGenerator/seed1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.717 r  stateTest/randomNumberGenerator/seed1_carry__0/O[3]
                         net (fo=1, routed)           0.578    13.295    stateTest/randomNumberGenerator/seed1_carry__0_n_4
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    14.000 r  stateTest/randomNumberGenerator/seed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.000    stateTest/randomNumberGenerator/seed0_carry__4_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.235 r  stateTest/randomNumberGenerator/seed0_carry__5/O[0]
                         net (fo=2, routed)           0.565    14.800    stateTest/randomNumberGenerator/p_2_in[25]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.625    14.647    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -14.800    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 7.753ns (82.434%)  route 1.652ns (17.566%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.402 r  stateTest/randomNumberGenerator/seed1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    stateTest/randomNumberGenerator/seed1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.519 r  stateTest/randomNumberGenerator/seed1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.519    stateTest/randomNumberGenerator/seed1_carry__0_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.834 r  stateTest/randomNumberGenerator/seed1_carry__1/O[3]
                         net (fo=1, routed)           0.578    13.412    stateTest/randomNumberGenerator/seed1_carry__1_n_4
    SLICE_X11Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    14.117 r  stateTest/randomNumberGenerator/seed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.117    stateTest/randomNumberGenerator/seed0_carry__5_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.352 r  stateTest/randomNumberGenerator/seed0_carry__6/O[0]
                         net (fo=2, routed)           0.381    14.733    stateTest/randomNumberGenerator/p_2_in[29]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.625    14.647    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.070ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 7.730ns (82.393%)  route 1.652ns (17.607%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.402 r  stateTest/randomNumberGenerator/seed1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    stateTest/randomNumberGenerator/seed1_carry_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.717 r  stateTest/randomNumberGenerator/seed1_carry__0/O[3]
                         net (fo=1, routed)           0.578    13.295    stateTest/randomNumberGenerator/seed1_carry__0_n_4
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    14.000 r  stateTest/randomNumberGenerator/seed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.000    stateTest/randomNumberGenerator/seed0_carry__4_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.329 r  stateTest/randomNumberGenerator/seed0_carry__5/O[3]
                         net (fo=2, routed)           0.381    14.710    stateTest/randomNumberGenerator/p_2_in[28]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.632    14.640    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -14.710    
  -------------------------------------------------------------------
                         slack                                 -0.070    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 7.544ns (80.796%)  route 1.793ns (19.204%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.512 r  stateTest/randomNumberGenerator/seed1_carry/O[3]
                         net (fo=1, routed)           0.578    13.090    stateTest/randomNumberGenerator/seed1_carry_n_4
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    13.795 r  stateTest/randomNumberGenerator/seed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.795    stateTest/randomNumberGenerator/seed0_carry__3_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    14.143 r  stateTest/randomNumberGenerator/seed0_carry__4/O[1]
                         net (fo=2, routed)           0.522    14.665    stateTest/randomNumberGenerator/p_2_in[22]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.629    14.643    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -14.665    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 7.452ns (80.188%)  route 1.841ns (19.812%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.512 r  stateTest/randomNumberGenerator/seed1_carry/O[3]
                         net (fo=1, routed)           0.578    13.090    stateTest/randomNumberGenerator/seed1_carry_n_4
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    13.795 r  stateTest/randomNumberGenerator/seed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.795    stateTest/randomNumberGenerator/seed0_carry__3_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.051 r  stateTest/randomNumberGenerator/seed0_carry__4/O[2]
                         net (fo=2, routed)           0.570    14.621    stateTest/randomNumberGenerator/p_2_in[23]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.628    14.644    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 stateTest/randomNumberGenerator/seed1__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/randomNumberGenerator/seed1__1/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 7.525ns (81.999%)  route 1.652ns (18.001%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.726     5.328    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.534 r  stateTest/randomNumberGenerator/seed1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.536    stateTest/randomNumberGenerator/seed1__0_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.054 r  stateTest/randomNumberGenerator/seed1__1/P[0]
                         net (fo=2, routed)           0.691    11.745    stateTest/randomNumberGenerator/seed1__1_n_105
    SLICE_X10Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.869 r  stateTest/randomNumberGenerator/seed1_carry_i_3/O
                         net (fo=1, routed)           0.000    11.869    stateTest/randomNumberGenerator/seed1_carry_i_3_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.512 r  stateTest/randomNumberGenerator/seed1_carry/O[3]
                         net (fo=1, routed)           0.578    13.090    stateTest/randomNumberGenerator/seed1_carry_n_4
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    13.795 r  stateTest/randomNumberGenerator/seed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.795    stateTest/randomNumberGenerator/seed0_carry__3_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    14.124 r  stateTest/randomNumberGenerator/seed0_carry__4/O[3]
                         net (fo=2, routed)           0.381    14.505    stateTest/randomNumberGenerator/p_2_in[24]
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.610    15.032    stateTest/randomNumberGenerator/clk_IBUF_BUFG
    DSP48_X0Y33          DSP48E1                                      r  stateTest/randomNumberGenerator/seed1__1/CLK
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.272    
    DSP48_X0Y33          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.632    14.640    stateTest/randomNumberGenerator/seed1__1
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -14.505    
  -------------------------------------------------------------------
                         slack                                  0.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 stateTest/CLOCK_1KHZ/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTest/CLOCK_1KHZ_EDGE/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.571     1.490    stateTest/CLOCK_1KHZ/clk_IBUF_BUFG
    SLICE_X14Y84         FDRE                                         r  stateTest/CLOCK_1KHZ/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  stateTest/CLOCK_1KHZ/dividedClk_reg/Q
                         net (fo=2, routed)           0.056     1.710    stateTest/CLOCK_1KHZ_EDGE/D[0]
    SLICE_X14Y84         FDRE                                         r  stateTest/CLOCK_1KHZ_EDGE/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.840     2.005    stateTest/CLOCK_1KHZ_EDGE/clk_IBUF_BUFG
    SLICE_X14Y84         FDRE                                         r  stateTest/CLOCK_1KHZ_EDGE/pipeline_reg[0]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X14Y84         FDRE (Hold_fdre_C_D)         0.060     1.550    stateTest/CLOCK_1KHZ_EDGE/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenSeconds/Clock_1Hz_EDGE/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.875%)  route 0.131ns (48.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.593     1.512    tenSeconds/Clock_1Hz_EDGE/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.131     1.784    tenSeconds/Clock_1Hz_EDGE/pipeline_reg_n_0_[0]
    SLICE_X3Y79          FDRE                                         r  tenSeconds/Clock_1Hz_EDGE/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.866     2.031    tenSeconds/Clock_1Hz_EDGE/clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  tenSeconds/Clock_1Hz_EDGE/pipeline_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.070     1.621    tenSeconds/Clock_1Hz_EDGE/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 finalResult/CLOCK_1KHZ/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finalResult/CLOCK_1KHZ/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.601     1.520    finalResult/CLOCK_1KHZ/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  finalResult/CLOCK_1KHZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  finalResult/CLOCK_1KHZ/counter_reg[14]/Q
                         net (fo=3, routed)           0.062     1.746    finalResult/CLOCK_1KHZ/counter_reg[14]
    SLICE_X3Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  finalResult/CLOCK_1KHZ/dividedClk_i_1/O
                         net (fo=1, routed)           0.000     1.791    finalResult/CLOCK_1KHZ/dividedClk_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  finalResult/CLOCK_1KHZ/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.873     2.038    finalResult/CLOCK_1KHZ/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  finalResult/CLOCK_1KHZ/dividedClk_reg/C
                         clock pessimism             -0.504     1.533    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.624    finalResult/CLOCK_1KHZ/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 countDown/CLOCK_1HZ/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countDown/CLOCK_1HZ_EDGE/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.594     1.513    countDown/CLOCK_1HZ/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  countDown/CLOCK_1HZ/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  countDown/CLOCK_1HZ/dividedClk_reg/Q
                         net (fo=2, routed)           0.067     1.744    countDown/CLOCK_1HZ_EDGE/D[0]
    SLICE_X6Y79          FDRE                                         r  countDown/CLOCK_1HZ_EDGE/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.863     2.028    countDown/CLOCK_1HZ_EDGE/clk_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  countDown/CLOCK_1HZ_EDGE/pipeline_reg[0]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.060     1.573    countDown/CLOCK_1HZ_EDGE/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reactionButton_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.601     1.520    reactionButton_debouncer/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  reactionButton_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  reactionButton_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/Q
                         net (fo=2, routed)           0.067     1.751    reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/D[0]
    SLICE_X6Y88          FDRE                                         r  reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.872     2.037    reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.060     1.580    reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 triggerPre_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.570     1.489    triggerPre_debouncer/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  triggerPre_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  triggerPre_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/Q
                         net (fo=2, routed)           0.067     1.720    triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/D[0]
    SLICE_X12Y83         FDRE                                         r  triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.839     2.004    triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/C
                         clock pessimism             -0.514     1.489    
    SLICE_X12Y83         FDRE (Hold_fdre_C_D)         0.060     1.549    triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 reactionTimer/CLOCK_1KHZ/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimer/CLOCK_1KHZ/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.282%)  route 0.123ns (39.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.598     1.517    reactionTimer/CLOCK_1KHZ/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  reactionTimer/CLOCK_1KHZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reactionTimer/CLOCK_1KHZ/counter_reg[14]/Q
                         net (fo=3, routed)           0.123     1.781    reactionTimer/CLOCK_1KHZ/counter_reg[14]
    SLICE_X6Y84          LUT6 (Prop_lut6_I3_O)        0.045     1.826 r  reactionTimer/CLOCK_1KHZ/dividedClk_i_1__4/O
                         net (fo=1, routed)           0.000     1.826    reactionTimer/CLOCK_1KHZ/dividedClk_i_1__4_n_0
    SLICE_X6Y84          FDRE                                         r  reactionTimer/CLOCK_1KHZ/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.868     2.033    reactionTimer/CLOCK_1KHZ/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  reactionTimer/CLOCK_1KHZ/dividedClk_reg/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y84          FDRE (Hold_fdre_C_D)         0.120     1.652    reactionTimer/CLOCK_1KHZ/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 triggerPre_debouncer/shiftReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            triggerPre_debouncer/shiftReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.571     1.490    triggerPre_debouncer/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  triggerPre_debouncer/shiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.631 r  triggerPre_debouncer/shiftReg_reg[1]/Q
                         net (fo=2, routed)           0.113     1.745    triggerPre_debouncer/shiftReg_reg_n_0_[1]
    SLICE_X9Y84          FDRE                                         r  triggerPre_debouncer/shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.840     2.005    triggerPre_debouncer/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  triggerPre_debouncer/shiftReg_reg[2]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.047     1.537    triggerPre_debouncer/shiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reset_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.413%)  route 0.143ns (46.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.571     1.490    reset_debouncer/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X10Y86         FDRE                                         r  reset_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y86         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  reset_debouncer/DEBOUNCE_CLOCK/dividedClk_reg/Q
                         net (fo=2, routed)           0.143     1.797    reset_debouncer/DEBOUNCE_CLOCK_EDGE/D[0]
    SLICE_X12Y86         FDRE                                         r  reset_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.841     2.006    reset_debouncer/DEBOUNCE_CLOCK_EDGE/clk_IBUF_BUFG
    SLICE_X12Y86         FDRE                                         r  reset_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.059     1.585    reset_debouncer/DEBOUNCE_CLOCK_EDGE/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 tenSeconds/CLOCK_1Hz_generator/dividedClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.044%)  route 0.179ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.594     1.513    tenSeconds/CLOCK_1Hz_generator/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  tenSeconds/CLOCK_1Hz_generator/dividedClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  tenSeconds/CLOCK_1Hz_generator/dividedClk_reg/Q
                         net (fo=2, routed)           0.179     1.833    tenSeconds/Clock_1Hz_EDGE/D[0]
    SLICE_X4Y78          FDRE                                         r  tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.862     2.027    tenSeconds/Clock_1Hz_EDGE/clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.070     1.617    tenSeconds/Clock_1Hz_EDGE/pipeline_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     countDown/CLOCK_1HZ/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     countDown/CLOCK_1HZ/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y78     countDown/CLOCK_1HZ/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     countDown/CLOCK_1HZ/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     countDown/CLOCK_1HZ/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     countDown/CLOCK_1HZ/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     countDown/CLOCK_1HZ/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     countDown/CLOCK_1HZ/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     countDown/CLOCK_1HZ/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     countDown/CLOCK_1HZ/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     countDown/CLOCK_1HZ/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     countDown/CLOCK_1HZ/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     countDown/CLOCK_1HZ/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     countDown/CLOCK_1HZ/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     countDown/CLOCK_1HZ/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     countDown/CLOCK_1HZ/counter_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     countDown/CLOCK_1HZ/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     finalResult/CLOCK_1KHZ/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     finalResult/CLOCK_1KHZ/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    stateTest/randomNumberGenerator/seed_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    stateTest/randomNumberGenerator/seed_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    stateTest/randomNumberGenerator/seed_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    stateTest/randomNumberGenerator/seed_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     countDown/CLOCK_1HZ/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     countDown/CLOCK_1HZ/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     countDown/CLOCK_1HZ/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     countDown/CLOCK_1HZ/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y83     countDown/countingState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     countDown/triggerTest_reg/C



