<profile>

<section name = "Vivado HLS Report for 'ImgProcess_Top'" level="0">
<item name = "Date">Tue Jul 28 10:09:21 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">skin_detect</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 11.000, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="hls_skin_dection_U0">hls_skin_dection, ?, ?, ?, ?, none</column>
<column name="AXIvideo2Mat_U0">AXIvideo2Mat, 3, 2080083, 3, 2080083, none</column>
<column name="Mat2AXIvideo_U0">Mat2AXIvideo, 1, 2076841, 1, 2076841, none</column>
<column name="Block_Mat_exit45_pro_U0">Block_Mat_exit45_pro, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 116</column>
<column name="FIFO">0, -, 90, 636</column>
<column name="Instance">-, 6, 1023, 1638</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 54</column>
<column name="Register">-, -, 8, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 15, 7, 30</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="AXIvideo2Mat_U0">AXIvideo2Mat, 0, 0, 302, 531</column>
<column name="Block_Mat_exit45_pro_U0">Block_Mat_exit45_pro, 0, 0, 67, 134</column>
<column name="Mat2AXIvideo_U0">Mat2AXIvideo, 0, 0, 203, 400</column>
<column name="hls_skin_dection_U0">hls_skin_dection, 0, 6, 451, 573</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="cb_lower_c_U">0, 5, 43, 3, 32, 96</column>
<column name="cb_upper_c_U">0, 5, 43, 3, 32, 96</column>
<column name="cols_c_U">0, 5, 43, 3, 32, 96</column>
<column name="cr_lower_c_U">0, 5, 43, 3, 32, 96</column>
<column name="cr_upper_c_U">0, 5, 43, 3, 32, 96</column>
<column name="img_0_cols_V_channel_U">0, 5, 43, 2, 32, 64</column>
<column name="img_0_data_stream_0_U">0, 5, 20, 2, 8, 16</column>
<column name="img_0_data_stream_1_U">0, 5, 20, 2, 8, 16</column>
<column name="img_0_data_stream_2_U">0, 5, 20, 2, 8, 16</column>
<column name="img_0_rows_V_channel_U">0, 5, 43, 2, 32, 64</column>
<column name="img_1_cols_V_c_U">0, 5, 43, 4, 32, 128</column>
<column name="img_1_data_stream_0_U">0, 5, 20, 2, 8, 16</column>
<column name="img_1_data_stream_1_U">0, 5, 20, 2, 8, 16</column>
<column name="img_1_data_stream_2_U">0, 5, 20, 2, 8, 16</column>
<column name="img_1_rows_V_c_U">0, 5, 43, 4, 32, 128</column>
<column name="rows_c_U">0, 5, 43, 3, 32, 96</column>
<column name="y_lower_c_U">0, 5, 43, 3, 32, 96</column>
<column name="y_upper_c_U">0, 5, 43, 3, 32, 96</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="Block_Mat_exit45_pro_U0_ap_ready_count">+, 0, 0, 10, 2, 1</column>
<column name="AXIvideo2Mat_U0_ap_start">and, 0, 0, 8, 1, 1</column>
<column name="Block_Mat_exit45_pro_U0_ap_continue">and, 0, 0, 8, 1, 1</column>
<column name="Block_Mat_exit45_pro_U0_ap_start">and, 0, 0, 8, 1, 1</column>
<column name="Block_Mat_exit45_pro_U0_start_full_n">and, 0, 0, 8, 1, 1</column>
<column name="ap_channel_done_img_0_cols_V_channel">and, 0, 0, 8, 1, 1</column>
<column name="ap_channel_done_img_0_rows_V_channel">and, 0, 0, 8, 1, 1</column>
<column name="ap_idle">and, 0, 0, 8, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 8, 1, 1</column>
<column name="ap_sync_AXIvideo2Mat_U0_ap_ready">or, 0, 0, 8, 1, 1</column>
<column name="ap_sync_Block_Mat_exit45_pro_U0_ap_ready">or, 0, 0, 8, 1, 1</column>
<column name="ap_sync_channel_write_img_0_cols_V_channel">or, 0, 0, 8, 1, 1</column>
<column name="ap_sync_channel_write_img_0_rows_V_channel">or, 0, 0, 8, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Block_Mat_exit45_pro_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_AXIvideo2Mat_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_img_0_cols_V_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_img_0_rows_V_channel">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXIvideo2Mat_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Block_Mat_exit45_pro_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_AXIvideo2Mat_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_img_0_cols_V_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_img_0_rows_V_channel">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="input_V_data_V_dout">in, 32, ap_fifo, input_V_data_V, pointer</column>
<column name="input_V_data_V_empty_n">in, 1, ap_fifo, input_V_data_V, pointer</column>
<column name="input_V_data_V_read">out, 1, ap_fifo, input_V_data_V, pointer</column>
<column name="input_V_keep_V_dout">in, 4, ap_fifo, input_V_keep_V, pointer</column>
<column name="input_V_keep_V_empty_n">in, 1, ap_fifo, input_V_keep_V, pointer</column>
<column name="input_V_keep_V_read">out, 1, ap_fifo, input_V_keep_V, pointer</column>
<column name="input_V_strb_V_dout">in, 4, ap_fifo, input_V_strb_V, pointer</column>
<column name="input_V_strb_V_empty_n">in, 1, ap_fifo, input_V_strb_V, pointer</column>
<column name="input_V_strb_V_read">out, 1, ap_fifo, input_V_strb_V, pointer</column>
<column name="input_V_user_V_dout">in, 1, ap_fifo, input_V_user_V, pointer</column>
<column name="input_V_user_V_empty_n">in, 1, ap_fifo, input_V_user_V, pointer</column>
<column name="input_V_user_V_read">out, 1, ap_fifo, input_V_user_V, pointer</column>
<column name="input_V_last_V_dout">in, 1, ap_fifo, input_V_last_V, pointer</column>
<column name="input_V_last_V_empty_n">in, 1, ap_fifo, input_V_last_V, pointer</column>
<column name="input_V_last_V_read">out, 1, ap_fifo, input_V_last_V, pointer</column>
<column name="input_V_id_V_dout">in, 1, ap_fifo, input_V_id_V, pointer</column>
<column name="input_V_id_V_empty_n">in, 1, ap_fifo, input_V_id_V, pointer</column>
<column name="input_V_id_V_read">out, 1, ap_fifo, input_V_id_V, pointer</column>
<column name="input_V_dest_V_dout">in, 1, ap_fifo, input_V_dest_V, pointer</column>
<column name="input_V_dest_V_empty_n">in, 1, ap_fifo, input_V_dest_V, pointer</column>
<column name="input_V_dest_V_read">out, 1, ap_fifo, input_V_dest_V, pointer</column>
<column name="output_V_data_V_din">out, 32, ap_fifo, output_V_data_V, pointer</column>
<column name="output_V_data_V_full_n">in, 1, ap_fifo, output_V_data_V, pointer</column>
<column name="output_V_data_V_write">out, 1, ap_fifo, output_V_data_V, pointer</column>
<column name="output_V_keep_V_din">out, 4, ap_fifo, output_V_keep_V, pointer</column>
<column name="output_V_keep_V_full_n">in, 1, ap_fifo, output_V_keep_V, pointer</column>
<column name="output_V_keep_V_write">out, 1, ap_fifo, output_V_keep_V, pointer</column>
<column name="output_V_strb_V_din">out, 4, ap_fifo, output_V_strb_V, pointer</column>
<column name="output_V_strb_V_full_n">in, 1, ap_fifo, output_V_strb_V, pointer</column>
<column name="output_V_strb_V_write">out, 1, ap_fifo, output_V_strb_V, pointer</column>
<column name="output_V_user_V_din">out, 1, ap_fifo, output_V_user_V, pointer</column>
<column name="output_V_user_V_full_n">in, 1, ap_fifo, output_V_user_V, pointer</column>
<column name="output_V_user_V_write">out, 1, ap_fifo, output_V_user_V, pointer</column>
<column name="output_V_last_V_din">out, 1, ap_fifo, output_V_last_V, pointer</column>
<column name="output_V_last_V_full_n">in, 1, ap_fifo, output_V_last_V, pointer</column>
<column name="output_V_last_V_write">out, 1, ap_fifo, output_V_last_V, pointer</column>
<column name="output_V_id_V_din">out, 1, ap_fifo, output_V_id_V, pointer</column>
<column name="output_V_id_V_full_n">in, 1, ap_fifo, output_V_id_V, pointer</column>
<column name="output_V_id_V_write">out, 1, ap_fifo, output_V_id_V, pointer</column>
<column name="output_V_dest_V_din">out, 1, ap_fifo, output_V_dest_V, pointer</column>
<column name="output_V_dest_V_full_n">in, 1, ap_fifo, output_V_dest_V, pointer</column>
<column name="output_V_dest_V_write">out, 1, ap_fifo, output_V_dest_V, pointer</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="y_lower">in, 32, ap_none, y_lower, scalar</column>
<column name="y_upper">in, 32, ap_none, y_upper, scalar</column>
<column name="cb_lower">in, 32, ap_none, cb_lower, scalar</column>
<column name="cb_upper">in, 32, ap_none, cb_upper, scalar</column>
<column name="cr_lower">in, 32, ap_none, cr_lower, scalar</column>
<column name="cr_upper">in, 32, ap_none, cr_upper, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ImgProcess_Top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ImgProcess_Top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ImgProcess_Top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ImgProcess_Top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ImgProcess_Top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ImgProcess_Top, return value</column>
</table>
</item>
</section>
</profile>
