---
course_id: 6-111-introductory-digital-systems-laboratory-spring-2006
description: Problem set on counters, finite state machines, Verilog testbench, and
  memory tester.
file_location: /coursemedia/6-111-introductory-digital-systems-laboratory-spring-2006/bf426d037c7feaddc3b78db09f682fed_pset2.pdf
file_type: application/pdf
layout: pdf
title: pset2.pdf
type: course
uid: bf426d037c7feaddc3b78db09f682fed

---
None