// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module lenet_predict_fully_connected (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        weights,
        bias,
        grp_fu_405_p_din0,
        grp_fu_405_p_din1,
        grp_fu_405_p_opcode,
        grp_fu_405_p_dout0,
        grp_fu_405_p_ce,
        grp_fu_409_p_din0,
        grp_fu_409_p_din1,
        grp_fu_409_p_dout0,
        grp_fu_409_p_ce
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [6:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [31:0] output_r_d0;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] weights;
input  [63:0] bias;
output  [31:0] grp_fu_405_p_din0;
output  [31:0] grp_fu_405_p_din1;
output  [0:0] grp_fu_405_p_opcode;
input  [31:0] grp_fu_405_p_dout0;
output   grp_fu_405_p_ce;
output  [31:0] grp_fu_409_p_din0;
output  [31:0] grp_fu_409_p_din1;
input  [31:0] grp_fu_409_p_dout0;
output   grp_fu_409_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state11;
reg   [61:0] trunc_ln_reg_211;
wire  signed [62:0] sext_ln56_fu_126_p1;
reg  signed [62:0] sext_ln56_reg_216;
reg   [15:0] phi_mul_load_reg_221;
wire    ap_CS_fsm_state2;
reg   [6:0] i_12_reg_226;
reg   [63:0] gmem_addr_reg_234;
wire   [0:0] icmp_ln56_fu_152_p2;
reg   [31:0] gmem_addr_read_reg_240;
wire   [31:0] sum_fu_193_p1;
reg   [31:0] sum_reg_245;
wire    ap_CS_fsm_state12;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_idle;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_ready;
wire   [6:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_address0;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_ce0;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_we0;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_d0;
wire   [8:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_address0;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_ce0;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWVALID;
wire   [63:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWADDR;
wire   [0:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWID;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLEN;
wire   [2:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWSIZE;
wire   [1:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWBURST;
wire   [1:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLOCK;
wire   [3:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWCACHE;
wire   [2:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWPROT;
wire   [3:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWQOS;
wire   [3:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWREGION;
wire   [0:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWUSER;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WVALID;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WDATA;
wire   [3:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WSTRB;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WLAST;
wire   [0:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WID;
wire   [0:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WUSER;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARVALID;
wire   [63:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARADDR;
wire   [0:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARID;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLEN;
wire   [2:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARSIZE;
wire   [1:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARBURST;
wire   [1:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLOCK;
wire   [3:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARCACHE;
wire   [2:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARPROT;
wire   [3:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARQOS;
wire   [3:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARREGION;
wire   [0:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARUSER;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_RREADY;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_BREADY;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din0;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din1;
wire   [0:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_opcode;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_ce;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din0;
wire   [31:0] grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din1;
wire    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_ce;
reg    grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg;
wire    ap_CS_fsm_state13;
wire  signed [63:0] sext_ln57_fu_173_p1;
reg   [15:0] phi_mul_fu_60;
wire   [15:0] add_ln56_2_fu_146_p2;
reg   [6:0] i_fu_64;
wire   [6:0] add_ln56_fu_158_p2;
wire   [61:0] trunc_ln56_3_fu_116_p4;
wire   [62:0] zext_ln56_fu_164_p1;
wire   [62:0] add_ln57_fu_168_p2;
reg    grp_fu_250_ce;
reg    grp_fu_254_ce;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg = 1'b0;
end

lenet_predict_fully_connected_Pipeline_VITIS_LOOP_58_2 grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start),
    .ap_done(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done),
    .ap_idle(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_idle),
    .ap_ready(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_ready),
    .sum(sum_reg_245),
    .output_r_address0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_address0),
    .output_r_ce0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_ce0),
    .output_r_we0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_we0),
    .output_r_d0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_d0),
    .zext_ln56(i_12_reg_226),
    .input_r_address0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_address0),
    .input_r_ce0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_ce0),
    .input_r_q0(input_r_q0),
    .sext_ln56(trunc_ln_reg_211),
    .zext_ln57(phi_mul_load_reg_221),
    .m_axi_gmem_AWVALID(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .grp_fu_250_p_din0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din0),
    .grp_fu_250_p_din1(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din1),
    .grp_fu_250_p_opcode(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_opcode),
    .grp_fu_250_p_dout0(grp_fu_405_p_dout0),
    .grp_fu_250_p_ce(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_ce),
    .grp_fu_254_p_din0(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din0),
    .grp_fu_254_p_din1(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din1),
    .grp_fu_254_p_dout0(grp_fu_409_p_dout0),
    .grp_fu_254_p_ce(grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_ready == 1'b1)) begin
            grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_64 <= 7'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln56_fu_152_p2 == 1'd0))) begin
        i_fu_64 <= add_ln56_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_60 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln56_fu_152_p2 == 1'd0))) begin
        phi_mul_fu_60 <= add_ln56_2_fu_146_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_addr_read_reg_240 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln56_fu_152_p2 == 1'd0))) begin
        gmem_addr_reg_234 <= sext_ln57_fu_173_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_12_reg_226 <= i_fu_64;
        phi_mul_load_reg_221 <= phi_mul_fu_60;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sext_ln56_reg_216 <= sext_ln56_fu_126_p1;
        trunc_ln_reg_211 <= {{weights[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sum_reg_245 <= sum_fu_193_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln56_fu_152_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln56_fu_152_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_250_ce = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_ce;
    end else begin
        grp_fu_250_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_254_ce = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_ce;
    end else begin
        grp_fu_254_ce = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_ARADDR = gmem_addr_reg_234;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARADDR = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARBURST = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARCACHE = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARID = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_ARLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARLEN = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARLOCK = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARPROT = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARQOS = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARREGION = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARSIZE = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARUSER = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_ARVALID = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_gmem_RREADY = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln56_fu_152_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((m_axi_gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((m_axi_gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln56_2_fu_146_p2 = (phi_mul_fu_60 + 16'd400);

assign add_ln56_fu_158_p2 = (i_fu_64 + 7'd1);

assign add_ln57_fu_168_p2 = ($signed(zext_ln56_fu_164_p1) + $signed(sext_ln56_reg_216));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign grp_fu_405_p_ce = grp_fu_250_ce;

assign grp_fu_405_p_din0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din0;

assign grp_fu_405_p_din1 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_din1;

assign grp_fu_405_p_opcode = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_250_p_opcode;

assign grp_fu_409_p_ce = grp_fu_254_ce;

assign grp_fu_409_p_din0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din0;

assign grp_fu_409_p_din1 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_grp_fu_254_p_din1;

assign grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_ap_start_reg;

assign icmp_ln56_fu_152_p2 = ((i_fu_64 == 7'd120) ? 1'b1 : 1'b0);

assign input_r_address0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_address0;

assign input_r_ce0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_input_r_ce0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign output_r_address0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_address0;

assign output_r_ce0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_ce0;

assign output_r_d0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_d0;

assign output_r_we0 = grp_fully_connected_Pipeline_VITIS_LOOP_58_2_fu_92_output_r_we0;

assign sext_ln56_fu_126_p1 = $signed(trunc_ln56_3_fu_116_p4);

assign sext_ln57_fu_173_p1 = $signed(add_ln57_fu_168_p2);

assign sum_fu_193_p1 = gmem_addr_read_reg_240;

assign trunc_ln56_3_fu_116_p4 = {{bias[63:2]}};

assign zext_ln56_fu_164_p1 = i_fu_64;

endmodule //lenet_predict_fully_connected
