//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_21,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_22
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<31>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<51>;
	.reg .f32 	%f<41>;
	.reg .b64 	%rd<112>;
	.loc	1 19 0                          // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_0];
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_1];
$L__tmp0:
	.loc	1 21 28                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:21:33
	shl.b32 	%r24, %r1, 7;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_2];
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_3];
	.loc	1 22 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:22:36
	mov.u32 	%r25, %tid.x;
	and.b32  	%r26, %r25, 127;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_4];
	.loc	1 22 23                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:22:23
	or.b32  	%r27, %r24, %r26;
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_5];
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_6];
	.loc	1 24 21                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:24:21
	shr.s32 	%r29, %r27, 31;
	shr.u32 	%r30, %r29, 29;
	add.s32 	%r31, %r27, %r30;
	shr.s32 	%r32, %r31, 3;
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_7];
	.loc	1 24 26                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:24:26
	shr.u32 	%r33, %r32, 29;
	add.s32 	%r34, %r32, %r33;
	and.b32  	%r35, %r34, -8;
	sub.s32 	%r36, %r32, %r35;
	ld.param.u64 	%rd45, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_8];
	.loc	1 25 19                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:25:19
	and.b32  	%r37, %r31, -8;
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_9];
	sub.s32 	%r38, %r27, %r37;
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_10];
	.loc	1 26 19                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:26:19
	bfe.s32 	%r39, %r1, 24, 1;
	shr.u32 	%r40, %r39, 26;
	add.s32 	%r41, %r27, %r40;
	shr.s32 	%r42, %r41, 6;
	ld.param.u64 	%rd48, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_11];
	.loc	1 28 27                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:28:27
	mul.hi.s32 	%r43, %r42, 715827883;
	shr.u32 	%r44, %r43, 31;
	shr.u32 	%r45, %r43, 4;
	add.s32 	%r46, %r45, %r44;
	mul.lo.s32 	%r47, %r46, 96;
	sub.s32 	%r48, %r42, %r47;
	ld.param.u64 	%rd49, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_12];
	ld.param.u64 	%rd50, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_13];
	.loc	1 29 30                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:29:30
	mul.wide.s32 	%rd51, %r36, 8;
	add.s64 	%rd2, %rd38, %rd51;
	ld.param.u64 	%rd52, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_14];
	mov.pred 	%p1, -1;
	.loc	1 29 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:29:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd53, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_15];
	ld.param.u64 	%rd54, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_16];
	.loc	1 30 30                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:30:30
	mul.wide.s32 	%rd55, %r38, 8;
	add.s64 	%rd4, %rd39, %rd55;
	ld.param.u64 	%rd56, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_17];
	.loc	1 30 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:30:35
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd4 + 0 ];
	// end inline asm
	ld.param.u64 	%rd57, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_18];
	.loc	1 31 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:31:31
	add.s64 	%rd6, %rd41, %rd55;
	ld.param.u64 	%rd58, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_19];
	.loc	1 31 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:31:36
	// begin inline asm
	mov.u64 %rd5, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd5 }, [ %rd6 + 0 ];
	// end inline asm
	ld.param.u64 	%rd59, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_20];
	.loc	1 32 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:32:31
	mul.wide.s32 	%rd60, %r38, 4;
	add.s64 	%rd7, %rd42, %rd60;
	ld.param.u64 	%rd61, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_48_param_21];
	.loc	1 32 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:32:36
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 33 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:33:31
	cvt.s64.s32 	%rd62, %r27;
	mul.wide.s32 	%rd63, %r27, 4;
	add.s64 	%rd8, %rd43, %rd63;
	.loc	1 33 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:33:36
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.b32 { %r3 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 34 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:34:31
	mul.wide.s32 	%rd64, %r48, 4;
	add.s64 	%rd9, %rd44, %rd64;
	.loc	1 34 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:34:36
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 35 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:35:31
	add.s64 	%rd10, %rd45, %rd64;
	.loc	1 35 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:35:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r5;
	.loc	1 36 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:36:31
	add.s64 	%rd11, %rd46, %rd64;
	.loc	1 36 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:36:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 37 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:37:31
	add.s64 	%rd12, %rd47, %rd64;
	.loc	1 37 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:37:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 38 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:38:32
	add.s64 	%rd13, %rd48, %rd63;
	.loc	1 38 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:38:37
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.b32 { %r8 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 39 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:39:32
	add.s64 	%rd15, %rd49, %rd51;
	.loc	1 39 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:39:37
	// begin inline asm
	mov.u64 %rd14, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd14 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 40 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:40:32
	mul.wide.s32 	%rd65, %r36, 4;
	add.s64 	%rd16, %rd50, %rd65;
	.loc	1 40 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:40:37
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 41 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:41:32
	add.s64 	%rd18, %rd52, %rd51;
	.loc	1 41 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:41:37
	// begin inline asm
	mov.u64 %rd17, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd17 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 42 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:42:32
	add.s64 	%rd20, %rd53, %rd55;
	.loc	1 42 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:42:37
	// begin inline asm
	mov.u64 %rd19, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd19 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 43 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:43:32
	add.s64 	%rd22, %rd56, %rd55;
	.loc	1 43 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:43:37
	// begin inline asm
	mov.u64 %rd21, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd21 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 44 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:44:32
	add.s64 	%rd23, %rd57, %rd60;
	.loc	1 44 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:44:37
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 45 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:45:32
	add.s64 	%rd25, %rd58, %rd51;
	.loc	1 45 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:45:37
	// begin inline asm
	mov.u64 %rd24, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd24 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 46 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:46:32
	add.s64 	%rd26, %rd59, %rd65;
	.loc	1 46 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:46:37
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd26 + 0 ];
	// end inline asm
	.loc	1 50 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:50:32
	shr.u64 	%rd66, %rd1, 61;
	and.b64  	%rd67, %rd66, 4;
	add.s64 	%rd68, %rd67, %rd1;
	.loc	1 54 49                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:49
	shl.b32 	%r49, %r42, 4;
	.loc	1 54 30                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:30
	shl.b64 	%rd69, %rd3, 2;
	add.s64 	%rd70, %rd40, %rd69;
	shr.u64 	%rd71, %rd3, 59;
	and.b64  	%rd72, %rd71, 16;
	add.s64 	%rd73, %rd70, %rd72;
	shl.b64 	%rd74, %rd68, 4;
	add.s64 	%rd75, %rd73, %rd74;
	mul.wide.s32 	%rd76, %r49, 4;
	add.s64 	%rd27, %rd75, %rd76;
	.loc	1 54 54                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:54
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd27 + 0 ];
	// end inline asm
	.loc	1 58 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:58:31
	shl.b64 	%rd77, %rd5, 2;
	add.s64 	%rd78, %rd40, %rd77;
	shr.u64 	%rd79, %rd5, 59;
	and.b64  	%rd80, %rd79, 16;
	add.s64 	%rd81, %rd78, %rd80;
	add.s64 	%rd82, %rd81, %rd74;
	add.s64 	%rd28, %rd82, %rd76;
	.loc	1 58 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:58:56
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd28 + 0 ];
	// end inline asm
	.loc	1 64 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:64:20
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 65 27                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:65:27
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 33 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:33:36
	mov.b32 	%f4, %r3;
	.loc	1 34 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:34:36
	mov.b32 	%f5, %r4;
	.loc	1 62 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:62:20
	sub.f32 	%f6, %f4, %f5;
	.loc	1 32 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:32:36
	mov.b32 	%f7, %r2;
	mov.b32 	%f8, %r10;
	.loc	1 40 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:40:37
	mov.b32 	%f9, %r9;
	mov.b32 	%f10, %r11;
	.loc	1 38 37                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:38:37
	mov.b32 	%f11, %r8;
	.loc	1 37 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:37:36
	mov.b32 	%f12, %r7;
	.loc	1 36 36                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:36:36
	mov.b32 	%f13, %r6;
	.loc	1 67 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:67:20
	mov.b32 	%r16, %f3;
	mov.b32 	%r15, 1065353216;
	// begin inline asm
	div.full.f32 %r14, %r15, %r16;
	// end inline asm
	mov.b32 	%f14, %r14;
	.loc	1 70 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:70:20
	mul.f32 	%f15, %f6, %f14;
	.loc	1 72 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:72:20
	fma.rn.f32 	%f16, %f15, %f13, %f12;
	.loc	1 73 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:73:20
	add.f32 	%f17, %f16, %f11;
	.loc	1 76 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:76:35
	shr.u64 	%rd83, %rd14, 61;
	and.b64  	%rd84, %rd83, 4;
	add.s64 	%rd85, %rd84, %rd14;
	.loc	1 77 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:77:31
	shl.b64 	%rd86, %rd85, 4;
	add.s64 	%rd87, %rd73, %rd86;
	add.s64 	%rd29, %rd87, %rd76;
	.loc	1 77 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:77:56
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd29 + 0 ];
	// end inline asm
	.loc	1 78 31                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:78:31
	add.s64 	%rd88, %rd81, %rd86;
	add.s64 	%rd30, %rd88, %rd76;
	.loc	1 78 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:78:57
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd30 + 0 ];
	// end inline asm
	.loc	1 89 35                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:89:35
	shr.u64 	%rd89, %rd17, 62;
	and.b64  	%rd90, %rd89, 2;
	add.s64 	%rd91, %rd90, %rd17;
	.loc	1 93 52                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:93:52
	shl.b32 	%r50, %r42, 2;
	.loc	1 93 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:93:32
	shl.b64 	%rd92, %rd19, 2;
	add.s64 	%rd93, %rd54, %rd92;
	shr.u64 	%rd94, %rd19, 60;
	and.b64  	%rd95, %rd94, 8;
	add.s64 	%rd96, %rd93, %rd95;
	shl.b64 	%rd97, %rd91, 3;
	add.s64 	%rd98, %rd96, %rd97;
	mul.wide.s32 	%rd99, %r50, 4;
	add.s64 	%rd31, %rd98, %rd99;
	.loc	1 93 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:93:57
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd31 + 0 ];
	// end inline asm
	.loc	1 97 32                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:97:32
	shl.b64 	%rd100, %rd21, 2;
	add.s64 	%rd101, %rd54, %rd100;
	shr.u64 	%rd102, %rd21, 60;
	and.b64  	%rd103, %rd102, 8;
	add.s64 	%rd104, %rd101, %rd103;
	add.s64 	%rd105, %rd104, %rd97;
	add.s64 	%rd32, %rd105, %rd99;
	.loc	1 97 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:97:57
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd32 + 0 ];
	// end inline asm
	.loc	1 103 35                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:103:35
	shr.u64 	%rd106, %rd24, 62;
	and.b64  	%rd107, %rd106, 2;
	add.s64 	%rd108, %rd107, %rd24;
	.loc	1 104 32                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:104:32
	shl.b64 	%rd109, %rd108, 3;
	add.s64 	%rd110, %rd96, %rd109;
	add.s64 	%rd33, %rd110, %rd99;
	.loc	1 104 57                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:104:57
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd33 + 0 ];
	// end inline asm
	.loc	1 105 32                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:105:32
	add.s64 	%rd111, %rd104, %rd109;
	add.s64 	%rd34, %rd111, %rd99;
	.loc	1 105 57                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:105:57
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd34 + 0 ];
	// end inline asm
	.loc	1 54 54                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:54:54
	mov.b32 	%f18, %r19;
	mov.b32 	%f19, %r12;
	.loc	1 58 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:58:56
	mov.b32 	%f20, %r20;
	mov.b32 	%f21, %r13;
	.loc	1 59 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:59:20
	sub.f32 	%f22, %f21, %f19;
	sub.f32 	%f23, %f20, %f18;
	.loc	1 61 19                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:61:19
	fma.rn.f32 	%f24, %f23, %f8, %f18;
	fma.rn.f32 	%f25, %f22, %f7, %f19;
	.loc	1 77 56                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:77:56
	mov.b32 	%f26, %r21;
	mov.b32 	%f27, %r17;
	.loc	1 78 57                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:78:57
	mov.b32 	%f28, %r22;
	mov.b32 	%f29, %r18;
	.loc	1 79 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:79:20
	sub.f32 	%f30, %f29, %f27;
	sub.f32 	%f31, %f28, %f26;
	.loc	1 81 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:81:20
	fma.rn.f32 	%f32, %f31, %f8, %f26;
	fma.rn.f32 	%f33, %f30, %f7, %f27;
	.loc	1 82 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:82:20
	sub.f32 	%f34, %f33, %f25;
	sub.f32 	%f35, %f32, %f24;
	.loc	1 84 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:84:20
	fma.rn.f32 	%f36, %f35, %f10, %f24;
	fma.rn.f32 	%f37, %f34, %f9, %f25;
	.loc	1 85 20                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:85:20
	add.f32 	%f38, %f17, %f37;
	.loc	1 112 20                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:112:20
	add.f32 	%f39, %f38, %f36;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p29, %f39, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f40, 0f00000000, %f39, %p29;
$L__tmp2:
	.loc	1 116 21                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:116:21
	setp.le.f32 	%p30, %f40, 0f00000000;
	.loc	1 117 28                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:117:28
	add.s64 	%rd35, %rd37, %rd63;
	.loc	1 117 40                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:117:40
	mov.b32 	%r23, %f39;
	// begin inline asm
	@%p1 st.global.b32 [ %rd35 + 0 ], { %r23 };
	// end inline asm
	.loc	1 118 25                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:118:25
	add.s64 	%rd36, %rd61, %rd62;
	.loc	1 118 37                        // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:118:37
	selp.u16 	%rs1, 1, 0, %p30;
	// begin inline asm
	@%p1 st.global.b8 [ %rd36 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 118 4                         // ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py:118:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/tt/ctt5aq3n2ypb4b7q6ugagbue4ywcucsapqvfsee36xoblhsuub7b.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 251                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf4 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 116
.b8 53
.b8 97
.b8 113
.b8 51
.b8 110
.b8 50
.b8 121
.b8 112
.b8 98
.b8 52
.b8 98
.b8 55
.b8 113
.b8 54
.b8 117
.b8 103
.b8 97
.b8 103
.b8 98
.b8 117
.b8 101
.b8 52
.b8 121
.b8 119
.b8 99
.b8 117
.b8 99
.b8 115
.b8 97
.b8 112
.b8 113
.b8 118
.b8 102
.b8 115
.b8 101
.b8 101
.b8 51
.b8 54
.b8 120
.b8 111
.b8 98
.b8 108
.b8 104
.b8 115
.b8 117
.b8 117
.b8 98
.b8 55
.b8 98
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 116
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x6d DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 52
.b8 56
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xd0:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xe5:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 114                                 // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
