Efinity Synthesis report for project edb_top
Version: 2023.2.307
Generated at: Jun 14, 2024 12:42:55
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : edb_top

### ### File List (begin) ### ### ###
/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v:491)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 72
Total number of FFs with enable signals: 1445
CE signal <ceg_net5>, number of controlling flip flops: 3
CE signal <la0/n18671>, number of controlling flip flops: 64
CE signal <la0/n1175>, number of controlling flip flops: 21
CE signal <la0/n2034>, number of controlling flip flops: 22
CE signal <la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <la0/op_reg_en>, number of controlling flip flops: 4
CE signal <ceg_net26>, number of controlling flip flops: 6
CE signal <la0/word_ct_en>, number of controlling flip flops: 16
CE signal <ceg_net14>, number of controlling flip flops: 64
CE signal <la0/n2943>, number of controlling flip flops: 3
CE signal <la0/n2958>, number of controlling flip flops: 8
CE signal <la0/n3156>, number of controlling flip flops: 8
CE signal <la0/n3784>, number of controlling flip flops: 3
CE signal <la0/n4617>, number of controlling flip flops: 3
CE signal <la0/n5450>, number of controlling flip flops: 3
CE signal <la0/n6423>, number of controlling flip flops: 3
CE signal <la0/n6438>, number of controlling flip flops: 20
CE signal <la0/n6636>, number of controlling flip flops: 20
CE signal <la0/n7416>, number of controlling flip flops: 3
CE signal <la0/n7431>, number of controlling flip flops: 20
CE signal <la0/n7629>, number of controlling flip flops: 20
CE signal <la0/n8269>, number of controlling flip flops: 3
CE signal <la0/n9102>, number of controlling flip flops: 3
CE signal <la0/n10103>, number of controlling flip flops: 3
CE signal <la0/n10118>, number of controlling flip flops: 24
CE signal <la0/n10316>, number of controlling flip flops: 24
CE signal <la0/n11044>, number of controlling flip flops: 3
CE signal <la0/n11059>, number of controlling flip flops: 12
CE signal <la0/n11257>, number of controlling flip flops: 12
CE signal <la0/n11889>, number of controlling flip flops: 3
CE signal <la0/n12722>, number of controlling flip flops: 3
CE signal <la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <la0/n18225>, number of controlling flip flops: 64
CE signal <la0/n18289>, number of controlling flip flops: 64
CE signal <la0/n18353>, number of controlling flip flops: 64
CE signal <ceg_net221>, number of controlling flip flops: 32
CE signal <la0/la_biu_inst/n431>, number of controlling flip flops: 12
CE signal <la0/la_biu_inst/n1566>, number of controlling flip flops: 65
CE signal <ceg_net345>, number of controlling flip flops: 2
CE signal <ceg_net348>, number of controlling flip flops: 1
CE signal <la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <la0/la_biu_inst/n2344>, number of controlling flip flops: 10
CE signal <la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <ceg_net355>, number of controlling flip flops: 22
CE signal <ceg_net456>, number of controlling flip flops: 3
CE signal <la1/n1103>, number of controlling flip flops: 21
CE signal <la1/n6195>, number of controlling flip flops: 64
CE signal <la1/n1962>, number of controlling flip flops: 22
CE signal <la1/addr_ct_en>, number of controlling flip flops: 25
CE signal <la1/op_reg_en>, number of controlling flip flops: 4
CE signal <ceg_net477>, number of controlling flip flops: 6
CE signal <la1/word_ct_en>, number of controlling flip flops: 16
CE signal <ceg_net465>, number of controlling flip flops: 64
CE signal <la1/n2815>, number of controlling flip flops: 3
CE signal <la1/n3704>, number of controlling flip flops: 3
CE signal <la1/n3719>, number of controlling flip flops: 8
CE signal <la1/n3917>, number of controlling flip flops: 8
CE signal <la1/regsel_ld_en>, number of controlling flip flops: 13
CE signal <la1/n5887>, number of controlling flip flops: 64
CE signal <la1/n5951>, number of controlling flip flops: 64
CE signal <la1/n6015>, number of controlling flip flops: 64
CE signal <ceg_net672>, number of controlling flip flops: 32
CE signal <la1/la_biu_inst/n349>, number of controlling flip flops: 11
CE signal <la1/la_biu_inst/n1241>, number of controlling flip flops: 11
CE signal <ceg_net796>, number of controlling flip flops: 2
CE signal <ceg_net799>, number of controlling flip flops: 1
CE signal <la1/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <la1/la_biu_inst/n1983>, number of controlling flip flops: 10
CE signal <la1/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <ceg_net806>, number of controlling flip flops: 22
CE signal <debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <debug_hub_inst/n95>, number of controlling flip flops: 82
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 11
Total number of FFs with set/reset signals: 1487
SR signal <bscan_RESET>, number of controlling flip flops: 1277
SR signal <la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <la0/la_resetn>, number of controlling flip flops: 77
SR signal <la0/n18900>, number of controlling flip flops: 1
SR signal <la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <la0/la_biu_inst/fifo_with_read_inst/n1001>, number of controlling flip flops: 31
SR signal <la1/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <la1/la_resetn>, number of controlling flip flops: 23
SR signal <la1/n6432>, number of controlling flip flops: 1
SR signal <la1/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <la1/la_biu_inst/fifo_with_read_inst/n673>, number of controlling flip flops: 31
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" removed instance : la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/i6
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" removed instance : la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i6
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" removed instance : la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i6
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" removed instance : la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/i6
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" removed instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i6
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" removed instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i6
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la0/dff_1056/i9
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[1].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la0/dff_1056/i10
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[2].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la0/dff_1056/i11
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[3].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la0/dff_1056/i90
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[10].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la0/dff_1056/i91
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[11].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la0/dff_1056/i52
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la0/dff_1056/i53
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5655)" removed instance : la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/i25
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (4500)" removed instance : la1/dff_596/i1
@ "/home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg/debug_top.v (5594)" representative instance : la1/GEN_PROBE[0].genblk7.genblk3.trigger_cu/i5
FF Output: la1/data_from_biu[10](=0)
FF Output: la1/data_from_biu[11](=0)
FF Output: la1/data_from_biu[12](=0)
FF Output: la1/data_from_biu[13](=0)
FF Output: la1/data_from_biu[14](=0)
FF Output: la1/data_from_biu[15](=0)
FF Output: la1/data_from_biu[16](=0)
FF Output: la1/data_from_biu[17](=0)
FF Output: la1/data_from_biu[18](=0)
FF Output: la1/data_from_biu[19](=0)
FF Output: la1/data_from_biu[20](=0)
FF Output: la1/data_from_biu[21](=0)
FF Output: la1/data_from_biu[22](=0)
FF Output: la1/data_from_biu[23](=0)
FF Output: la1/data_from_biu[24](=0)
FF Output: la1/data_from_biu[25](=0)
FF Output: la1/data_from_biu[26](=0)
FF Output: la1/data_from_biu[27](=0)
FF Output: la1/data_from_biu[28](=0)
FF Output: la1/data_from_biu[29](=0)
FF Output: la1/data_from_biu[30](=0)
FF Output: la1/data_from_biu[31](=0)
FF Output: la1/data_from_biu[32](=0)
FF Output: la1/data_from_biu[33](=0)
FF Output: la1/data_from_biu[34](=0)
FF Output: la1/data_from_biu[35](=0)
FF Output: la1/data_from_biu[36](=0)
FF Output: la1/data_from_biu[37](=0)
FF Output: la1/data_from_biu[38](=0)
FF Output: la1/data_from_biu[39](=0)
FF Output: la1/data_from_biu[40](=0)
FF Output: la1/data_from_biu[41](=0)
FF Output: la1/data_from_biu[42](=0)
FF Output: la1/data_from_biu[43](=0)
FF Output: la1/data_from_biu[44](=0)
FF Output: la1/data_from_biu[45](=0)
FF Output: la1/data_from_biu[46](=0)
FF Output: la1/data_from_biu[47](=0)
FF Output: la1/data_from_biu[48](=0)
FF Output: la1/data_from_biu[49](=0)
FF Output: la1/data_from_biu[50](=0)
FF Output: la1/data_from_biu[51](=0)
FF Output: la1/data_from_biu[52](=0)
FF Output: la1/data_from_biu[53](=0)
FF Output: la1/data_from_biu[54](=0)
FF Output: la1/data_from_biu[55](=0)
FF Output: la1/data_from_biu[56](=0)
FF Output: la1/data_from_biu[57](=0)
FF Output: la1/data_from_biu[58](=0)
FF Output: la1/data_from_biu[59](=0)
FF Output: la1/data_from_biu[60](=0)
FF Output: la1/data_from_biu[61](=0)
FF Output: la1/data_from_biu[62](=0)
FF Output: la1/data_from_biu[63](=0)
FF instance: la0/address_counter[25]~FF(unreachable)
FF instance: la0/address_counter[26]~FF(unreachable)
FF instance: la0/address_counter[27]~FF(unreachable)
FF instance: la0/address_counter[28]~FF(unreachable)
FF instance: la0/address_counter[29]~FF(unreachable)
FF instance: la0/address_counter[30]~FF(unreachable)
FF instance: la0/address_counter[31]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[0]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[1]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[2]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[3]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[4]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[5]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[6]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[7]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[8]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[9]~FF(unreachable)
FF instance: la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[10]~FF(unreachable)
FF instance: la1/address_counter[25]~FF(unreachable)
FF instance: la1/address_counter[26]~FF(unreachable)
FF instance: la1/address_counter[27]~FF(unreachable)
FF instance: la1/address_counter[28]~FF(unreachable)
FF instance: la1/address_counter[29]~FF(unreachable)
FF instance: la1/address_counter[30]~FF(unreachable)
FF instance: la1/address_counter[31]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[0]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[1]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[2]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[3]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[4]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[5]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[6]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[7]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[8]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[9]~FF(unreachable)
FF instance: la1/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[10]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
edb_top:edb_top                                                  2287(0)      181(0)     2263(0)     21(0)      0(0)
 +la0:edb_la_top_renamed_due_excessive_length_1                1524(998)      89(39)   1375(782)     19(0)      0(0)
  +axi_crc_i:edb_adbg_crc32                                       32(32)        0(0)      55(55)      0(0)      0(0)
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(W...      19(19)        0(0)      26(26)      0(0)      0(0)
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)        8(8)      0(0)      0(0)
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)        8(8)      0(0)      0(0)
  +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)        8(8)      0(0)      0(0)
  +GEN_PROBE[4].genblk7.genblk3.trigger_cu:compare_unit(W...      43(43)        0(0)      58(58)      0(0)      0(0)
  +GEN_PROBE[5].genblk7.genblk3.trigger_cu:compare_unit(W...      43(43)        0(0)      59(59)      0(0)      0(0)
  +GEN_PROBE[6].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)        9(9)      0(0)      0(0)
  +GEN_PROBE[7].genblk7.genblk3.trigger_cu:compare_unit(W...        7(7)        0(0)        9(9)      0(0)      0(0)
  +GEN_PROBE[8].genblk7.genblk3.trigger_cu:compare_unit(W...      51(51)        0(0)      71(71)      0(0)      0(0)
  +GEN_PROBE[9].genblk7.genblk3.trigger_cu:compare_unit(W...      27(27)        0(0)      38(38)      0(0)      0(0)
  +GEN_PROBE[10].genblk7.genblk3.trigger_cu:compare_unit(...        7(7)        0(0)        9(9)      0(0)      0(0)
  +GEN_PROBE[11].genblk7.genblk3.trigger_cu:compare_unit(...        8(8)        0(0)        9(9)      0(0)      0(0)
  +trigger_tu:trigger_unit(WIDTH=32'b01100,PIPE=1)                  1(1)        0(0)        4(4)      0(0)      0(0)
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01011011)                260(94)       50(0)    222(138)     19(0)      0(0)
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b010...    166(146)      50(50)      84(54)     19(0)      0(0)
    +transcode_write_addr:fifo_address_trancode_unit              10(10)        0(0)      10(10)      0(0)      0(0)
    +transcode_read_addr:fifo_address_trancode_unit               10(10)        0(0)      20(20)      0(0)      0(0)
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(D...        0(0)        0(0)        0(0)    19(19)      0(0)
 +la1:edb_la_top_renamed_due_excessive_length_2                 677(494)      92(39)    835(610)      2(0)      0(0)
  +axi_crc_i:edb_adbg_crc32                                       32(32)        0(0)      55(55)      0(0)      0(0)
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(W...        8(8)        0(0)        8(8)      0(0)      0(0)
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(W...      19(19)        0(0)      27(27)      0(0)      0(0)
  +trigger_tu:trigger_unit(WIDTH=32'b010,PIPE=1)                    1(1)        0(0)        6(6)      0(0)      0(0)
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01001)                   123(39)       53(0)     129(50)      2(0)      0(0)
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01010)      84(64)      53(53)      79(49)      2(0)      0(0)
    +transcode_write_addr:fifo_address_trancode_unit              10(10)        0(0)      10(10)      0(0)      0(0)
    +transcode_read_addr:fifo_address_trancode_unit               10(10)        0(0)      20(20)      0(0)      0(0)
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(D...        0(0)        0(0)        0(0)      2(2)      0(0)
 +debug_hub_inst:debug_hub                                        86(86)        0(0)      53(53)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

     Clock     Flip-Flops   Memory Ports    Multipliers
     -----     ----------   ------------    -----------
 bscan_TCK           1277              0              0
   la0_clk            837             38              0
   la1_clk            173              4              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : edb_top
root : edb_top
I,include : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing
I,include : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/ip/phy_fifo
output-dir : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/outflow
work-dir : /home/tejas/Documents/Vicharak/FPGA_Implementation/WS2812_Interfacing/work_dbg
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	112
OUTPUT PORTS    : 	1

EFX_ADD         : 	181
EFX_LUT4        : 	2263
   1-2  Inputs  : 	551
   3    Inputs  : 	633
   4    Inputs  : 	1079
EFX_FF          : 	2287
EFX_RAM_5K      : 	21
EFX_GBUFCE      : 	3
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 36s
Elapsed synthesis time : 36s
