{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/tmp/8823379f666645e59af9ff97464c6a37.lib ",
   "modules": {
      "\\efpga_core": {
         "num_wires":         34756,
         "num_wire_bits":     34837,
         "num_pub_wires":     34235,
         "num_pub_wire_bits": 34316,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1384,
         "area":              16781.094400,
         "num_cells_by_type": {
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1,
            "sky130_fd_sc_hd__and2_2": 200,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__buf_2": 56,
            "sky130_fd_sc_hd__conb_1": 35,
            "sky130_fd_sc_hd__dfxtp_2": 448,
            "sky130_fd_sc_hd__mux2_1": 448,
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 19,
            "sky130_fd_sc_hd__nor3b_2": 2,
            "sky130_fd_sc_hd__or2_2": 2,
            "sky130_fd_sc_hd__or3_2": 1,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__or4bb_2": 2
         }
      }
   },
      "design": {
         "num_wires":         34756,
         "num_wire_bits":     34837,
         "num_pub_wires":     34235,
         "num_pub_wire_bits": 34316,
         "num_ports":         8,
         "num_port_bits":     89,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1384,
         "area":              16781.094400,
         "num_cells_by_type": {
            "BlockRAM_1KB": 7,
            "DSP": 7,
            "LUT4AB": 84,
            "N_term_DSP": 1,
            "N_term_RAM_IO": 1,
            "N_term_single": 6,
            "N_term_single2": 1,
            "RAM_IO": 14,
            "RegFile": 14,
            "S_term_DSP": 1,
            "S_term_RAM_IO": 1,
            "S_term_single": 6,
            "S_term_single2": 1,
            "W_IO": 14,
            "eFPGA_Config": 1,
            "sky130_fd_sc_hd__and2_2": 200,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__buf_2": 56,
            "sky130_fd_sc_hd__conb_1": 35,
            "sky130_fd_sc_hd__dfxtp_2": 448,
            "sky130_fd_sc_hd__mux2_1": 448,
            "sky130_fd_sc_hd__nand2_2": 2,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 19,
            "sky130_fd_sc_hd__nor3b_2": 2,
            "sky130_fd_sc_hd__or2_2": 2,
            "sky130_fd_sc_hd__or3_2": 1,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__or4bb_2": 2
         }
      }
}

