// Seed: 2104529127
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    output wand module_0
);
  supply0 id_5 = 1;
  wire id_6;
  assign id_5 = 1 ? id_0 : 1 !== (1'd0);
  module_2(
      id_6, id_6, id_6, id_6
  );
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input logic id_2,
    input wand id_3,
    output uwire id_4
);
  always @* begin
    id_0 <= id_2;
  end
  module_0(
      id_3, id_3, id_3, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
