

================================================================
== Vitis HLS Report for 'process_word'
================================================================
* Date:           Fri Dec 13 13:11:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.253 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      267|      267|  2.670 us|  2.670 us|  267|  267|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218                 |process_word_Pipeline_VITIS_LOOP_113_1                 |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
        |grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238  |process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2  |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
        |grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261                 |process_word_Pipeline_VITIS_LOOP_142_4                 |       88|       88|  0.880 us|  0.880 us|   88|   88|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      157|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      423|     2663|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      427|    -|
|Register             |        -|     -|       35|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      458|     3247|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218                 |process_word_Pipeline_VITIS_LOOP_113_1                 |        0|   0|  117|  1035|    0|
    |grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261                 |process_word_Pipeline_VITIS_LOOP_142_4                 |        0|   0|  260|  1197|    0|
    |grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238  |process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2  |        0|   0|   46|   431|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                             |                                                       |        0|   0|  423|  2663|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_293_p2       |         +|   0|  0|  12|           4|           3|
    |add_ln114_fu_328_p2       |         +|   0|  0|  13|           6|           5|
    |first_wrd_fu_340_p2       |      icmp|   0|  0|  11|           8|           1|
    |last_wrd_fu_317_p2        |      icmp|   0|  0|  11|           8|           8|
    |select_ln186_1_fu_354_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_2_fu_362_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_3_fu_370_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_4_fu_378_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_5_fu_386_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_6_fu_394_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_7_fu_402_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_8_fu_410_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln186_fu_346_p3    |    select|   0|  0|   2|           1|           1|
    |shl_ln106_fu_303_p2       |       shl|   0|  0|  92|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 157|          36|          58|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  37|          7|    1|          7|
    |lb_address0                 |  14|          3|    3|          9|
    |lb_ce0                      |  14|          3|    1|          3|
    |line_buffer_m_0_address0    |  14|          3|    8|         24|
    |line_buffer_m_0_address1    |  14|          3|    8|         24|
    |line_buffer_m_0_ce0         |  14|          3|    1|          3|
    |line_buffer_m_0_ce1         |  14|          3|    1|          3|
    |line_buffer_m_0_we0         |   9|          2|    1|          2|
    |line_buffer_m_0_we1         |   9|          2|    1|          2|
    |line_buffer_m_1_address0    |  14|          3|    8|         24|
    |line_buffer_m_1_address1    |  14|          3|    8|         24|
    |line_buffer_m_1_ce0         |  14|          3|    1|          3|
    |line_buffer_m_1_ce1         |  14|          3|    1|          3|
    |line_buffer_m_1_we0         |   9|          2|    1|          2|
    |line_buffer_m_1_we1         |   9|          2|    1|          2|
    |line_buffer_m_2_address0    |  14|          3|    8|         24|
    |line_buffer_m_2_address1    |  14|          3|    8|         24|
    |line_buffer_m_2_ce0         |  14|          3|    1|          3|
    |line_buffer_m_2_ce1         |  14|          3|    1|          3|
    |line_buffer_m_2_we0         |   9|          2|    1|          2|
    |line_buffer_m_2_we1         |   9|          2|    1|          2|
    |old_word_buffer_m_address0  |  14|          3|    8|         24|
    |old_word_buffer_m_address1  |  14|          3|    8|         24|
    |old_word_buffer_m_ce0       |  14|          3|    1|          3|
    |old_word_buffer_m_ce1       |  14|          3|    1|          3|
    |rb_address0                 |  14|          3|    3|          9|
    |rb_ce0                      |  14|          3|    1|          3|
    |word_buffer_m_address0      |  14|          3|    8|         24|
    |word_buffer_m_address1      |  14|          3|    8|         24|
    |word_buffer_m_ce0           |  14|          3|    1|          3|
    |word_buffer_m_ce1           |  14|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 427|         91|  105|        313|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln114_reg_450                                                              |  6|   0|    6|          0|
    |ap_CS_fsm                                                                      |  6|   0|    6|          0|
    |first_wrd_reg_460                                                              |  1|   0|    1|          0|
    |grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218_ap_start_reg                 |  1|   0|    1|          0|
    |grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261_ap_start_reg                 |  1|   0|    1|          0|
    |grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238_ap_start_reg  |  1|   0|    1|          0|
    |last_wrd_reg_445                                                               |  1|   0|    1|          0|
    |select_ln186_1_reg_470                                                         |  1|   0|    1|          0|
    |select_ln186_2_reg_475                                                         |  1|   0|    1|          0|
    |select_ln186_3_reg_480                                                         |  1|   0|    1|          0|
    |select_ln186_4_reg_485                                                         |  1|   0|    1|          0|
    |select_ln186_5_reg_490                                                         |  1|   0|    1|          0|
    |select_ln186_6_reg_495                                                         |  1|   0|    1|          0|
    |select_ln186_7_reg_500                                                         |  1|   0|    1|          0|
    |select_ln186_8_reg_505                                                         |  1|   0|    1|          0|
    |select_ln186_reg_465                                                           |  1|   0|    1|          0|
    |slices_per_line_reg_440                                                        |  5|   0|    5|          0|
    |tmp_reg_433                                                                    |  1|   0|    4|          3|
    |trunc_ln114_reg_455                                                            |  3|   0|    3|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          | 35|   0|   38|          3|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|          process_word|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|          process_word|  return value|
|word_buffer_m_address0      |  out|    8|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_ce0           |  out|    1|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_q0            |   in|    2|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_address1      |  out|    8|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_ce1           |  out|    1|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_q1            |   in|    2|   ap_memory|         word_buffer_m|         array|
|word_buffer_m_offset        |   in|    1|     ap_none|  word_buffer_m_offset|        scalar|
|old_word_buffer_m_address0  |  out|    8|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_ce0       |  out|    1|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_q0        |   in|    2|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_address1  |  out|    8|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_ce1       |  out|    1|   ap_memory|     old_word_buffer_m|         array|
|old_word_buffer_m_q1        |   in|    2|   ap_memory|     old_word_buffer_m|         array|
|lb_address0                 |  out|    3|   ap_memory|                    lb|         array|
|lb_ce0                      |  out|    1|   ap_memory|                    lb|         array|
|lb_q0                       |   in|    1|   ap_memory|                    lb|         array|
|rb_address0                 |  out|    3|   ap_memory|                    rb|         array|
|rb_ce0                      |  out|    1|   ap_memory|                    rb|         array|
|rb_q0                       |   in|    1|   ap_memory|                    rb|         array|
|line_buffer_m_0_address0    |  out|    8|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_ce0         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_we0         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_d0          |  out|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_q0          |   in|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_address1    |  out|    8|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_ce1         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_we1         |  out|    1|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_d1          |  out|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_0_q1          |   in|    2|   ap_memory|       line_buffer_m_0|         array|
|line_buffer_m_1_address0    |  out|    8|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_ce0         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_we0         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_d0          |  out|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_q0          |   in|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_address1    |  out|    8|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_ce1         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_we1         |  out|    1|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_d1          |  out|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_1_q1          |   in|    2|   ap_memory|       line_buffer_m_1|         array|
|line_buffer_m_2_address0    |  out|    8|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_ce0         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_we0         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_d0          |  out|    2|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_q0          |   in|    2|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_address1    |  out|    8|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_ce1         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_we1         |  out|    1|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_d1          |  out|    2|   ap_memory|       line_buffer_m_2|         array|
|line_buffer_m_2_q1          |   in|    2|   ap_memory|       line_buffer_m_2|         array|
|p_read                      |   in|    1|     ap_none|                p_read|        scalar|
|p_read1                     |   in|    1|     ap_none|               p_read1|        scalar|
|p_read2                     |   in|    1|     ap_none|               p_read2|        scalar|
|p_read3                     |   in|    1|     ap_none|               p_read3|        scalar|
|p_read4                     |   in|    1|     ap_none|               p_read4|        scalar|
|p_read5                     |   in|    1|     ap_none|               p_read5|        scalar|
|p_read6                     |   in|    1|     ap_none|               p_read6|        scalar|
|p_read7                     |   in|    1|     ap_none|               p_read7|        scalar|
|p_read8                     |   in|    1|     ap_none|               p_read8|        scalar|
|p_read9                     |   in|    1|     ap_none|               p_read9|        scalar|
|p_read10                    |   in|    1|     ap_none|              p_read10|        scalar|
|p_read11                    |   in|    1|     ap_none|              p_read11|        scalar|
|p_read12                    |   in|    1|     ap_none|              p_read12|        scalar|
|p_read13                    |   in|    1|     ap_none|              p_read13|        scalar|
|p_read14                    |   in|    1|     ap_none|              p_read14|        scalar|
|p_read15                    |   in|    1|     ap_none|              p_read15|        scalar|
|p_read16                    |   in|    1|     ap_none|              p_read16|        scalar|
|p_read17                    |   in|    1|     ap_none|              p_read17|        scalar|
|conv_out_buffer_m_address0  |  out|    7|   ap_memory|     conv_out_buffer_m|         array|
|conv_out_buffer_m_ce0       |  out|    1|   ap_memory|     conv_out_buffer_m|         array|
|conv_out_buffer_m_we0       |  out|    1|   ap_memory|     conv_out_buffer_m|         array|
|conv_out_buffer_m_d0        |  out|    5|   ap_memory|     conv_out_buffer_m|         array|
|log_width                   |   in|    3|     ap_none|             log_width|        scalar|
|words_per_image             |   in|    5|     ap_none|       words_per_image|        scalar|
|wrd                         |   in|    8|     ap_none|                   wrd|        scalar|
+----------------------------+-----+-----+------------+----------------------+--------------+

