Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,447
design__inferred_latch__count,0
design__instance__count,1554
design__instance__area,14271.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,16
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0013776456471532583
power__switching__total,0.0011389731662347913
power__leakage__total,1.3442197577262505E-8
power__total,0.0025166324339807034
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2631640813087398
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6770514340806726
timing__hold__ws__corner:nom_tt_025C_1v80,0.3086515574930675
timing__setup__ws__corner:nom_tt_025C_1v80,5.505389189247401
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.308652
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,8.574835
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,38
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,16
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.6368665775009523
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.136866633012105
timing__hold__ws__corner:nom_ss_100C_1v60,0.8789763610196688
timing__setup__ws__corner:nom_ss_100C_1v60,5.400694266885854
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.878976
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,7.487530
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,16
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2599681377085152
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.518183732811943
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11355305905864853
timing__setup__ws__corner:nom_ff_n40C_1v95,5.569919350066542
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113553
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.007432
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,43
design__max_fanout_violation__count,16
design__max_cap_violation__count,0
clock__skew__worst_hold,0.6378935338277749
clock__skew__worst_setup,0.5163761231432769
timing__hold__ws,0.11139528503811229
timing__setup__ws,5.350168015606183
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111395
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.452874
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1554
design__instance__area__stdcell,14271.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.865271
design__instance__utilization__stdcell,0.865271
design__instance__count__class:buffer,4
design__instance__count__class:inverter,45
design__instance__count__class:sequential_cell,256
design__instance__count__class:multi_input_combinational_cell,837
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,641
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31044.8
design__violations,0
design__instance__count__class:timing_repair_buffer,146
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,23
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,68
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
route__net,1332
route__net__special,2
route__drc_errors__iter:1,1117
route__wirelength__iter:1,37042
route__drc_errors__iter:2,596
route__wirelength__iter:2,36479
route__drc_errors__iter:3,662
route__wirelength__iter:3,36336
route__drc_errors__iter:4,165
route__wirelength__iter:4,36314
route__drc_errors__iter:5,88
route__wirelength__iter:5,36283
route__drc_errors__iter:6,59
route__wirelength__iter:6,36275
route__drc_errors__iter:7,13
route__wirelength__iter:7,36265
route__drc_errors__iter:8,10
route__wirelength__iter:8,36262
route__drc_errors__iter:9,10
route__wirelength__iter:9,36262
route__drc_errors__iter:10,0
route__wirelength__iter:10,36264
route__drc_errors,0
route__wirelength,36264
route__vias,10706
route__vias__singlecut,10706
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,294.63
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,16
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2614713797263722
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6761571494090449
timing__hold__ws__corner:min_tt_025C_1v80,0.30634612380608
timing__setup__ws__corner:min_tt_025C_1v80,5.536875115116253
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.306346
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.595581
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,11
design__max_fanout_violation__count__corner:min_ss_100C_1v60,16
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.6366755081130105
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.1366755636241632
timing__hold__ws__corner:min_ss_100C_1v60,0.8690102217126545
timing__setup__ws__corner:min_ss_100C_1v60,5.459862050344396
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.869010
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,7.527523
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,16
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25863079077080453
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5163761231432769
timing__hold__ws__corner:min_ff_n40C_1v95,0.11139528503811229
timing__setup__ws__corner:min_ff_n40C_1v95,5.591758769846209
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111395
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.021353
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,16
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26643274451913407
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.679705977407627
timing__hold__ws__corner:max_tt_025C_1v80,0.310748657823592
timing__setup__ws__corner:max_tt_025C_1v80,5.478857966832974
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.310749
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,8.554252
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,43
design__max_fanout_violation__count__corner:max_ss_100C_1v60,16
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.6378935338277749
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.1378935893389277
timing__hold__ws__corner:max_ss_100C_1v60,0.8866256868533714
timing__setup__ws__corner:max_ss_100C_1v60,5.350168015606183
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.886626
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,7.452874
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,16
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2649329719483271
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5220083957287943
timing__hold__ws__corner:max_ff_n40C_1v95,0.11522555458139651
timing__setup__ws__corner:max_ff_n40C_1v95,5.550349226213387
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115226
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.993922
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000110941
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000120931
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000417695
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000120931
design_powergrid__voltage__worst,0.000120931
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.000120931
design_powergrid__drop__worst__net:VPWR,0.000110941
design_powergrid__voltage__worst__net:VGND,0.000120931
design_powergrid__drop__worst__net:VGND,0.000120931
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000042500000000000003053113317719180486164987087249755859375
ir__drop__worst,0.000111000000000000001118029280267052172348485328257083892822265625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
