# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../BCD2Gray.srcs/sources_1/new/To_Gray.sv" \
"../../../../BCD2Gray.srcs/sources_1/new/ymq74LS138.sv" \
"../../../../BCD2Gray.srcs/sim_1/new/to_gray_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
