$comment
	File created using the following command:
		vcd file fourBitCounter.msim.vcd -direction
$end
$date
	Tue Oct 08 11:29:34 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourbitcounter_vhd_vec_tst $end
$var wire 1 ! binOut [3] $end
$var wire 1 " binOut [2] $end
$var wire 1 # binOut [1] $end
$var wire 1 $ binOut [0] $end
$var wire 1 % clk $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_binOut [3] $end
$var wire 1 0 ww_binOut [2] $end
$var wire 1 1 ww_binOut [1] $end
$var wire 1 2 ww_binOut [0] $end
$var wire 1 3 ww_clk $end
$var wire 1 4 \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 5 \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 6 \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 7 \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 8 \binOut[0]~output_o\ $end
$var wire 1 9 \binOut[1]~output_o\ $end
$var wire 1 : \binOut[2]~output_o\ $end
$var wire 1 ; \binOut[3]~output_o\ $end
$var wire 1 < \clk~input_o\ $end
$var wire 1 = \clk~inputclkctrl_outclk\ $end
$var wire 1 > \U1|Qnot~0_combout\ $end
$var wire 1 ? \U1|Qnot~q\ $end
$var wire 1 @ \U1|Q~feeder_combout\ $end
$var wire 1 A \U1|Q~q\ $end
$var wire 1 B \U2|Q~0_combout\ $end
$var wire 1 C \U2|Q~q\ $end
$var wire 1 D \U3|Q~0_combout\ $end
$var wire 1 E \U3|Q~q\ $end
$var wire 1 F \U4|Q~0_combout\ $end
$var wire 1 G \U4|Q~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
03
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0/
00
01
02
14
15
16
07
0!
0"
0#
0$
$end
#40000
1%
13
1<
17
1=
1?
1@
#80000
0%
03
0<
07
0=
#120000
1%
13
1<
17
1=
1A
0>
1B
18
12
1$
#160000
0%
03
0<
07
0=
#200000
1%
13
1<
17
1=
0?
1C
0B
1D
0@
19
11
1#
#240000
0%
03
0<
07
0=
#280000
1%
13
1<
17
1=
0A
0C
1E
1>
1:
09
08
10
01
02
0$
0#
1"
#320000
0%
03
0<
07
0=
#360000
1%
13
1<
17
1=
1?
1@
#400000
0%
03
0<
07
0=
#440000
1%
13
1<
17
1=
1A
0>
1B
18
12
1$
#480000
0%
03
0<
07
0=
#520000
1%
13
1<
17
1=
0?
1C
0B
0D
1F
0@
19
11
1#
#560000
0%
03
0<
07
0=
#600000
1%
13
1<
17
1=
0A
0C
0E
1G
1>
1;
0:
09
08
1/
00
01
02
0$
0#
0"
1!
#640000
0%
03
0<
07
0=
#680000
1%
13
1<
17
1=
1?
1@
#720000
0%
03
0<
07
0=
#760000
1%
13
1<
17
1=
1A
0>
1B
18
12
1$
#800000
0%
03
0<
07
0=
#840000
1%
13
1<
17
1=
0?
1C
0B
1D
0@
19
11
1#
#880000
0%
03
0<
07
0=
#920000
1%
13
1<
17
1=
0A
0C
1E
1>
1:
09
08
10
01
02
0$
0#
1"
#960000
0%
03
0<
07
0=
#1000000
