<profile>

<section name = "Vivado HLS Report for 'merge_Loop_Read_Mat_s'" level="0">
<item name = "Date">Wed Mar 18 11:36:32 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">WeedD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 7.268 ns, 6.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">7, 115205, 0.350 us, 5.760 ms, 7, 115205, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_read_r_fu_112">read_r, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="tmp_V_4_read_r_fu_118">read_r, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Read_Mat_Loop_L">2, 115200, 3, 2, 1, 1 ~ 57600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 2, 22, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 197, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_read_r_fu_112">read_r, 0, 0, 1, 11, 0</column>
<column name="tmp_V_4_read_r_fu_118">read_r, 0, 0, 1, 11, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ip_accel_app_mul_7jG_U506">ip_accel_app_mul_7jG, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln317_fu_135_p2">+, 0, 0, 25, 18, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp36">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_ignoreCallOp28">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_ignoreCallOp29">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter0_ignore_call4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter0_ignore_call6">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_107">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_90">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln317_fu_130_p2">icmp, 0, 0, 18, 18, 18</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter1_ignore_call8">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_105_p4">9, 2, 18, 36</column>
<column name="grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_dout">9, 2, 8, 16</column>
<column name="grp_read_r_fu_112_Mat_0_180_320_1_data_V_addr_empty_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_101">9, 2, 18, 36</column>
<column name="p_in1_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_in2_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_in3_V_V_blk_n">9, 2, 1, 2</column>
<column name="p_src1_cols_load7_loc_blk_n">9, 2, 1, 2</column>
<column name="p_src1_cols_load7_loc_out_blk_n">9, 2, 1, 2</column>
<column name="p_src1_data_V_blk_n">9, 2, 1, 2</column>
<column name="p_src1_data_V_read">9, 2, 1, 2</column>
<column name="p_src2_data_V_blk_n">15, 3, 1, 3</column>
<column name="p_src2_data_V_read">15, 3, 1, 3</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln317_reg_161">18, 0, 18, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_152">18, 0, 18, 0</column>
<column name="grp_read_r_fu_112_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln317_reg_157">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_101">18, 0, 18, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_V_4_read_r_fu_118_ap_start_reg">1, 0, 1, 0</column>
<column name="tmp_V_4_reg_171">8, 0, 8, 0</column>
<column name="tmp_V_reg_166">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, merge_Loop_Read_Mat_, return value</column>
<column name="p_src1_cols_load7_loc_dout">in, 10, ap_fifo, p_src1_cols_load7_loc, pointer</column>
<column name="p_src1_cols_load7_loc_empty_n">in, 1, ap_fifo, p_src1_cols_load7_loc, pointer</column>
<column name="p_src1_cols_load7_loc_read">out, 1, ap_fifo, p_src1_cols_load7_loc, pointer</column>
<column name="p_src1_data_V_dout">in, 8, ap_fifo, p_src1_data_V, pointer</column>
<column name="p_src1_data_V_empty_n">in, 1, ap_fifo, p_src1_data_V, pointer</column>
<column name="p_src1_data_V_read">out, 1, ap_fifo, p_src1_data_V, pointer</column>
<column name="p_in1_V_V_din">out, 8, ap_fifo, p_in1_V_V, pointer</column>
<column name="p_in1_V_V_full_n">in, 1, ap_fifo, p_in1_V_V, pointer</column>
<column name="p_in1_V_V_write">out, 1, ap_fifo, p_in1_V_V, pointer</column>
<column name="p_src2_data_V_dout">in, 8, ap_fifo, p_src2_data_V, pointer</column>
<column name="p_src2_data_V_empty_n">in, 1, ap_fifo, p_src2_data_V, pointer</column>
<column name="p_src2_data_V_read">out, 1, ap_fifo, p_src2_data_V, pointer</column>
<column name="p_in2_V_V_din">out, 8, ap_fifo, p_in2_V_V, pointer</column>
<column name="p_in2_V_V_full_n">in, 1, ap_fifo, p_in2_V_V, pointer</column>
<column name="p_in2_V_V_write">out, 1, ap_fifo, p_in2_V_V, pointer</column>
<column name="p_in3_V_V_din">out, 8, ap_fifo, p_in3_V_V, pointer</column>
<column name="p_in3_V_V_full_n">in, 1, ap_fifo, p_in3_V_V, pointer</column>
<column name="p_in3_V_V_write">out, 1, ap_fifo, p_in3_V_V, pointer</column>
<column name="p_src1_cols_load7_loc_out_din">out, 10, ap_fifo, p_src1_cols_load7_loc_out, pointer</column>
<column name="p_src1_cols_load7_loc_out_full_n">in, 1, ap_fifo, p_src1_cols_load7_loc_out, pointer</column>
<column name="p_src1_cols_load7_loc_out_write">out, 1, ap_fifo, p_src1_cols_load7_loc_out, pointer</column>
</table>
</item>
</section>
</profile>
