
---------- Begin Simulation Statistics ----------
final_tick                                33324573000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 190992                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425396                       # Number of bytes of host memory used
host_op_rate                                   361268                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.69                       # Real time elapsed on the host
host_tick_rate                              440290442                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14455747                       # Number of instructions simulated
sim_ops                                      27343538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033325                       # Number of seconds simulated
sim_ticks                                 33324573000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.664915                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503075                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501866                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32885                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1828767                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1221                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       34152993                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.150039                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3366143                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          211                       # TLB misses on write requests
system.cpu0.numCycles                        66649146                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32496153                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               35                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               73                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             33                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              33                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     73                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    4455747                       # Number of instructions committed
system.cpu1.committedOps                      8427158                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.958014                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1557208                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1127317                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        15791                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     818185                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          584                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       51991431                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.066854                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1489402                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          200                       # TLB misses on write requests
system.cpu1.numCycles                        66649127                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              18396      0.22%      0.22% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                6600201     78.32%     78.54% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 16515      0.20%     78.73% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.02%     78.75% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                11249      0.13%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.91% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 13024      0.15%     79.06% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                51104      0.61%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.67% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.68% # Class of committed instruction
system.cpu1.op_class_0::MemRead                922772     10.95%     90.63% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               742009      8.80%     99.43% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            30094      0.36%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           17838      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 8427158                       # Class of committed instruction
system.cpu1.tickCycles                       14657696                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       360737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        722499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3294596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6589257                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18152                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             302570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68645                       # Transaction distribution
system.membus.trans_dist::CleanEvict           292092                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59191                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        302571                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1084260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1084260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1084260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27545984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     27545984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27545984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            361762                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  361762    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              361762                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1071132500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1936439000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730398                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730398                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730398                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730398                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1635692                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1635692                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1635692                       # number of overall misses
system.cpu0.icache.overall_misses::total      1635692                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21530962000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21530962000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21530962000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21530962000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3366090                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3366090                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3366090                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3366090                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.485932                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.485932                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.485932                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.485932                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13163.212879                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13163.212879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13163.212879                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13163.212879                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1635676                       # number of writebacks
system.cpu0.icache.writebacks::total          1635676                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1635692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1635692                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1635692                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1635692                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  19895270000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  19895270000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  19895270000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  19895270000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.485932                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.485932                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.485932                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.485932                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12163.212879                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12163.212879                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12163.212879                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12163.212879                       # average overall mshr miss latency
system.cpu0.icache.replacements               1635676                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730398                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730398                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1635692                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1635692                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21530962000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21530962000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3366090                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3366090                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.485932                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.485932                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13163.212879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13163.212879                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1635692                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1635692                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  19895270000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  19895270000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.485932                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.485932                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12163.212879                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12163.212879                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999590                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3366090                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1635692                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.057900                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999590                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28564412                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28564412                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3402041                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3402041                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3402041                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3402041                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       722645                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        722645                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       722645                       # number of overall misses
system.cpu0.dcache.overall_misses::total       722645                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14159592000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14159592000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14159592000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14159592000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124686                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175200                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175200                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175200                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175200                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19594.118827                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19594.118827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19594.118827                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19594.118827                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       433964                       # number of writebacks
system.cpu0.dcache.writebacks::total           433964                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85350                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85350                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85350                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637295                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637295                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  11134762500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11134762500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  11134762500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11134762500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154508                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154508                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154508                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154508                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17471.912537                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17471.912537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17471.912537                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17471.912537                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637279                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963571                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963571                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466730                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466730                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   6988123500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6988123500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430301                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192046                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192046                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14972.518373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14972.518373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448641                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6278409500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6278409500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184603                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184603                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13994.283848                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13994.283848                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1438470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1438470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       255915                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       255915                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7171468500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7171468500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151037                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151037                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28022.853291                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28022.853291                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67261                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67261                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4856353000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4856353000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25742.115195                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25742.115195                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999616                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4039336                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637295                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338252                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999616                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634783                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634783                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       757277                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          757277                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       757277                       # number of overall hits
system.cpu1.icache.overall_hits::total         757277                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       732072                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        732072                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       732072                       # number of overall misses
system.cpu1.icache.overall_misses::total       732072                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  25918442000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  25918442000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  25918442000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  25918442000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1489349                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1489349                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1489349                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1489349                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.491538                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.491538                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.491538                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.491538                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35404.225267                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35404.225267                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35404.225267                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35404.225267                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       732055                       # number of writebacks
system.cpu1.icache.writebacks::total           732055                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       732072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       732072                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       732072                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       732072                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  25186371000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  25186371000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  25186371000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  25186371000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.491538                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.491538                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.491538                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.491538                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34404.226633                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34404.226633                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34404.226633                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34404.226633                       # average overall mshr miss latency
system.cpu1.icache.replacements                732055                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       757277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         757277                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       732072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       732072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  25918442000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  25918442000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1489349                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1489349                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.491538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.491538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35404.225267                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35404.225267                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       732072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       732072                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  25186371000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  25186371000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.491538                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.491538                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34404.226633                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34404.226633                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999572                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1489348                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           732071                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.034431                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999572                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12646863                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12646863                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1524853                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1524853                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1524853                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1524853                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       328682                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        328682                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       328682                       # number of overall misses
system.cpu1.dcache.overall_misses::total       328682                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11154998500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11154998500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11154998500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11154998500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1853535                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1853535                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1853535                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1853535                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177327                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177327                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 33938.574367                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33938.574367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 33938.574367                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33938.574367                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       180554                       # number of writebacks
system.cpu1.dcache.writebacks::total           180554                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        39080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        39080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        39080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        39080                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       289602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       289602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       289602                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       289602                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9456774000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9456774000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9456774000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9456774000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156243                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156243                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156243                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156243                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 32654.380840                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32654.380840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 32654.380840                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32654.380840                       # average overall mshr miss latency
system.cpu1.dcache.replacements                289586                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       881887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         881887                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       212077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       212077                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   7386601500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7386601500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1093964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1093964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34829.809456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34829.809456                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         8243                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8243                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       203834                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       203834                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   6908866500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6908866500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33894.573526                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33894.573526                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       642966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        642966                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       116605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       116605                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3768397000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3768397000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       759571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       759571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153514                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153514                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 32317.627889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32317.627889                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        30837                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        30837                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        85768                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        85768                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2547907500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2547907500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112916                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112916                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 29706.971131                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29706.971131                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999600                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1814455                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           289602                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.265340                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999600                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15117882                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15117882                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1633893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              595675                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              495284                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              208047                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2932899                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1633893                       # number of overall hits
system.l2.overall_hits::.cpu0.data             595675                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             495284                       # number of overall hits
system.l2.overall_hits::.cpu1.data             208047                       # number of overall hits
system.l2.overall_hits::total                 2932899                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1799                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            236788                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             81555                       # number of demand (read+write) misses
system.l2.demand_misses::total                 361762                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1799                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41620                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           236788                       # number of overall misses
system.l2.overall_misses::.cpu1.data            81555                       # number of overall misses
system.l2.overall_misses::total                361762                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    144650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3604093000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  18727240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6688239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29164222500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    144650000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3604093000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  18727240500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6688239000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29164222500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1635692                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          732072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          289602                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3294661                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1635692                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         732072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         289602                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3294661                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.323449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.281611                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.109802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.323449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.281611                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.109802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80405.780989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86595.218645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79088.638360                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82008.938753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80617.152990                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80405.780989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86595.218645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79088.638360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82008.938753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80617.152990                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68645                       # number of writebacks
system.l2.writebacks::total                     68645                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       236788                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        81555                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            361762                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       236788                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        81555                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           361762                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    126660000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3187893000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  16359370500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5872689000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25546612500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    126660000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3187893000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  16359370500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5872689000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25546612500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.323449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.281611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.109802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.323449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.281611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109802                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70405.780989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76595.218645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69088.680592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72008.938753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70617.180633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70405.780989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76595.218645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69088.680592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72008.938753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70617.180633                       # average overall mshr miss latency
system.l2.replacements                         363467                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       614518                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           614518                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       614518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       614518                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2367731                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2367731                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2367731                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2367731                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        15422                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         15422                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           154997                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            60234                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                215231                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          25534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59191                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2921056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1773247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4694303500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        85768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            274422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.178406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.297710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86788.974062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 69446.502702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79307.724147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        33657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        25534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2584486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1517907000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4102393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.178406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.297710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76788.974062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 59446.502702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69307.724147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1633893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        495284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2129177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1799                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       236788                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           238587                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    144650000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  18727240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  18871890500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1635692                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       732072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2367764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.323449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.100765                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80405.780989                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79088.638360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79098.569914                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1799                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       236788                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       238587                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    126660000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  16359370500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16486030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.323449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.100765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70405.780989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69088.680592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69098.611827                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       440678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       147813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            588491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        56021                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           63984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    683036500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   4914992000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5598028500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448641                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       203834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        652475                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017749                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.274836                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85776.277785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87734.813731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87491.068080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7963                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        56021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        63984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    603406500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4354782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4958188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.017749                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.274836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75776.277785                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77734.813731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77491.068080                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.061510                       # Cycle average of tags in use
system.l2.tags.total_refs                     6573834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    364491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.035655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.820028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      168.427811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      625.841479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       73.199613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       54.772578                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.098457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.164480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.611173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.071484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.053489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999084                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  53078547                       # Number of tag accesses
system.l2.tags.data_accesses                 53078547                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        115136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2663680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      15154368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5219520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23152704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       115136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     15154368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15269504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4393280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4393280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         236787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          81555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              361761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68645                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68645                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3454988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         79931407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        454750553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        156626763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             694763711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3454988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    454750553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        458205541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131833047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131833047                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131833047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3454988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        79931407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       454750553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       156626763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            826596758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     61987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     41608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    236788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     71384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000412916500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              770011                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              58216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      361762                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68645                       # Number of write requests accepted
system.mem_ctrls.readBursts                    361762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68645                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6658                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             56210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             53018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3568                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4189806500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1757895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10781912750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11917.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30667.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46767                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                361762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68645                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  299869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       128135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.537667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.731002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.093290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        52855     41.25%     41.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39521     30.84%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15958     12.45%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7617      5.94%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3558      2.78%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2562      2.00%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1560      1.22%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2248      1.75%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2256      1.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       128135                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      92.736675                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.032681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.835584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             19      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           492     12.98%     13.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1428     37.68%     51.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1724     45.49%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           50      1.32%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           31      0.82%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           24      0.63%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.16%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.330050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.797241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3139     82.82%     82.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      2.01%     84.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              490     12.93%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               78      2.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.13%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22501056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  651712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3965440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23152768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4393280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       675.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    694.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33324551000                       # Total gap between requests
system.mem_ctrls.avgGap                      77425.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       115136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2662912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     15154432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4568576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3965440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3454988.005397698376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 79908360.716279834509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 454752473.497559845448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 137093309.492667764425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118994472.937432676554                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       236788                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        81555                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68645                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     52878250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1472117500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   6643737000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2613180000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 813454471000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29393.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35370.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28057.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32041.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11850163.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            271327140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            144198615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           494380740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          150221160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2630044560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12235362930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2493172800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18418707945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.706495                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6371173750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1112540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25840859250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            643628160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            342073710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2015893320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          173210040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2630044560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      15035681730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        135009600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20975541120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.431655                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    217395500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1112540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31994637500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           3020238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       683163                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2367731                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          607169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           274422                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          274422                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2367764                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       652475                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4907060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2196198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       868790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9883917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    209367552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     68560576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     93704064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30089984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              401722176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          363467                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4393280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3658128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004962                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3639976     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18152      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3658128                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6276877500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         435966859                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1102359974                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         956290295                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2453870832                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33324573000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
