$date
	Thu Sep 25 17:39:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealyseqnonoverlap_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 2 % s0 $end
$var parameter 2 & s1 $end
$var parameter 2 ' s2 $end
$var parameter 2 ( s3 $end
$var reg 2 ) next_state [1:0] $end
$var reg 1 ! out $end
$var reg 2 * state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b1 )
0$
0#
0"
0!
$end
#2
1"
#4
0"
1#
#6
b1 *
1"
#8
b10 )
0"
1$
#10
b0 )
b10 *
1"
#12
b11 )
0"
0$
#14
b0 )
b11 *
1"
#16
1!
0"
1$
#18
0!
b0 *
1"
#20
0"
#22
1"
#24
b1 )
0"
0$
#26
b1 *
1"
#28
b10 )
0"
1$
#30
b0 )
b10 *
1"
#32
b11 )
0"
0$
#34
b0 )
b11 *
1"
#36
1!
0"
1$
#38
0!
b0 *
1"
#40
0"
#42
1"
#44
0"
#46
1"
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
