Information: Updating design information... (UID-85)
Warning: Design 'digit_recognizer_final' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 300
        -max_paths 300
Design : digit_recognizer_final
Version: K-2015.06-SP1
Date   : Tue May  1 11:58:07 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.01 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.01 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_cost_calculator/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/add_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/state_reg[0]/CLK (DFFSR)            0.00 #     0.00 r
  top_cost_calculator/state_reg[0]/Q (DFFSR)              0.49       0.49 f
  top_cost_calculator/U34/Y (BUFX2)                       0.27       0.76 f
  top_cost_calculator/U17/Y (AND2X2)                      0.22       0.98 f
  top_cost_calculator/U15/Y (AND2X2)                      0.24       1.21 f
  top_cost_calculator/U67/Y (AND2X2)                      0.31       1.52 f
  top_cost_calculator/ADD_BLOCK/a[2] (adder_8bit)         0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/a[2] (adder_nbit_BIT_WIDTH8)
                                                          0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/a (adder_1bit_5)
                                                          0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U5/Y (NAND2X1)
                                                          0.16       1.68 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U6/Y (AOI22X1)
                                                          0.14       1.82 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/carry_out (adder_1bit_5)
                                                          0.00       1.82 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_in (adder_1bit_4)
                                                          0.00       1.82 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U6/Y (OAI22X1)
                                                          0.14       1.96 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U7/Y (INVX2)
                                                          0.10       2.06 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_out (adder_1bit_4)
                                                          0.00       2.06 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_in (adder_1bit_3)
                                                          0.00       2.06 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U6/Y (OAI22X1)
                                                          0.13       2.20 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U7/Y (INVX2)
                                                          0.10       2.30 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_out (adder_1bit_3)
                                                          0.00       2.30 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_in (adder_1bit_2)
                                                          0.00       2.30 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U6/Y (OAI22X1)
                                                          0.13       2.44 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U7/Y (INVX2)
                                                          0.10       2.54 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_out (adder_1bit_2)
                                                          0.00       2.54 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_in (adder_1bit_1)
                                                          0.00       2.54 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U5/Y (OAI22X1)
                                                          0.13       2.67 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U6/Y (INVX2)
                                                          0.13       2.80 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_out (adder_1bit_1)
                                                          0.00       2.80 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/carry_in (adder_1bit_0)
                                                          0.00       2.80 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/U6/Y (XOR2X1)
                                                          0.16       2.96 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/sum (adder_1bit_0)
                                                          0.00       2.96 r
  top_cost_calculator/ADD_BLOCK/AN/sum[7] (adder_nbit_BIT_WIDTH8)
                                                          0.00       2.96 r
  top_cost_calculator/ADD_BLOCK/sum[7] (adder_8bit)       0.00       2.96 r
  top_cost_calculator/U5/Y (AND2X1)                       0.12       3.08 r
  top_cost_calculator/add_reg_reg[7]/D (DFFSR)            0.00       3.08 r
  data arrival time                                                  3.08

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/add_reg_reg[7]/CLK (DFFSR)          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U141/Y (NAND2X1)                 0.13       0.79 f
  top_network_controller/U243/Y (NOR2X1)                  0.10       0.89 r
  top_network_controller/U152/Y (NAND2X1)                 0.16       1.05 f
  top_network_controller/U270/Y (AND2X2)                  0.21       1.26 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.52 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.02 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.66 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.94 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.06 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.44       0.44 r
  top_network_controller/U69/Y (BUFX2)                    0.25       0.69 r
  top_network_controller/U157/Y (AND2X2)                  0.22       0.91 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.02 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.66 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.94 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.06 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_cost_calculator/sub_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/sq_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/sub_reg_reg[2]/CLK (DFFSR)          0.00 #     0.00 r
  top_cost_calculator/sub_reg_reg[2]/Q (DFFSR)            0.62       0.62 f
  top_cost_calculator/SQ_BLOCK/b[2] (mult_4bit)           0.00       0.62 f
  top_cost_calculator/SQ_BLOCK/mult_871/b[2] (mult_4bit_DW_mult_uns_1)
                                                          0.00       0.62 f
  top_cost_calculator/SQ_BLOCK/mult_871/U80/Y (AND2X1)
                                                          0.28       0.90 f
  top_cost_calculator/SQ_BLOCK/mult_871/U48/YC (HAX1)     0.39       1.30 f
  top_cost_calculator/SQ_BLOCK/mult_871/U46/YS (FAX1)     0.47       1.77 r
  top_cost_calculator/SQ_BLOCK/mult_871/U29/Y (NOR2X1)
                                                          0.23       2.00 f
  top_cost_calculator/SQ_BLOCK/mult_871/U26/Y (OAI21X1)
                                                          0.26       2.26 r
  top_cost_calculator/SQ_BLOCK/mult_871/U18/Y (AOI21X1)
                                                          0.25       2.51 f
  top_cost_calculator/SQ_BLOCK/mult_871/U12/Y (OAI21X1)
                                                          0.25       2.76 r
  top_cost_calculator/SQ_BLOCK/mult_871/U3/Y (XNOR2X1)
                                                          0.18       2.93 r
  top_cost_calculator/SQ_BLOCK/mult_871/product[6] (mult_4bit_DW_mult_uns_1)
                                                          0.00       2.93 r
  top_cost_calculator/SQ_BLOCK/product[6] (mult_4bit)     0.00       2.93 r
  top_cost_calculator/U62/Y (AND2X2)                      0.14       3.07 r
  top_cost_calculator/sq_reg_reg[4]/D (DFFSR)             0.00       3.07 r
  data arrival time                                                  3.07

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/sq_reg_reg[4]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U121/Y (INVX2)                   0.12       0.59 f
  top_network_controller/U154/Y (INVX4)                   0.10       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.90 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.02 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.23 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.94 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.06 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.01 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.17 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U121/Y (INVX2)                   0.12       0.59 f
  top_network_controller/U154/Y (INVX4)                   0.10       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.90 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.94 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.06 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U170/Y (INVX2)                   0.11       2.31 r
  top_network_controller/U7/Y (INVX2)                     0.17       2.48 f
  top_network_controller/U160/Y (AND2X2)                  0.33       2.81 f
  top_network_controller/U148/Y (NAND2X1)                 0.14       2.95 r
  top_network_controller/U150/Y (AND2X2)                  0.15       3.10 r
  top_network_controller/U303/Y (OAI21X1)                 0.07       3.17 f
  top_network_controller/input4_reg[0]/D (DFFSR)          0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input4_reg[0]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.12       3.17
  data required time                                                 3.17
  --------------------------------------------------------------------------
  data required time                                                 3.17
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U117/Y (INVX1)                   0.16       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.89 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.02 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.23 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.94 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.06 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U117/Y (INVX1)                   0.16       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.89 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.94 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.06 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.17 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.17 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.17 f
  data arrival time                                                  3.17

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.49       0.49 f
  top_network_controller/U69/Y (BUFX2)                    0.26       0.75 f
  top_network_controller/U5/Y (INVX4)                     0.14       0.89 r
  top_network_controller/U216/Y (NAND3X1)                 0.09       0.98 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.16 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.46 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.94 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.06 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.96 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.05 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input1_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U170/Y (INVX2)                   0.11       2.31 r
  top_network_controller/U7/Y (INVX2)                     0.17       2.48 f
  top_network_controller/U453/Y (NAND2X1)                 0.33       2.82 r
  top_network_controller/U330/Y (AOI22X1)                 0.13       2.94 f
  top_network_controller/U329/Y (OAI21X1)                 0.11       3.06 r
  top_network_controller/input1_reg[3]/D (DFFSR)          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input1_reg[3]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_cost_calculator/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/add_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/state_reg[1]/CLK (DFFSR)            0.00 #     0.00 r
  top_cost_calculator/state_reg[1]/Q (DFFSR)              0.45       0.45 f
  top_cost_calculator/U4/Y (BUFX2)                        0.27       0.72 f
  top_cost_calculator/U17/Y (AND2X2)                      0.24       0.96 f
  top_cost_calculator/U15/Y (AND2X2)                      0.24       1.20 f
  top_cost_calculator/U67/Y (AND2X2)                      0.31       1.51 f
  top_cost_calculator/ADD_BLOCK/a[2] (adder_8bit)         0.00       1.51 f
  top_cost_calculator/ADD_BLOCK/AN/a[2] (adder_nbit_BIT_WIDTH8)
                                                          0.00       1.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/a (adder_1bit_5)
                                                          0.00       1.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U5/Y (NAND2X1)
                                                          0.16       1.67 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U6/Y (AOI22X1)
                                                          0.14       1.80 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/carry_out (adder_1bit_5)
                                                          0.00       1.80 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_in (adder_1bit_4)
                                                          0.00       1.80 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U6/Y (OAI22X1)
                                                          0.14       1.95 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U7/Y (INVX2)
                                                          0.10       2.05 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_out (adder_1bit_4)
                                                          0.00       2.05 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_in (adder_1bit_3)
                                                          0.00       2.05 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U6/Y (OAI22X1)
                                                          0.13       2.19 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U7/Y (INVX2)
                                                          0.10       2.29 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_out (adder_1bit_3)
                                                          0.00       2.29 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_in (adder_1bit_2)
                                                          0.00       2.29 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U6/Y (OAI22X1)
                                                          0.13       2.42 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U7/Y (INVX2)
                                                          0.10       2.53 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_out (adder_1bit_2)
                                                          0.00       2.53 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_in (adder_1bit_1)
                                                          0.00       2.53 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U5/Y (OAI22X1)
                                                          0.13       2.66 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U6/Y (INVX2)
                                                          0.13       2.79 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_out (adder_1bit_1)
                                                          0.00       2.79 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/carry_in (adder_1bit_0)
                                                          0.00       2.79 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/U6/Y (XOR2X1)
                                                          0.16       2.95 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/sum (adder_1bit_0)
                                                          0.00       2.95 r
  top_cost_calculator/ADD_BLOCK/AN/sum[7] (adder_nbit_BIT_WIDTH8)
                                                          0.00       2.95 r
  top_cost_calculator/ADD_BLOCK/sum[7] (adder_8bit)       0.00       2.95 r
  top_cost_calculator/U5/Y (AND2X1)                       0.12       3.07 r
  top_cost_calculator/add_reg_reg[7]/D (DFFSR)            0.00       3.07 r
  data arrival time                                                  3.07

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/add_reg_reg[7]/CLK (DFFSR)          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer2State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/layer2State_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[4]/Q (DFFSR)     0.84       0.84 f
  top_network_controller/U443/Y (NAND3X1)                 0.27       1.11 r
  top_network_controller/U495/Y (INVX2)                   0.13       1.25 f
  top_network_controller/U257/Y (NAND3X1)                 0.37       1.61 r
  top_network_controller/U247/Y (NAND2X1)                 0.32       1.94 f
  top_network_controller/U246/Y (NOR2X1)                  0.14       2.08 r
  top_network_controller/U245/Y (NAND3X1)                 0.08       2.16 f
  top_network_controller/U244/Y (OAI22X1)                 0.21       2.37 r
  top_network_controller/U96/Y (NOR2X1)                   0.23       2.60 f
  top_network_controller/U97/Y (INVX1)                    0.19       2.79 r
  top_network_controller/U232/Y (AOI21X1)                 0.14       2.93 f
  top_network_controller/U231/Y (NAND3X1)                 0.12       3.05 r
  top_network_controller/layer2State_reg[2]/D (DFFSR)     0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/layer2State_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U122/Y (INVX1)                   0.17       0.70 r
  top_network_controller/U214/Y (NAND3X1)                 0.11       0.81 f
  top_network_controller/U175/Y (INVX1)                   0.10       0.90 r
  top_network_controller/U215/Y (NAND2X1)                 0.08       0.99 f
  top_network_controller/U217/Y (OAI21X1)                 0.17       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.93 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.05 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       2.00 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       2.00 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer2State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/layer2State_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[4]/Q (DFFSR)     0.84       0.84 f
  top_network_controller/U443/Y (NAND3X1)                 0.27       1.11 r
  top_network_controller/U495/Y (INVX2)                   0.13       1.25 f
  top_network_controller/U257/Y (NAND3X1)                 0.37       1.61 r
  top_network_controller/U247/Y (NAND2X1)                 0.32       1.94 f
  top_network_controller/U246/Y (NOR2X1)                  0.14       2.08 r
  top_network_controller/U245/Y (NAND3X1)                 0.08       2.16 f
  top_network_controller/U244/Y (OAI22X1)                 0.21       2.37 r
  top_network_controller/U96/Y (NOR2X1)                   0.23       2.60 f
  top_network_controller/U97/Y (INVX1)                    0.19       2.79 r
  top_network_controller/U236/Y (AOI21X1)                 0.14       2.93 f
  top_network_controller/U470/Y (NAND3X1)                 0.12       3.05 r
  top_network_controller/layer2State_reg[1]/D (DFFSR)     0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/layer2State_reg[1]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U170/Y (INVX2)                   0.11       2.31 r
  top_network_controller/U7/Y (INVX2)                     0.17       2.48 f
  top_network_controller/U453/Y (NAND2X1)                 0.33       2.82 r
  top_network_controller/U332/Y (AOI22X1)                 0.13       2.94 f
  top_network_controller/U331/Y (OAI21X1)                 0.11       3.06 r
  top_network_controller/input1_reg[2]/D (DFFSR)          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input1_reg[2]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U170/Y (INVX2)                   0.11       2.31 r
  top_network_controller/U7/Y (INVX2)                     0.17       2.48 f
  top_network_controller/U453/Y (NAND2X1)                 0.33       2.82 r
  top_network_controller/U334/Y (AOI22X1)                 0.13       2.94 f
  top_network_controller/U333/Y (OAI21X1)                 0.11       3.06 r
  top_network_controller/input1_reg[1]/D (DFFSR)          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input1_reg[1]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U170/Y (INVX2)                   0.11       2.31 r
  top_network_controller/U7/Y (INVX2)                     0.17       2.48 f
  top_network_controller/U453/Y (NAND2X1)                 0.33       2.82 r
  top_network_controller/U336/Y (AOI22X1)                 0.13       2.94 f
  top_network_controller/U335/Y (OAI21X1)                 0.11       3.06 r
  top_network_controller/input1_reg[0]/D (DFFSR)          0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input1_reg[0]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U145/Y (BUFX2)                   0.22       0.69 r
  top_network_controller/U80/Y (INVX2)                    0.11       0.80 f
  top_network_controller/U177/Y (NOR3X1)                  0.15       0.95 r
  top_network_controller/U131/Y (INVX2)                   0.10       1.05 f
  top_network_controller/U273/Y (OAI21X1)                 0.15       1.20 r
  top_network_controller/U276/Y (NOR3X1)                  0.25       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.93 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.05 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.01 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.01 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.01 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.01 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U168/Y (INVX1)                   0.26       0.73 f
  top_network_controller/U135/Y (NOR3X1)                  0.16       0.89 r
  top_network_controller/U216/Y (NAND3X1)                 0.08       0.97 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.93 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.05 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/layer2State_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.69       0.69 r
  top_network_controller/U496/Y (INVX2)                   0.21       0.91 f
  top_network_controller/U443/Y (NAND3X1)                 0.20       1.11 r
  top_network_controller/U495/Y (INVX2)                   0.13       1.24 f
  top_network_controller/U257/Y (NAND3X1)                 0.37       1.61 r
  top_network_controller/U247/Y (NAND2X1)                 0.32       1.93 f
  top_network_controller/U246/Y (NOR2X1)                  0.14       2.07 r
  top_network_controller/U245/Y (NAND3X1)                 0.08       2.16 f
  top_network_controller/U244/Y (OAI22X1)                 0.21       2.37 r
  top_network_controller/U96/Y (NOR2X1)                   0.23       2.59 f
  top_network_controller/U97/Y (INVX1)                    0.19       2.79 r
  top_network_controller/U232/Y (AOI21X1)                 0.14       2.93 f
  top_network_controller/U231/Y (NAND3X1)                 0.12       3.05 r
  top_network_controller/layer2State_reg[2]/D (DFFSR)     0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/layer2State_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U93/Y (BUFX2)                    0.19       0.65 r
  top_network_controller/U141/Y (NAND2X1)                 0.12       0.78 f
  top_network_controller/U243/Y (NOR2X1)                  0.10       0.87 r
  top_network_controller/U152/Y (NAND2X1)                 0.16       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.21       1.24 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.93 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.05 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.04 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.49       0.49 f
  top_network_controller/U69/Y (BUFX2)                    0.26       0.75 f
  top_network_controller/U5/Y (INVX4)                     0.14       0.89 r
  top_network_controller/U215/Y (NAND2X1)                 0.09       0.98 f
  top_network_controller/U217/Y (OAI21X1)                 0.17       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.93 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.05 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U141/Y (NAND2X1)                 0.13       0.79 f
  top_network_controller/U142/Y (INVX2)                   0.12       0.92 r
  top_network_controller/U126/Y (AND2X2)                  0.17       1.09 r
  top_network_controller/U274/Y (NAND3X1)                 0.09       1.17 f
  top_network_controller/U275/Y (INVX2)                   0.10       1.27 r
  top_network_controller/U276/Y (NOR3X1)                  0.18       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.93 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.05 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.00 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       2.00 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/layer2State_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.69       0.69 r
  top_network_controller/U496/Y (INVX2)                   0.21       0.91 f
  top_network_controller/U443/Y (NAND3X1)                 0.20       1.11 r
  top_network_controller/U495/Y (INVX2)                   0.13       1.24 f
  top_network_controller/U257/Y (NAND3X1)                 0.37       1.61 r
  top_network_controller/U247/Y (NAND2X1)                 0.32       1.93 f
  top_network_controller/U246/Y (NOR2X1)                  0.14       2.07 r
  top_network_controller/U245/Y (NAND3X1)                 0.08       2.16 f
  top_network_controller/U244/Y (OAI22X1)                 0.21       2.37 r
  top_network_controller/U96/Y (NOR2X1)                   0.23       2.59 f
  top_network_controller/U97/Y (INVX1)                    0.19       2.79 r
  top_network_controller/U236/Y (AOI21X1)                 0.14       2.93 f
  top_network_controller/U470/Y (NAND3X1)                 0.12       3.05 r
  top_network_controller/layer2State_reg[1]/D (DFFSR)     0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/layer2State_reg[1]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_cost_calculator/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/add_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/state_reg[0]/CLK (DFFSR)            0.00 #     0.00 r
  top_cost_calculator/state_reg[0]/Q (DFFSR)              0.49       0.49 f
  top_cost_calculator/U34/Y (BUFX2)                       0.27       0.76 f
  top_cost_calculator/U17/Y (AND2X2)                      0.22       0.98 f
  top_cost_calculator/U15/Y (AND2X2)                      0.24       1.21 f
  top_cost_calculator/U65/Y (AND2X2)                      0.26       1.48 f
  top_cost_calculator/ADD_BLOCK/a[3] (adder_8bit)         0.00       1.48 f
  top_cost_calculator/ADD_BLOCK/AN/a[3] (adder_nbit_BIT_WIDTH8)
                                                          0.00       1.48 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/a (adder_1bit_4)
                                                          0.00       1.48 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U4/Y (XOR2X1)
                                                          0.27       1.75 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U6/Y (OAI22X1)
                                                          0.20       1.94 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U7/Y (INVX2)
                                                          0.10       2.05 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_out (adder_1bit_4)
                                                          0.00       2.05 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_in (adder_1bit_3)
                                                          0.00       2.05 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U6/Y (OAI22X1)
                                                          0.13       2.18 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U7/Y (INVX2)
                                                          0.10       2.28 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_out (adder_1bit_3)
                                                          0.00       2.28 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_in (adder_1bit_2)
                                                          0.00       2.28 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U6/Y (OAI22X1)
                                                          0.13       2.42 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U7/Y (INVX2)
                                                          0.10       2.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_out (adder_1bit_2)
                                                          0.00       2.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_in (adder_1bit_1)
                                                          0.00       2.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U5/Y (OAI22X1)
                                                          0.13       2.65 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U6/Y (INVX2)
                                                          0.13       2.78 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_out (adder_1bit_1)
                                                          0.00       2.78 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/carry_in (adder_1bit_0)
                                                          0.00       2.78 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/U6/Y (XOR2X1)
                                                          0.16       2.94 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/sum (adder_1bit_0)
                                                          0.00       2.94 r
  top_cost_calculator/ADD_BLOCK/AN/sum[7] (adder_nbit_BIT_WIDTH8)
                                                          0.00       2.94 r
  top_cost_calculator/ADD_BLOCK/sum[7] (adder_8bit)       0.00       2.94 r
  top_cost_calculator/U5/Y (AND2X1)                       0.12       3.06 r
  top_cost_calculator/add_reg_reg[7]/D (DFFSR)            0.00       3.06 r
  data arrival time                                                  3.06

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/add_reg_reg[7]/CLK (DFFSR)          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.16 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.16 f
  data arrival time                                                  3.16

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U141/Y (NAND2X1)                 0.13       0.79 f
  top_network_controller/U243/Y (NOR2X1)                  0.10       0.89 r
  top_network_controller/U152/Y (NAND2X1)                 0.16       1.05 f
  top_network_controller/U270/Y (AND2X2)                  0.21       1.26 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.52 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.02 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.43 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.61 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.72 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.05 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.01 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.01 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U266/Y (NAND3X1)                 0.09       0.75 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.88 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.01 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.21 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.36 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.55 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.44       0.44 r
  top_network_controller/U69/Y (BUFX2)                    0.25       0.69 r
  top_network_controller/U157/Y (AND2X2)                  0.22       0.91 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.02 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.43 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.61 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.72 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U266/Y (NAND3X1)                 0.09       0.75 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.88 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.01 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.24 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.36 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.55 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.01 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.27 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.42 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.67 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U458/Y (NAND3X1)                 0.24       2.45 r
  top_network_controller/U88/Y (NOR2X1)                   0.43       2.87 f
  top_network_controller/U297/Y (OAI21X1)                 0.16       3.03 r
  top_network_controller/input4_reg[3]/D (DFFSR)          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input4_reg[3]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U458/Y (NAND3X1)                 0.24       2.45 r
  top_network_controller/U88/Y (NOR2X1)                   0.43       2.87 f
  top_network_controller/U299/Y (OAI21X1)                 0.16       3.03 r
  top_network_controller/input4_reg[2]/D (DFFSR)          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input4_reg[2]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U458/Y (NAND3X1)                 0.24       2.45 r
  top_network_controller/U88/Y (NOR2X1)                   0.43       2.87 f
  top_network_controller/U301/Y (OAI21X1)                 0.16       3.03 r
  top_network_controller/input4_reg[1]/D (DFFSR)          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input4_reg[1]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer2State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[3]/Q (DFFSR)     0.80       0.80 f
  top_network_controller/U424/Y (NAND3X1)                 0.28       1.09 r
  top_network_controller/U84/Y (INVX1)                    0.24       1.32 f
  top_network_controller/U348/Y (NAND3X1)                 0.34       1.67 r
  top_network_controller/U345/Y (NAND2X1)                 0.20       1.87 f
  top_network_controller/U344/Y (NOR2X1)                  0.14       2.01 r
  top_network_controller/U451/Y (OAI21X1)                 0.20       2.21 f
  top_network_controller/U458/Y (NAND3X1)                 0.24       2.45 r
  top_network_controller/U88/Y (NOR2X1)                   0.43       2.87 f
  top_network_controller/U303/Y (OAI21X1)                 0.16       3.03 r
  top_network_controller/input4_reg[0]/D (DFFSR)          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input4_reg[0]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[1]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[1]/Q (DFFSR)     0.47       0.47 f
  top_network_controller/U169/Y (BUFX4)                   0.23       0.70 f
  top_network_controller/U68/Y (INVX2)                    0.17       0.87 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.01 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.21 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.49 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.62 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.36 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.55 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.63 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.98 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.98 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U121/Y (INVX2)                   0.12       0.59 f
  top_network_controller/U154/Y (INVX4)                   0.10       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.90 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.02 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.23 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.42 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.61 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.72 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U121/Y (INVX2)                   0.12       0.59 f
  top_network_controller/U154/Y (INVX4)                   0.10       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.90 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.42 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.61 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.72 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U141/Y (NAND2X1)                 0.13       0.79 f
  top_network_controller/U243/Y (NOR2X1)                  0.10       0.89 r
  top_network_controller/U152/Y (NAND2X1)                 0.16       1.05 f
  top_network_controller/U270/Y (AND2X2)                  0.21       1.26 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.52 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.02 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.66 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.92 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U117/Y (INVX1)                   0.16       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.89 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.02 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.23 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.42 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.61 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.72 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U117/Y (INVX1)                   0.16       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.89 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.42 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.61 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.72 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[1]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[1]/Q (DFFSR)     0.47       0.47 f
  top_network_controller/U169/Y (BUFX4)                   0.23       0.70 f
  top_network_controller/U68/Y (INVX2)                    0.17       0.87 r
  top_network_controller/U216/Y (NAND3X1)                 0.09       0.96 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.14 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.44 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.99 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.36 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.55 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.63 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U145/Y (BUFX2)                   0.22       0.69 r
  top_network_controller/U214/Y (NAND3X1)                 0.10       0.79 f
  top_network_controller/U175/Y (INVX1)                   0.10       0.89 r
  top_network_controller/U215/Y (NAND2X1)                 0.08       0.97 f
  top_network_controller/U217/Y (OAI21X1)                 0.17       1.14 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.44 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.99 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.36 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.55 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.63 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.44       0.44 r
  top_network_controller/U69/Y (BUFX2)                    0.25       0.69 r
  top_network_controller/U157/Y (AND2X2)                  0.22       0.91 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.02 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.66 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.92 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U122/Y (INVX1)                   0.17       0.70 r
  top_network_controller/U128/Y (INVX2)                   0.13       0.83 f
  top_network_controller/U177/Y (NOR3X1)                  0.11       0.94 r
  top_network_controller/U131/Y (INVX2)                   0.10       1.04 f
  top_network_controller/U273/Y (OAI21X1)                 0.15       1.19 r
  top_network_controller/U276/Y (NOR3X1)                  0.25       1.44 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.73 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.99 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.36 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.55 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.63 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.49       0.49 f
  top_network_controller/U69/Y (BUFX2)                    0.26       0.75 f
  top_network_controller/U5/Y (INVX4)                     0.14       0.89 r
  top_network_controller/U216/Y (NAND3X1)                 0.09       0.98 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.16 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.46 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.42 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.61 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.72 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       2.00 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       2.00 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/sub_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/sq_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/sub_reg_reg[0]/CLK (DFFSR)          0.00 #     0.00 r
  top_cost_calculator/sub_reg_reg[0]/Q (DFFSR)            0.59       0.59 f
  top_cost_calculator/SQ_BLOCK/a[0] (mult_4bit)           0.00       0.59 f
  top_cost_calculator/SQ_BLOCK/mult_871/a[0] (mult_4bit_DW_mult_uns_1)
                                                          0.00       0.59 f
  top_cost_calculator/SQ_BLOCK/mult_871/U80/Y (AND2X1)
                                                          0.30       0.88 f
  top_cost_calculator/SQ_BLOCK/mult_871/U48/YC (HAX1)     0.39       1.27 f
  top_cost_calculator/SQ_BLOCK/mult_871/U46/YS (FAX1)     0.47       1.74 r
  top_cost_calculator/SQ_BLOCK/mult_871/U29/Y (NOR2X1)
                                                          0.23       1.97 f
  top_cost_calculator/SQ_BLOCK/mult_871/U26/Y (OAI21X1)
                                                          0.26       2.23 r
  top_cost_calculator/SQ_BLOCK/mult_871/U18/Y (AOI21X1)
                                                          0.25       2.48 f
  top_cost_calculator/SQ_BLOCK/mult_871/U12/Y (OAI21X1)
                                                          0.25       2.73 r
  top_cost_calculator/SQ_BLOCK/mult_871/U3/Y (XNOR2X1)
                                                          0.18       2.91 r
  top_cost_calculator/SQ_BLOCK/mult_871/product[6] (mult_4bit_DW_mult_uns_1)
                                                          0.00       2.91 r
  top_cost_calculator/SQ_BLOCK/product[6] (mult_4bit)     0.00       2.91 r
  top_cost_calculator/U62/Y (AND2X2)                      0.14       3.05 r
  top_cost_calculator/sq_reg_reg[4]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/sq_reg_reg[4]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.98 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U121/Y (INVX2)                   0.12       0.65 r
  top_network_controller/U154/Y (INVX4)                   0.10       0.75 f
  top_network_controller/U135/Y (NOR3X1)                  0.13       0.88 r
  top_network_controller/U216/Y (NAND3X1)                 0.08       0.96 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.14 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.44 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.73 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.99 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.36 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.55 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.63 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.92 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.03 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U121/Y (INVX2)                   0.12       0.59 f
  top_network_controller/U154/Y (INVX4)                   0.10       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.90 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.02 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.23 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.44 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.91 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/add_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/state_reg[0]/CLK (DFFSR)            0.00 #     0.00 r
  top_cost_calculator/state_reg[0]/Q (DFFSR)              0.49       0.49 f
  top_cost_calculator/U34/Y (BUFX2)                       0.27       0.76 f
  top_cost_calculator/U17/Y (AND2X2)                      0.22       0.98 f
  top_cost_calculator/U15/Y (AND2X2)                      0.24       1.21 f
  top_cost_calculator/U67/Y (AND2X2)                      0.31       1.52 f
  top_cost_calculator/ADD_BLOCK/a[2] (adder_8bit)         0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/a[2] (adder_nbit_BIT_WIDTH8)
                                                          0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/a (adder_1bit_5)
                                                          0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U2/Y (INVX2)
                                                          0.09       1.61 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U6/Y (AOI22X1)
                                                          0.17       1.79 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/carry_out (adder_1bit_5)
                                                          0.00       1.79 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_in (adder_1bit_4)
                                                          0.00       1.79 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U6/Y (OAI22X1)
                                                          0.14       1.93 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U7/Y (INVX2)
                                                          0.10       2.04 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_out (adder_1bit_4)
                                                          0.00       2.04 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_in (adder_1bit_3)
                                                          0.00       2.04 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U6/Y (OAI22X1)
                                                          0.13       2.17 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U7/Y (INVX2)
                                                          0.10       2.27 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_out (adder_1bit_3)
                                                          0.00       2.27 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_in (adder_1bit_2)
                                                          0.00       2.27 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U6/Y (OAI22X1)
                                                          0.13       2.41 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U7/Y (INVX2)
                                                          0.10       2.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_out (adder_1bit_2)
                                                          0.00       2.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_in (adder_1bit_1)
                                                          0.00       2.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U5/Y (OAI22X1)
                                                          0.13       2.64 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U6/Y (INVX2)
                                                          0.13       2.77 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_out (adder_1bit_1)
                                                          0.00       2.77 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/carry_in (adder_1bit_0)
                                                          0.00       2.77 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/U6/Y (XOR2X1)
                                                          0.16       2.93 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/sum (adder_1bit_0)
                                                          0.00       2.93 r
  top_cost_calculator/ADD_BLOCK/AN/sum[7] (adder_nbit_BIT_WIDTH8)
                                                          0.00       2.93 r
  top_cost_calculator/ADD_BLOCK/sum[7] (adder_8bit)       0.00       2.93 r
  top_cost_calculator/U5/Y (AND2X1)                       0.12       3.05 r
  top_cost_calculator/add_reg_reg[7]/D (DFFSR)            0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/add_reg_reg[7]/CLK (DFFSR)          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer2State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/input4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer2State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer2State_reg[0]/Q (DFFSR)     0.83       0.83 f
  top_network_controller/U492/Y (INVX2)                   0.37       1.20 r
  top_network_controller/U348/Y (NAND3X1)                 0.21       1.41 f
  top_network_controller/U345/Y (NAND2X1)                 0.35       1.75 r
  top_network_controller/U344/Y (NOR2X1)                  0.19       1.94 f
  top_network_controller/U451/Y (OAI21X1)                 0.23       2.17 r
  top_network_controller/U78/Y (NAND2X1)                  0.26       2.43 f
  top_network_controller/U83/Y (INVX4)                    0.23       2.66 r
  top_network_controller/U149/Y (NAND2X1)                 0.08       2.74 f
  top_network_controller/U150/Y (AND2X2)                  0.20       2.94 f
  top_network_controller/U303/Y (OAI21X1)                 0.08       3.02 r
  top_network_controller/input4_reg[0]/D (DFFSR)          0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/input4_reg[0]/CLK (DFFSR)        0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U121/Y (INVX2)                   0.12       0.59 f
  top_network_controller/U154/Y (INVX4)                   0.10       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.90 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.76 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.45 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.79 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.91 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/sub_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/sq_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/sub_reg_reg[2]/CLK (DFFSR)          0.00 #     0.00 r
  top_cost_calculator/sub_reg_reg[2]/Q (DFFSR)            0.62       0.62 f
  top_cost_calculator/SQ_BLOCK/b[2] (mult_4bit)           0.00       0.62 f
  top_cost_calculator/SQ_BLOCK/mult_871/b[2] (mult_4bit_DW_mult_uns_1)
                                                          0.00       0.62 f
  top_cost_calculator/SQ_BLOCK/mult_871/U81/Y (INVX1)     0.25       0.87 r
  top_cost_calculator/SQ_BLOCK/mult_871/U54/Y (NOR2X1)
                                                          0.21       1.08 f
  top_cost_calculator/SQ_BLOCK/mult_871/U45/YS (HAX1)     0.43       1.51 f
  top_cost_calculator/SQ_BLOCK/mult_871/U44/YS (FAX1)     0.47       1.98 r
  top_cost_calculator/SQ_BLOCK/mult_871/U83/Y (OR2X1)     0.30       2.27 r
  top_cost_calculator/SQ_BLOCK/mult_871/U18/Y (AOI21X1)
                                                          0.21       2.48 f
  top_cost_calculator/SQ_BLOCK/mult_871/U12/Y (OAI21X1)
                                                          0.25       2.73 r
  top_cost_calculator/SQ_BLOCK/mult_871/U3/Y (XNOR2X1)
                                                          0.18       2.91 r
  top_cost_calculator/SQ_BLOCK/mult_871/product[6] (mult_4bit_DW_mult_uns_1)
                                                          0.00       2.91 r
  top_cost_calculator/SQ_BLOCK/product[6] (mult_4bit)     0.00       2.91 r
  top_cost_calculator/U62/Y (AND2X2)                      0.14       3.05 r
  top_cost_calculator/sq_reg_reg[4]/D (DFFSR)             0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/sq_reg_reg[4]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.15 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.94 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/add_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/state_reg[1]/CLK (DFFSR)            0.00 #     0.00 r
  top_cost_calculator/state_reg[1]/Q (DFFSR)              0.45       0.45 f
  top_cost_calculator/U4/Y (BUFX2)                        0.27       0.72 f
  top_cost_calculator/U17/Y (AND2X2)                      0.24       0.96 f
  top_cost_calculator/U15/Y (AND2X2)                      0.24       1.20 f
  top_cost_calculator/U65/Y (AND2X2)                      0.26       1.46 f
  top_cost_calculator/ADD_BLOCK/a[3] (adder_8bit)         0.00       1.46 f
  top_cost_calculator/ADD_BLOCK/AN/a[3] (adder_nbit_BIT_WIDTH8)
                                                          0.00       1.46 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/a (adder_1bit_4)
                                                          0.00       1.46 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U4/Y (XOR2X1)
                                                          0.27       1.73 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U6/Y (OAI22X1)
                                                          0.20       1.93 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U7/Y (INVX2)
                                                          0.10       2.03 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_out (adder_1bit_4)
                                                          0.00       2.03 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_in (adder_1bit_3)
                                                          0.00       2.03 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U6/Y (OAI22X1)
                                                          0.13       2.17 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U7/Y (INVX2)
                                                          0.10       2.27 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_out (adder_1bit_3)
                                                          0.00       2.27 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_in (adder_1bit_2)
                                                          0.00       2.27 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U6/Y (OAI22X1)
                                                          0.13       2.41 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U7/Y (INVX2)
                                                          0.10       2.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_out (adder_1bit_2)
                                                          0.00       2.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_in (adder_1bit_1)
                                                          0.00       2.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U5/Y (OAI22X1)
                                                          0.13       2.64 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U6/Y (INVX2)
                                                          0.13       2.77 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_out (adder_1bit_1)
                                                          0.00       2.77 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/carry_in (adder_1bit_0)
                                                          0.00       2.77 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/U6/Y (XOR2X1)
                                                          0.16       2.93 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/sum (adder_1bit_0)
                                                          0.00       2.93 r
  top_cost_calculator/ADD_BLOCK/AN/sum[7] (adder_nbit_BIT_WIDTH8)
                                                          0.00       2.93 r
  top_cost_calculator/ADD_BLOCK/sum[7] (adder_8bit)       0.00       2.93 r
  top_cost_calculator/U5/Y (AND2X1)                       0.12       3.05 r
  top_cost_calculator/add_reg_reg[7]/D (DFFSR)            0.00       3.05 r
  data arrival time                                                  3.05

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/add_reg_reg[7]/CLK (DFFSR)          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U117/Y (INVX1)                   0.16       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.89 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.02 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.23 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.91 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U117/Y (INVX1)                   0.16       0.69 r
  top_network_controller/U214/Y (NAND3X1)                 0.10       0.79 f
  top_network_controller/U175/Y (INVX1)                   0.10       0.89 r
  top_network_controller/U215/Y (NAND2X1)                 0.08       0.97 f
  top_network_controller/U217/Y (OAI21X1)                 0.17       1.14 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.44 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.73 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.99 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.35 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.54 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.63 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U122/Y (INVX1)                   0.17       0.70 r
  top_network_controller/U214/Y (NAND3X1)                 0.11       0.81 f
  top_network_controller/U175/Y (INVX1)                   0.10       0.90 r
  top_network_controller/U215/Y (NAND2X1)                 0.08       0.99 f
  top_network_controller/U217/Y (OAI21X1)                 0.17       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.42 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.60 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.71 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.04 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U117/Y (INVX1)                   0.16       0.69 r
  top_network_controller/U266/Y (NAND3X1)                 0.08       0.77 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.89 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.25 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.43 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.51 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.91 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.00 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.26 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.59 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.59 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/topState_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/neuronCounter/rollover_flag_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/topState_reg[2]/CLK (DFFSR)      0.00 #     0.00 r
  top_network_controller/topState_reg[2]/Q (DFFSR)        0.49       0.49 f
  top_network_controller/U110/Y (INVX2)                   0.15       0.64 r
  top_network_controller/U79/Y (AND2X2)                   0.23       0.87 r
  top_network_controller/U98/Y (AND2X2)                   0.21       1.08 r
  top_network_controller/U6/Y (INVX4)                     0.33       1.41 f
  top_network_controller/U75/Y (INVX2)                    0.24       1.65 r
  top_network_controller/neuronCounter/rollover_val[1] (flex_counter_NUM_CNT_BITS4_5)
                                                          0.00       1.65 r
  top_network_controller/neuronCounter/U7/Y (INVX2)       0.08       1.73 f
  top_network_controller/neuronCounter/U9/Y (AND2X2)      0.24       1.97 f
  top_network_controller/neuronCounter/U15/Y (NAND2X1)
                                                          0.23       2.19 r
  top_network_controller/neuronCounter/U17/Y (NOR2X1)     0.27       2.46 f
  top_network_controller/neuronCounter/U22/Y (AOI21X1)
                                                          0.18       2.64 r
  top_network_controller/neuronCounter/U12/Y (XNOR2X1)
                                                          0.19       2.83 r
  top_network_controller/neuronCounter/U23/Y (NAND2X1)
                                                          0.09       2.92 f
  top_network_controller/neuronCounter/U18/Y (OAI22X1)
                                                          0.10       3.02 r
  top_network_controller/neuronCounter/rollover_flag_reg/D (DFFSR)
                                                          0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/neuronCounter/rollover_flag_reg/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U168/Y (INVX1)                   0.23       0.75 r
  top_network_controller/U135/Y (NOR3X1)                  0.33       1.08 f
  top_network_controller/U216/Y (NAND3X1)                 0.26       1.34 r
  top_network_controller/U217/Y (OAI21X1)                 0.15       1.48 f
  top_network_controller/U276/Y (NOR3X1)                  0.16       1.64 r
  top_network_controller/U277/Y (NAND2X1)                 0.13       1.77 f
  top_network_controller/U368/Y (OAI21X1)                 0.13       1.90 r
  top_network_controller/U172/Y (BUFX4)                   0.25       2.15 r
  top_network_controller/U182/Y (AND2X2)                  0.20       2.35 r
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.35 r
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.21       2.56 f
  top_network_controller/flashCounter/U16/Y (INVX1)       0.18       2.74 r
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.18       2.93 f
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.12       3.04 r
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.11       3.15 f
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       2.00 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.49       0.49 f
  top_network_controller/U69/Y (BUFX2)                    0.26       0.75 f
  top_network_controller/U5/Y (INVX4)                     0.14       0.89 r
  top_network_controller/U216/Y (NAND3X1)                 0.09       0.98 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.16 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.46 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.29 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.29 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.38 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.57 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.91 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       2.00 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.66 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U168/Y (INVX1)                   0.26       0.73 f
  top_network_controller/U135/Y (NOR3X1)                  0.16       0.89 r
  top_network_controller/U115/Y (INVX1)                   0.11       1.00 f
  top_network_controller/U139/Y (AND2X2)                  0.20       1.20 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.41 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.48 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.61 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.73 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.99 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.26 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.26 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.35 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.54 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.62 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U93/Y (BUFX2)                    0.19       0.65 r
  top_network_controller/U141/Y (NAND2X1)                 0.12       0.78 f
  top_network_controller/U142/Y (INVX2)                   0.12       0.90 r
  top_network_controller/U126/Y (AND2X2)                  0.17       1.07 r
  top_network_controller/U274/Y (NAND3X1)                 0.09       1.16 f
  top_network_controller/U275/Y (INVX2)                   0.10       1.26 r
  top_network_controller/U276/Y (NOR3X1)                  0.18       1.43 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.64 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.73 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.99 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.26 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.26 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.35 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.54 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.62 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U145/Y (BUFX2)                   0.22       0.69 r
  top_network_controller/U80/Y (INVX2)                    0.11       0.80 f
  top_network_controller/U177/Y (NOR3X1)                  0.15       0.95 r
  top_network_controller/U131/Y (INVX2)                   0.10       1.05 f
  top_network_controller/U273/Y (OAI21X1)                 0.15       1.20 r
  top_network_controller/U276/Y (NOR3X1)                  0.25       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.41 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.60 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.71 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.41 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/sub_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/sq_reg_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/sub_reg_reg[2]/CLK (DFFSR)          0.00 #     0.00 r
  top_cost_calculator/sub_reg_reg[2]/Q (DFFSR)            0.62       0.62 f
  top_cost_calculator/SQ_BLOCK/b[2] (mult_4bit)           0.00       0.62 f
  top_cost_calculator/SQ_BLOCK/mult_871/b[2] (mult_4bit_DW_mult_uns_1)
                                                          0.00       0.62 f
  top_cost_calculator/SQ_BLOCK/mult_871/U81/Y (INVX1)     0.25       0.87 r
  top_cost_calculator/SQ_BLOCK/mult_871/U58/Y (NOR2X1)
                                                          0.38       1.25 f
  top_cost_calculator/SQ_BLOCK/mult_871/U46/YS (FAX1)     0.49       1.73 r
  top_cost_calculator/SQ_BLOCK/mult_871/U29/Y (NOR2X1)
                                                          0.23       1.96 f
  top_cost_calculator/SQ_BLOCK/mult_871/U26/Y (OAI21X1)
                                                          0.26       2.23 r
  top_cost_calculator/SQ_BLOCK/mult_871/U18/Y (AOI21X1)
                                                          0.25       2.48 f
  top_cost_calculator/SQ_BLOCK/mult_871/U12/Y (OAI21X1)
                                                          0.25       2.73 r
  top_cost_calculator/SQ_BLOCK/mult_871/U3/Y (XNOR2X1)
                                                          0.18       2.90 r
  top_cost_calculator/SQ_BLOCK/mult_871/product[6] (mult_4bit_DW_mult_uns_1)
                                                          0.00       2.90 r
  top_cost_calculator/SQ_BLOCK/product[6] (mult_4bit)     0.00       2.90 r
  top_cost_calculator/U62/Y (AND2X2)                      0.14       3.04 r
  top_cost_calculator/sq_reg_reg[4]/D (DFFSR)             0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/sq_reg_reg[4]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U168/Y (INVX1)                   0.26       0.73 f
  top_network_controller/U135/Y (NOR3X1)                  0.16       0.89 r
  top_network_controller/U216/Y (NAND3X1)                 0.08       0.97 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.41 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.60 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.71 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U141/Y (NAND2X1)                 0.13       0.79 f
  top_network_controller/U142/Y (INVX2)                   0.12       0.92 r
  top_network_controller/U258/Y (NAND3X1)                 0.19       1.10 f
  top_network_controller/U109/Y (AND2X1)                  0.21       1.31 f
  top_network_controller/U91/Y (AND2X2)                   0.19       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.11       1.61 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.73 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.98 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.26 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.26 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.35 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.54 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.62 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.49       0.49 f
  top_network_controller/U69/Y (BUFX2)                    0.26       0.75 f
  top_network_controller/U5/Y (INVX4)                     0.14       0.89 r
  top_network_controller/U126/Y (AND2X2)                  0.18       1.07 r
  top_network_controller/U274/Y (NAND3X1)                 0.09       1.15 f
  top_network_controller/U275/Y (INVX2)                   0.10       1.26 r
  top_network_controller/U276/Y (NOR3X1)                  0.18       1.43 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.73 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.98 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.26 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.26 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.35 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.42 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.54 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.62 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.76 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       2.01 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 r
  top_digit_decode/U155/Y (NOR2X1)                        0.18       3.14 f
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U93/Y (BUFX2)                    0.19       0.65 r
  top_network_controller/U141/Y (NAND2X1)                 0.12       0.78 f
  top_network_controller/U243/Y (NOR2X1)                  0.10       0.87 r
  top_network_controller/U152/Y (NAND2X1)                 0.16       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.21       1.24 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.41 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.60 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.71 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.93 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.20       0.92 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.08 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       2.00 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U122/Y (INVX1)                   0.17       0.70 r
  top_network_controller/U214/Y (NAND3X1)                 0.11       0.81 f
  top_network_controller/U175/Y (INVX1)                   0.10       0.90 r
  top_network_controller/U215/Y (NAND2X1)                 0.08       0.99 f
  top_network_controller/U217/Y (OAI21X1)                 0.17       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.65 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.91 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.98 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.21 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U93/Y (BUFX2)                    0.18       0.71 f
  top_network_controller/U141/Y (NAND2X1)                 0.16       0.87 r
  top_network_controller/U142/Y (INVX2)                   0.13       0.99 f
  top_network_controller/U126/Y (AND2X2)                  0.24       1.24 f
  top_network_controller/U274/Y (NAND3X1)                 0.18       1.41 r
  top_network_controller/U275/Y (INVX2)                   0.11       1.52 f
  top_network_controller/U276/Y (NOR3X1)                  0.12       1.64 r
  top_network_controller/U277/Y (NAND2X1)                 0.13       1.76 f
  top_network_controller/U368/Y (OAI21X1)                 0.13       1.89 r
  top_network_controller/U172/Y (BUFX4)                   0.25       2.15 r
  top_network_controller/U182/Y (AND2X2)                  0.20       2.35 r
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.35 r
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.21       2.56 f
  top_network_controller/flashCounter/U16/Y (INVX1)       0.18       2.74 r
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.18       2.92 f
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.12       3.04 r
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.11       3.15 f
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.15 f
  data arrival time                                                  3.15

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.10       0.64 r
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.10       0.74 f
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.14       0.89 r
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.13       1.01 f
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.17 r
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.12       1.29 f
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.14       1.43 r
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 r
  top_digit_decode/U29/Y (NAND2X1)                        0.11       1.54 f
  top_digit_decode/U84/Y (NAND2X1)                        0.13       1.67 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.10       0.64 r
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.10       0.74 f
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.14       0.89 r
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.13       1.01 f
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.17 r
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.12       1.29 f
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.14       1.43 r
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 r
  top_digit_decode/U29/Y (NAND2X1)                        0.11       1.54 f
  top_digit_decode/U84/Y (NAND2X1)                        0.13       1.67 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.60 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[0]/Q (DFFSR)     0.49       0.49 f
  top_network_controller/U69/Y (BUFX2)                    0.26       0.75 f
  top_network_controller/U5/Y (INVX4)                     0.14       0.89 r
  top_network_controller/U215/Y (NAND2X1)                 0.09       0.98 f
  top_network_controller/U217/Y (OAI21X1)                 0.17       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.41 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.60 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.71 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.97 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U81/Y (MUX2X1)                         0.28       1.97 f
  top_digit_decode/U135/Y (XOR2X1)                        0.23       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[4]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[4]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U122/Y (INVX1)                   0.17       0.70 r
  top_network_controller/U214/Y (NAND3X1)                 0.11       0.81 f
  top_network_controller/U86/Y (INVX2)                    0.14       0.94 r
  top_network_controller/U264/Y (NAND2X1)                 0.18       1.13 f
  top_network_controller/U271/Y (NAND3X1)                 0.27       1.40 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.48 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.61 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.72 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.98 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.26 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.26 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.35 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.41 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.54 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.62 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.75 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U141/Y (NAND2X1)                 0.13       0.79 f
  top_network_controller/U142/Y (INVX2)                   0.12       0.92 r
  top_network_controller/U126/Y (AND2X2)                  0.17       1.09 r
  top_network_controller/U274/Y (NAND3X1)                 0.09       1.17 f
  top_network_controller/U275/Y (INVX2)                   0.10       1.27 r
  top_network_controller/U276/Y (NOR3X1)                  0.18       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.41 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.60 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.71 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.59 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       2.00 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 r
  top_digit_decode/U155/Y (NOR2X1)                        0.18       3.14 f
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.59 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.98 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.59 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.98 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.22 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.44       0.44 r
  top_digit_decode/U140/Y (INVX2)                         0.07       0.52 f
  top_digit_decode/U11/Y (INVX2)                          0.16       0.67 r
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.67 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.10       0.77 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.06 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.20 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.41 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.41 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.68 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.44       0.44 r
  top_digit_decode/U140/Y (INVX2)                         0.07       0.52 f
  top_digit_decode/U11/Y (INVX2)                          0.16       0.67 r
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.67 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.10       0.77 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.06 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.20 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.41 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.41 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.68 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[1]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[1]/Q (DFFSR)     0.42       0.42 r
  top_network_controller/U169/Y (BUFX4)                   0.23       0.65 r
  top_network_controller/U157/Y (AND2X2)                  0.22       0.87 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.00 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.22 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.40 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.48 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.61 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.72 f
  top_network_controller/U172/Y (BUFX4)                   0.26       1.98 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.26 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.26 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.35 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.41 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.54 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.62 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.75 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.15       2.91 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.45 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.45 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.61 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.96 r
  top_digit_decode/U155/Y (NOR2X1)                        0.18       3.14 f
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.24 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.69 r
  top_digit_decode/U23/Y (MUX2X1)                         0.30       1.99 r
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U145/Y (BUFX2)                   0.22       0.69 r
  top_network_controller/U80/Y (INVX2)                    0.11       0.80 f
  top_network_controller/U177/Y (NOR3X1)                  0.15       0.95 r
  top_network_controller/U131/Y (INVX2)                   0.10       1.05 f
  top_network_controller/U273/Y (OAI21X1)                 0.15       1.20 r
  top_network_controller/U276/Y (NOR3X1)                  0.25       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.66 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.01 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.44 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.90 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.02 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.10       0.64 r
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.10       0.74 f
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.14       0.89 r
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.13       1.01 f
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.17 r
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.12       1.29 f
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.14       1.43 r
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 r
  top_digit_decode/U29/Y (NAND2X1)                        0.11       1.54 f
  top_digit_decode/U38/Y (NAND2X1)                        0.13       1.67 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       1.98 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.10       0.64 r
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.10       0.74 f
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.14       0.89 r
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.13       1.01 f
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.17 r
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.12       1.29 f
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.14       1.43 r
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 r
  top_digit_decode/U29/Y (NAND2X1)                        0.11       1.54 f
  top_digit_decode/U38/Y (NAND2X1)                        0.13       1.67 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       1.98 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/add_reg_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/state_reg[0]/CLK (DFFSR)            0.00 #     0.00 r
  top_cost_calculator/state_reg[0]/Q (DFFSR)              0.49       0.49 f
  top_cost_calculator/U34/Y (BUFX2)                       0.27       0.76 f
  top_cost_calculator/U17/Y (AND2X2)                      0.22       0.98 f
  top_cost_calculator/U15/Y (AND2X2)                      0.24       1.21 f
  top_cost_calculator/U67/Y (AND2X2)                      0.31       1.52 f
  top_cost_calculator/ADD_BLOCK/a[2] (adder_8bit)         0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/a[2] (adder_nbit_BIT_WIDTH8)
                                                          0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/a (adder_1bit_5)
                                                          0.00       1.52 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U5/Y (NAND2X1)
                                                          0.16       1.68 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U6/Y (AOI22X1)
                                                          0.14       1.82 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/carry_out (adder_1bit_5)
                                                          0.00       1.82 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_in (adder_1bit_4)
                                                          0.00       1.82 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U6/Y (OAI22X1)
                                                          0.14       1.96 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U7/Y (INVX2)
                                                          0.10       2.06 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_out (adder_1bit_4)
                                                          0.00       2.06 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_in (adder_1bit_3)
                                                          0.00       2.06 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U6/Y (OAI22X1)
                                                          0.13       2.20 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U7/Y (INVX2)
                                                          0.10       2.30 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_out (adder_1bit_3)
                                                          0.00       2.30 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_in (adder_1bit_2)
                                                          0.00       2.30 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U6/Y (OAI22X1)
                                                          0.13       2.44 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U7/Y (INVX2)
                                                          0.10       2.54 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_out (adder_1bit_2)
                                                          0.00       2.54 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_in (adder_1bit_1)
                                                          0.00       2.54 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U2/Y (BUFX2)
                                                          0.20       2.74 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U7/Y (XOR2X1)
                                                          0.16       2.90 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/sum (adder_1bit_1)
                                                          0.00       2.90 r
  top_cost_calculator/ADD_BLOCK/AN/sum[6] (adder_nbit_BIT_WIDTH8)
                                                          0.00       2.90 r
  top_cost_calculator/ADD_BLOCK/sum[6] (adder_8bit)       0.00       2.90 r
  top_cost_calculator/U77/Y (AND2X2)                      0.14       3.04 r
  top_cost_calculator/add_reg_reg[6]/D (DFFSR)            0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/add_reg_reg[6]/CLK (DFFSR)          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.18       0.91 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.24 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.43 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.60 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.70 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.49       0.49 f
  top_digit_decode/U140/Y (INVX2)                         0.08       0.57 r
  top_digit_decode/U11/Y (INVX2)                          0.18       0.75 f
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.75 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.16       0.90 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.05 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.41 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.41 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.68 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.49       0.49 f
  top_digit_decode/U140/Y (INVX2)                         0.08       0.57 r
  top_digit_decode/U11/Y (INVX2)                          0.18       0.75 f
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.75 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.16       0.90 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.05 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.22 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.41 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.41 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.68 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.02 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.93 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.14 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/flashAddressCounter/count_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashAddressCounter/count_out_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/flashAddressCounter/count_out_reg[0]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/flashAddressCounter/count_out_reg[0]/Q (DFFSR)
                                                          0.69       0.69 f
  top_network_controller/flashAddressCounter/add_590/A[0] (flex_counter_NUM_CNT_BITS9_DW01_inc_0)
                                                          0.00       0.69 f
  top_network_controller/flashAddressCounter/add_590/U1_1_1/YC (HAX1)
                                                          0.34       1.03 f
  top_network_controller/flashAddressCounter/add_590/U1_1_2/YC (HAX1)
                                                          0.27       1.31 f
  top_network_controller/flashAddressCounter/add_590/U1_1_3/YC (HAX1)
                                                          0.27       1.58 f
  top_network_controller/flashAddressCounter/add_590/U1_1_4/YC (HAX1)
                                                          0.27       1.85 f
  top_network_controller/flashAddressCounter/add_590/U1_1_5/YC (HAX1)
                                                          0.27       2.12 f
  top_network_controller/flashAddressCounter/add_590/U1_1_6/YC (HAX1)
                                                          0.27       2.39 f
  top_network_controller/flashAddressCounter/add_590/U1_1_7/YC (HAX1)
                                                          0.31       2.70 f
  top_network_controller/flashAddressCounter/add_590/U2/Y (XOR2X1)
                                                          0.16       2.86 r
  top_network_controller/flashAddressCounter/add_590/SUM[8] (flex_counter_NUM_CNT_BITS9_DW01_inc_0)
                                                          0.00       2.86 r
  top_network_controller/flashAddressCounter/U26/Y (NAND2X1)
                                                          0.07       2.93 f
  top_network_controller/flashAddressCounter/U15/Y (NAND2X1)
                                                          0.11       3.04 r
  top_network_controller/flashAddressCounter/count_out_reg[8]/D (DFFSR)
                                                          0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashAddressCounter/count_out_reg[8]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[2]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[2]/Q (DFFSR)           0.49       0.49 f
  top_digit_decode/U179/Y (INVX2)                         0.11       0.60 r
  top_digit_decode/U180/Y (INVX4)                         0.14       0.74 f
  top_digit_decode/COMPARATOR/a[2] (comparator_1)         0.00       0.74 f
  top_digit_decode/COMPARATOR/U19/Y (XNOR2X1)             0.18       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.16       1.07 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.21 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.42 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.59 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.69 f
  top_digit_decode/U35/Y (MUX2X1)                         0.30       1.99 f
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.25 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.49       0.49 f
  top_digit_decode/U140/Y (INVX2)                         0.08       0.57 r
  top_digit_decode/U11/Y (INVX2)                          0.18       0.75 f
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.75 f
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.15       0.89 r
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.13       1.02 f
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.17 r
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.12       1.29 f
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.13       1.42 r
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 r
  top_digit_decode/U29/Y (NAND2X1)                        0.11       1.53 f
  top_digit_decode/U84/Y (NAND2X1)                        0.13       1.67 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.49       0.49 f
  top_digit_decode/U140/Y (INVX2)                         0.08       0.57 r
  top_digit_decode/U11/Y (INVX2)                          0.18       0.75 f
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.75 f
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.15       0.89 r
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.13       1.02 f
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.17 r
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.12       1.29 f
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.13       1.42 r
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.42 r
  top_digit_decode/U29/Y (NAND2X1)                        0.11       1.53 f
  top_digit_decode/U84/Y (NAND2X1)                        0.13       1.67 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.54       0.54 f
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.17       0.71 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.79 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.18       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.13 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.13 f
  data arrival time                                                  3.13

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[1]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[1]/Q (DFFSR)               0.48       0.48 r
  top_digit_decode/COMPARATOR/b[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U22/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U21/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.09 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.23 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.44 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.44 f
  top_digit_decode/U110/Y (NAND2X1)                       0.17       1.61 r
  top_digit_decode/U26/Y (NAND2X1)                        0.10       1.71 f
  top_digit_decode/U23/Y (MUX2X1)                         0.28       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.13 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.13 f
  data arrival time                                                  3.13

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U168/Y (INVX1)                   0.26       0.73 f
  top_network_controller/U135/Y (NOR3X1)                  0.16       0.89 r
  top_network_controller/U216/Y (NAND3X1)                 0.08       0.97 f
  top_network_controller/U217/Y (OAI21X1)                 0.18       1.15 r
  top_network_controller/U276/Y (NOR3X1)                  0.30       1.45 f
  top_network_controller/U277/Y (NAND2X1)                 0.20       1.65 r
  top_network_controller/U368/Y (OAI21X1)                 0.09       1.75 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.78 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.90 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.02 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.48       0.48 r
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.48 r
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.11       0.58 f
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.14       0.72 r
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.08       0.80 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.14       0.94 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.09 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.26 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.26 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.51 f
  top_digit_decode/U38/Y (NAND2X1)                        0.19       1.71 r
  top_digit_decode/U35/Y (MUX2X1)                         0.31       2.02 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.28 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.43 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.68 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.95 r
  top_digit_decode/U155/Y (NOR2X1)                        0.18       3.14 f
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.14 f
  data arrival time                                                  3.14

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_cost_calculator/add_reg_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_cost_calculator/state_reg[1]/CLK (DFFSR)            0.00 #     0.00 r
  top_cost_calculator/state_reg[1]/Q (DFFSR)              0.45       0.45 f
  top_cost_calculator/U4/Y (BUFX2)                        0.27       0.72 f
  top_cost_calculator/U17/Y (AND2X2)                      0.24       0.96 f
  top_cost_calculator/U15/Y (AND2X2)                      0.24       1.20 f
  top_cost_calculator/U67/Y (AND2X2)                      0.31       1.51 f
  top_cost_calculator/ADD_BLOCK/a[2] (adder_8bit)         0.00       1.51 f
  top_cost_calculator/ADD_BLOCK/AN/a[2] (adder_nbit_BIT_WIDTH8)
                                                          0.00       1.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/a (adder_1bit_5)
                                                          0.00       1.51 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U2/Y (INVX2)
                                                          0.09       1.60 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/U6/Y (AOI22X1)
                                                          0.17       1.78 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[2].IX/carry_out (adder_1bit_5)
                                                          0.00       1.78 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_in (adder_1bit_4)
                                                          0.00       1.78 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U6/Y (OAI22X1)
                                                          0.14       1.92 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/U7/Y (INVX2)
                                                          0.10       2.02 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[3].IX/carry_out (adder_1bit_4)
                                                          0.00       2.02 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_in (adder_1bit_3)
                                                          0.00       2.02 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U6/Y (OAI22X1)
                                                          0.13       2.16 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/U7/Y (INVX2)
                                                          0.10       2.26 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[4].IX/carry_out (adder_1bit_3)
                                                          0.00       2.26 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_in (adder_1bit_2)
                                                          0.00       2.26 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U6/Y (OAI22X1)
                                                          0.13       2.40 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/U7/Y (INVX2)
                                                          0.10       2.50 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[5].IX/carry_out (adder_1bit_2)
                                                          0.00       2.50 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_in (adder_1bit_1)
                                                          0.00       2.50 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U5/Y (OAI22X1)
                                                          0.13       2.63 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/U6/Y (INVX2)
                                                          0.13       2.76 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[6].IX/carry_out (adder_1bit_1)
                                                          0.00       2.76 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/carry_in (adder_1bit_0)
                                                          0.00       2.76 f
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/U6/Y (XOR2X1)
                                                          0.16       2.92 r
  top_cost_calculator/ADD_BLOCK/AN/genblk1[7].IX/sum (adder_1bit_0)
                                                          0.00       2.92 r
  top_cost_calculator/ADD_BLOCK/AN/sum[7] (adder_nbit_BIT_WIDTH8)
                                                          0.00       2.92 r
  top_cost_calculator/ADD_BLOCK/sum[7] (adder_8bit)       0.00       2.92 r
  top_cost_calculator/U5/Y (AND2X1)                       0.12       3.04 r
  top_cost_calculator/add_reg_reg[7]/D (DFFSR)            0.00       3.04 r
  data arrival time                                                  3.04

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_cost_calculator/add_reg_reg[7]/CLK (DFFSR)          0.00       3.29 r
  library setup time                                     -0.21       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U266/Y (NAND3X1)                 0.09       0.75 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.88 r
  top_network_controller/U268/Y (NAND3X1)                 0.13       1.01 f
  top_network_controller/U139/Y (AND2X2)                  0.21       1.21 f
  top_network_controller/U271/Y (NAND3X1)                 0.21       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.41 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.59 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.70 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.90 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.44       0.44 r
  top_digit_decode/U140/Y (INVX2)                         0.07       0.52 f
  top_digit_decode/U11/Y (INVX2)                          0.16       0.67 r
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.67 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.10       0.77 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.06 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.20 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.41 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.41 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.68 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       1.98 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.44       0.44 r
  top_digit_decode/U140/Y (INVX2)                         0.07       0.52 f
  top_digit_decode/U11/Y (INVX2)                          0.16       0.67 r
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.67 r
  top_digit_decode/COMPARATOR/U20/Y (NAND2X1)             0.10       0.77 f
  top_digit_decode/COMPARATOR/U24/Y (OAI21X1)             0.14       0.91 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.15       1.06 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.20 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.41 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.41 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U38/Y (NAND2X1)                        0.10       1.68 f
  top_digit_decode/U35/Y (MUX2X1)                         0.31       1.98 r
  top_digit_decode/U139/Y (XOR2X1)                        0.26       2.24 f
  top_digit_decode/U99/Y (NAND3X1)                        0.15       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.42       0.42 r
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.67 r
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.67 r
  top_digit_decode/COMPARATOR/U7/Y (INVX1)                0.16       0.83 f
  top_digit_decode/COMPARATOR/U8/Y (INVX1)                0.12       0.95 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.11       1.06 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.19 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.40 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.40 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.67 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.96 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.42       0.42 r
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.67 r
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.67 r
  top_digit_decode/COMPARATOR/U7/Y (INVX1)                0.16       0.83 f
  top_digit_decode/COMPARATOR/U8/Y (INVX1)                0.12       0.95 r
  top_digit_decode/COMPARATOR/U26/Y (AOI22X1)             0.11       1.06 f
  top_digit_decode/COMPARATOR/U16/Y (OAI21X1)             0.14       1.19 r
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.21       1.40 f
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.40 f
  top_digit_decode/U29/Y (NAND2X1)                        0.17       1.57 r
  top_digit_decode/U84/Y (NAND2X1)                        0.10       1.67 f
  top_digit_decode/U81/Y (MUX2X1)                         0.29       1.96 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[2]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[2]/Q (DFFSR)     0.47       0.47 r
  top_network_controller/U93/Y (BUFX2)                    0.19       0.65 r
  top_network_controller/U141/Y (NAND2X1)                 0.12       0.78 f
  top_network_controller/U243/Y (NOR2X1)                  0.10       0.87 r
  top_network_controller/U152/Y (NAND2X1)                 0.16       1.03 f
  top_network_controller/U270/Y (AND2X2)                  0.21       1.24 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.28 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.28 f
  top_network_controller/flashCounter/U32/Y (INVX2)       0.09       2.37 r
  top_network_controller/flashCounter/U22/Y (NAND2X1)     0.07       2.43 f
  top_network_controller/flashCounter/U23/Y (NAND2X1)     0.12       2.56 r
  top_network_controller/flashCounter/U35/Y (INVX2)       0.08       2.64 f
  top_network_controller/flashCounter/U18/Y (NAND2X1)     0.13       2.77 r
  top_network_controller/flashCounter/U31/Y (INVX1)       0.13       2.90 f
  top_network_controller/flashCounter/U38/Y (MUX2X1)      0.12       3.02 r
  top_network_controller/flashCounter/count_out_reg[2]/D (DFFSR)
                                                          0.00       3.02 r
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[2]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.23       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[2]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[2]/Q (DFFSR)               0.47       0.47 f
  top_digit_decode/U134/Y (BUFX4)                         0.24       0.72 f
  top_digit_decode/COMPARATOR/b[2] (comparator_1)         0.00       0.72 f
  top_digit_decode/COMPARATOR/U9/Y (XNOR2X1)              0.20       0.92 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.16       1.08 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.25 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.25 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.50 f
  top_digit_decode/U26/Y (NAND2X1)                        0.19       1.70 r
  top_digit_decode/U23/Y (MUX2X1)                         0.29       1.99 f
  top_digit_decode/U14/Y (XOR2X1)                         0.24       2.23 f
  top_digit_decode/U99/Y (NAND3X1)                        0.17       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.13 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.13 f
  data arrival time                                                  3.13

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_network_controller/layer1State_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_network_controller/flashCounter/count_out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_network_controller/layer1State_reg[3]/CLK (DFFSR)
                                                          0.00 #     0.00 r
  top_network_controller/layer1State_reg[3]/Q (DFFSR)     0.53       0.53 f
  top_network_controller/U81/Y (INVX2)                    0.14       0.67 r
  top_network_controller/U266/Y (NAND3X1)                 0.09       0.75 f
  top_network_controller/U267/Y (INVX2)                   0.13       0.88 r
  top_network_controller/U269/Y (NAND2X1)                 0.13       1.01 f
  top_network_controller/U270/Y (AND2X2)                  0.22       1.24 f
  top_network_controller/U271/Y (NAND3X1)                 0.18       1.42 r
  top_network_controller/U367/Y (INVX2)                   0.08       1.50 f
  top_network_controller/U151/Y (NAND2X1)                 0.13       1.63 r
  top_network_controller/U368/Y (OAI21X1)                 0.11       1.74 f
  top_network_controller/U172/Y (BUFX4)                   0.26       2.00 f
  top_network_controller/U182/Y (AND2X2)                  0.28       2.27 f
  top_network_controller/flashCounter/clear (flex_counter_NUM_CNT_BITS4_6)
                                                          0.00       2.27 f
  top_network_controller/flashCounter/U11/Y (NOR2X1)      0.13       2.41 r
  top_network_controller/flashCounter/U16/Y (INVX1)       0.19       2.59 f
  top_network_controller/flashCounter/U14/Y (NOR2X1)      0.11       2.70 r
  top_network_controller/flashCounter/U15/Y (NOR2X1)      0.20       2.90 f
  top_network_controller/flashCounter/U30/Y (MUX2X1)      0.12       3.03 r
  top_network_controller/flashCounter/count_out_reg[3]/D (DFFSR)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_network_controller/flashCounter/count_out_reg[3]/CLK (DFFSR)
                                                          0.00       3.29 r
  library setup time                                     -0.22       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.49       0.49 f
  top_digit_decode/U140/Y (INVX2)                         0.08       0.57 r
  top_digit_decode/U11/Y (INVX2)                          0.18       0.75 f
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.75 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.16       0.90 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.05 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.22 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.22 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.47 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.67 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.96 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U157/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U155/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[3]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[3]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/max_val_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/max_val_reg[0]/CLK (DFFSR)             0.00 #     0.00 r
  top_digit_decode/max_val_reg[0]/Q (DFFSR)               0.49       0.49 f
  top_digit_decode/U140/Y (INVX2)                         0.08       0.57 r
  top_digit_decode/U11/Y (INVX2)                          0.18       0.75 f
  top_digit_decode/COMPARATOR/b[0] (comparator_1)         0.00       0.75 f
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.16       0.90 r
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.05 f
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.17       1.22 r
  top_digit_decode/COMPARATOR/gt (comparator_1)           0.00       1.22 r
  top_digit_decode/U103/Y (INVX1)                         0.25       1.47 f
  top_digit_decode/U84/Y (NAND2X1)                        0.19       1.67 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.96 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.39 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.64 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 f
  top_digit_decode/U198/Y (NOR2X1)                        0.09       3.01 r
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.01 r
  data arrival time                                                  3.01

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.24       3.05
  data required time                                                 3.05
  --------------------------------------------------------------------------
  data required time                                                 3.05
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_digit_decode/mux_out_reg_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: top_digit_decode/digit_val_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  top_digit_decode/mux_out_reg_reg[1]/CLK (DFFSR)         0.00 #     0.00 r
  top_digit_decode/mux_out_reg_reg[1]/Q (DFFSR)           0.54       0.54 f
  top_digit_decode/COMPARATOR/a[1] (comparator_1)         0.00       0.54 f
  top_digit_decode/COMPARATOR/U25/Y (INVX1)               0.10       0.64 r
  top_digit_decode/COMPARATOR/U23/Y (NAND2X1)             0.10       0.74 f
  top_digit_decode/COMPARATOR/U11/Y (NAND2X1)             0.14       0.89 r
  top_digit_decode/COMPARATOR/U10/Y (OAI21X1)             0.13       1.01 f
  top_digit_decode/COMPARATOR/U6/Y (AOI22X1)              0.15       1.17 r
  top_digit_decode/COMPARATOR/U3/Y (OAI21X1)              0.12       1.29 f
  top_digit_decode/COMPARATOR/U4/Y (NOR2X1)               0.14       1.43 r
  top_digit_decode/COMPARATOR/eq (comparator_1)           0.00       1.43 r
  top_digit_decode/U29/Y (NAND2X1)                        0.11       1.54 f
  top_digit_decode/U84/Y (NAND2X1)                        0.13       1.67 r
  top_digit_decode/U81/Y (MUX2X1)                         0.30       1.97 r
  top_digit_decode/U135/Y (XOR2X1)                        0.24       2.20 f
  top_digit_decode/U99/Y (NAND3X1)                        0.19       2.40 r
  top_digit_decode/U125/Y (NOR2X1)                        0.25       2.65 f
  top_digit_decode/U170/Y (MUX2X1)                        0.28       2.92 r
  top_digit_decode/U198/Y (NOR2X1)                        0.21       3.13 f
  top_digit_decode/digit_val_reg[0]/D (DFFSR)             0.00       3.13 f
  data arrival time                                                  3.13

  clock clk (rise edge)                                   3.29       3.29
  clock network delay (ideal)                             0.00       3.29
  top_digit_decode/digit_val_reg[0]/CLK (DFFSR)           0.00       3.29 r
  library setup time                                     -0.11       3.18
  data required time                                                 3.18
  --------------------------------------------------------------------------
  data required time                                                 3.18
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U34/Y (XNOR2X1)                    0.21       1.49 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.20       1.69 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.82 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       2.02 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.18 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.43 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.10       2.53 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.64 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.70 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.70 f
  data arrival time                                                  2.70

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U64/Y (NAND2X1)
                                                          0.14       0.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U87/Y (INVX2)
                                                          0.08       0.90 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.29       1.19 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.48 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.72 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.01 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.15 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.30 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.45 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.62 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.85 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       3.00 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       3.00 f
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       3.00 f
  data arrival time                                                  3.00

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U8/Y (OR2X2)                        0.23       0.57 f
  top_cost_calculator/U7/Y (INVX4)                        0.13       0.70 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.13       0.83 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.97 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.12 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.48 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.76 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.92 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.07 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.23 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.23 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.53 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.16       2.70 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.70 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.70 r
  data arrival time                                                  2.70

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U8/Y (OR2X2)                        0.23       0.57 f
  top_cost_calculator/U7/Y (INVX4)                        0.13       0.70 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.13       0.83 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.97 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.12 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.48 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.76 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.92 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.07 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.23 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.23 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.53 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.16       2.70 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.70 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.70 r
  data arrival time                                                  2.70

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U8/Y (OR2X2)                        0.23       0.57 f
  top_cost_calculator/U7/Y (INVX4)                        0.13       0.70 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.13       0.83 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.97 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.12 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.48 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.76 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.92 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.07 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.23 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.23 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.53 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.16       2.70 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.70 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.70 r
  data arrival time                                                  2.70

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U64/Y (NAND2X1)
                                                          0.14       0.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U87/Y (INVX2)
                                                          0.08       0.90 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.29       1.19 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.48 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.72 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.01 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.15 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.30 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.45 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.62 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.85 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       3.00 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       3.00 r
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       3.00 r
  data arrival time                                                  3.00

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.47 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.62 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.59 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.69 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.43 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.62 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.59 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.69 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.52 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.84 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.99 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.99 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M1/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.20       1.32 r
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.06       1.38 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.10       1.48 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.76 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.90 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.99 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.99 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M2/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.20       1.32 r
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.06       1.38 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.10       1.48 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.76 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.90 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.99 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.99 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M3/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.20       1.32 r
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.06       1.38 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.10       1.48 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.76 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.90 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.99 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.99 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.99 f
  data arrival time                                                  1.99

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.47 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.62 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.59 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.69 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.43 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.62 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.59 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.69 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U63/Y (NOR2X1)
                                                          0.16       0.84 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U88/Y (INVX2)
                                                          0.11       0.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.23       1.18 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.47 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.71 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.00 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.14 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.29 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.44 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.61 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.84 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.99 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.99 f
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.99 f
  data arrival time                                                  2.99

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.52 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.84 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.99 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.99 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.99 r
  data arrival time                                                  1.99

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U63/Y (NOR2X1)
                                                          0.16       0.84 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U88/Y (INVX2)
                                                          0.11       0.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.23       1.18 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.47 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.71 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.00 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.14 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.29 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.44 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.61 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.84 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.99 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.99 r
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.99 r
  data arrival time                                                  2.99

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.47 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.62 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.57 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.69 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.43 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.62 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.57 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.69 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U34/Y (XNOR2X1)                    0.21       1.49 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.20       1.69 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.82 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       2.02 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.18 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.43 r
  top_sigmoid_ALU/SIGM/U12/Y (OAI22X1)                    0.13       2.56 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.12       2.68 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.52 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.81 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.56 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.70 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.07 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.17 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.30 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.48 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.58 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.68 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U231/Y (NAND2X1)                    0.33       0.74 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.21       0.95 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.10 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.46 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.75 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.91 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.05 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.21 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.21 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.52 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.16       2.68 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.68 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U231/Y (NAND2X1)                    0.33       0.74 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.21       0.95 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.10 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.46 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.75 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.91 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.05 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.21 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.21 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.52 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.16       2.68 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.68 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U231/Y (NAND2X1)                    0.33       0.74 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.21       0.95 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.10 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.46 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.75 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.91 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.05 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.21 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.21 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.52 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.16       2.68 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.68 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.47 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.62 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U23/Y (INVX1)                      0.11       2.60 f
  top_sigmoid_ALU/SIGM/U132/Y (NOR2X1)                    0.08       2.68 r
  top_sigmoid_ALU/SIGM/sigma[3] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.43 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.62 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.18 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.31 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.50 r
  top_sigmoid_ALU/SIGM/U23/Y (INVX1)                      0.11       2.60 f
  top_sigmoid_ALU/SIGM/U132/Y (NOR2X1)                    0.08       2.68 r
  top_sigmoid_ALU/SIGM/sigma[3] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.68 r
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U64/Y (NAND2X1)
                                                          0.14       0.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U87/Y (INVX2)
                                                          0.08       0.90 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.29       1.19 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.48 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.72 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.01 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.15 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.30 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.45 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.62 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.18       2.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.98 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.98 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.98 f
  data arrival time                                                  2.98

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U24/Y (INVX4)                      0.12       1.08 r
  top_sigmoid_ALU/SIGM/U25/Y (INVX8)                      0.11       1.19 f
  top_sigmoid_ALU/SIGM/U67/Y (XOR2X1)                     0.23       1.42 r
  top_sigmoid_ALU/SIGM/U68/Y (INVX2)                      0.08       1.50 f
  top_sigmoid_ALU/SIGM/U69/Y (NAND3X1)                    0.12       1.61 r
  top_sigmoid_ALU/SIGM/U80/Y (NOR2X1)                     0.15       1.76 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.24       2.00 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.16 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.41 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.10       2.51 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.62 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.68 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.68 f
  data arrival time                                                  2.68

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.98 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.98 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.98 f
  data arrival time                                                  1.98

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.56 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.70 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.07 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.17 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.30 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.48 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.58 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.67 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.91 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.07 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.74 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.90 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.51 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.16       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.91 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.07 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.74 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.90 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.51 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.16       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.91 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.07 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.74 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.90 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.51 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.16       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.33 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.47 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.75 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.33 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.47 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.75 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.33 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.47 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.75 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.56 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.70 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.07 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.17 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.30 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.48 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.55 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.67 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.47 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.62 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U44/Y (INVX1)                      0.18       2.26 f
  top_sigmoid_ALU/SIGM/U47/Y (AND2X1)                     0.22       2.48 f
  top_sigmoid_ALU/SIGM/U123/Y (OAI21X1)                   0.13       2.61 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.67 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.67 f
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.43 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.62 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.89 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.08 r
  top_sigmoid_ALU/SIGM/U44/Y (INVX1)                      0.18       2.26 f
  top_sigmoid_ALU/SIGM/U47/Y (AND2X1)                     0.22       2.48 f
  top_sigmoid_ALU/SIGM/U123/Y (OAI21X1)                   0.13       2.61 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.67 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.67 f
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U8/Y (OR2X2)                        0.23       0.57 f
  top_cost_calculator/U7/Y (INVX4)                        0.13       0.70 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.13       0.83 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.97 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.12 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.48 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.76 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.92 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.07 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.23 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.23 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.57 r
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.10       2.67 f
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.67 f
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.67 f
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U8/Y (OR2X2)                        0.23       0.57 f
  top_cost_calculator/U7/Y (INVX4)                        0.13       0.70 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.13       0.83 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.97 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.12 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.48 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.76 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.92 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.07 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.23 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.23 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.57 r
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.10       2.67 f
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.67 f
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.67 f
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U8/Y (OR2X2)                        0.23       0.57 f
  top_cost_calculator/U7/Y (INVX4)                        0.13       0.70 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.13       0.83 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.97 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.12 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.48 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.76 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.92 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.07 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.23 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.23 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.57 r
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.10       2.67 f
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.67 f
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.67 f
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U24/Y (INVX4)                      0.12       1.08 r
  top_sigmoid_ALU/SIGM/U25/Y (INVX8)                      0.11       1.19 f
  top_sigmoid_ALU/SIGM/U100/Y (XOR2X1)                    0.22       1.41 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.25       1.66 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.79 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       1.99 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.15 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.40 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.10       2.50 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.61 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.67 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.67 f
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.05 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.50 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.61 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.82 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.97 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U63/Y (NOR2X1)
                                                          0.16       0.84 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U88/Y (INVX2)
                                                          0.11       0.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.23       1.18 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.47 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.71 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.00 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.14 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.29 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.44 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.61 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.18       2.80 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.97 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.97 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.97 f
  data arrival time                                                  2.97

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.33 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.46 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.33 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.46 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.33 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.46 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.05 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.50 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.61 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.82 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.97 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.97 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.97 r
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M1/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M1/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M1/mult_1591/U24/Y (OAI21X1)            0.20       1.47 r
  top_sigmoid_ALU/M1/mult_1591/U116/Y (INVX2)             0.15       1.62 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.18       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M2/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M2/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M2/mult_1591/U24/Y (OAI21X1)            0.20       1.47 r
  top_sigmoid_ALU/M2/mult_1591/U116/Y (INVX2)             0.15       1.62 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.18       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M3/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M3/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M3/mult_1591/U24/Y (OAI21X1)            0.20       1.47 r
  top_sigmoid_ALU/M3/mult_1591/U116/Y (INVX2)             0.15       1.62 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.18       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U14/Y (INVX1)                       0.10       0.43 r
  top_cost_calculator/U19/Y (AND2X2)                      0.27       0.71 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.09       0.80 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.94 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.09 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.16       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U14/Y (INVX1)                       0.10       0.43 r
  top_cost_calculator/U19/Y (AND2X2)                      0.27       0.71 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.09       0.80 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.94 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.09 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.16       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[1]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[1] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U362/Y (INVX2)                      0.23       0.23 r
  top_cost_calculator/U230/Y (NAND3X1)                    0.10       0.34 f
  top_cost_calculator/U14/Y (INVX1)                       0.10       0.43 r
  top_cost_calculator/U19/Y (AND2X2)                      0.27       0.71 r
  top_cost_calculator/U199/Y (AOI22X1)                    0.09       0.80 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.14       0.94 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.09 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.16       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U238/Y (NAND3X1)                    0.46       0.99 r
  top_cost_calculator/U202/Y (OAI22X1)                    0.15       1.14 f
  top_cost_calculator/U201/Y (AOI21X1)                    0.12       1.26 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.50 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.75 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.90 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.03 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.28 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.28 f
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.27       2.55 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.11       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U238/Y (NAND3X1)                    0.46       0.99 r
  top_cost_calculator/U202/Y (OAI22X1)                    0.15       1.14 f
  top_cost_calculator/U201/Y (AOI21X1)                    0.12       1.26 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.50 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.75 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.90 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.03 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.28 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.28 f
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.27       2.55 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.11       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U238/Y (NAND3X1)                    0.46       0.99 r
  top_cost_calculator/U202/Y (OAI22X1)                    0.15       1.14 f
  top_cost_calculator/U201/Y (AOI21X1)                    0.12       1.26 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.50 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.75 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.90 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.03 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.28 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.28 f
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.27       2.55 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.11       2.67 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.67 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.55 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.06 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.16 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.29 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.47 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.57 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.67 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M1/mult_1591/U81/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.22       1.10 r
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.20       1.30 r
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.06       1.36 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.10       1.46 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M2/mult_1591/U81/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.22       1.10 r
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.20       1.30 r
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.06       1.36 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.10       1.46 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M3/mult_1591/U81/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.22       1.10 r
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.20       1.30 r
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.06       1.36 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.10       1.46 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.88 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.97 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/ADDER/in1[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in1[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/A[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.22       0.22 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.32 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.44 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.64 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U64/Y (NAND2X1)
                                                          0.14       0.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U87/Y (INVX2)
                                                          0.08       0.87 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.29       1.16 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.45 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.68 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       1.98 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.11 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.27 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.42 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.59 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.82 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.97 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.97 f
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.97 f
  data arrival time                                                  2.97

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.97 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.97 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.97 f
  data arrival time                                                  1.97

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/ADDER/in4[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in4[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.20       0.20 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.29 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.47 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.56 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.74 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.83 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.97 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.06 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.24 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.33 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.51 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.60 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.74 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.86 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.05 r
  top_sigmoid_ALU/ADDER/U37/Y (INVX2)                     0.09       2.15 f
  top_sigmoid_ALU/ADDER/U38/Y (MUX2X1)                    0.25       2.40 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.40 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U79/Y (OR2X1)
                                                          0.25       2.65 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U2/Y (NAND2X1)
                                                          0.13       2.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.18       2.97 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.97 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.97 f
  data arrival time                                                  2.97

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.56 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.70 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.07 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.17 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.30 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.48 r
  top_sigmoid_ALU/SIGM/U23/Y (INVX1)                      0.11       2.59 f
  top_sigmoid_ALU/SIGM/U132/Y (NOR2X1)                    0.08       2.67 r
  top_sigmoid_ALU/SIGM/sigma[3] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.67 r
  data arrival time                                                  2.67

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.07       0.46 f
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.08       0.54 r
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.10       0.64 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.14       0.78 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.93 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.07 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.24 f
  top_sigmoid_ALU/SIGM/U34/Y (XNOR2X1)                    0.21       1.45 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.20       1.66 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.79 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       1.99 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.15 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.40 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.10       2.50 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.60 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.66 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U238/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.21       0.90 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.06 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.16       2.66 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.66 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U238/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.21       0.90 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.06 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.16       2.66 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.66 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U238/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.21       0.90 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.06 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.16       2.66 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.66 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.52 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.81 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in1[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in1[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/A[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.22       0.22 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.32 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.44 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.64 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U64/Y (NAND2X1)
                                                          0.14       0.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U87/Y (INVX2)
                                                          0.08       0.87 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.29       1.16 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.45 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.68 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       1.98 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.11 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.27 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.42 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.59 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.82 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.96 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 r
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 r
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U98/Y (XOR2X1)                     0.22       1.49 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.19       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.66 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U24/Y (INVX4)                      0.12       1.08 r
  top_sigmoid_ALU/SIGM/U25/Y (INVX8)                      0.11       1.19 f
  top_sigmoid_ALU/SIGM/U67/Y (XOR2X1)                     0.23       1.42 r
  top_sigmoid_ALU/SIGM/U68/Y (INVX2)                      0.08       1.50 f
  top_sigmoid_ALU/SIGM/U69/Y (NAND3X1)                    0.12       1.61 r
  top_sigmoid_ALU/SIGM/U80/Y (NOR2X1)                     0.15       1.76 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.24       2.00 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.16 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.41 r
  top_sigmoid_ALU/SIGM/U12/Y (OAI22X1)                    0.13       2.54 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.12       2.66 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/signval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U108/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.61 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U64/Y (NAND2X1)
                                                          0.14       0.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U87/Y (INVX2)
                                                          0.08       0.90 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.29       1.19 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.48 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.72 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.01 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.15 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.30 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.45 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.62 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.18       2.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.16       2.96 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 r
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 r
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.65 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.81 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/signval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U108/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.61 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in4[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in4[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.20       0.20 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.29 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.47 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.56 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.74 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.83 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.97 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.06 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.24 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.33 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.51 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.60 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.74 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.86 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.05 r
  top_sigmoid_ALU/ADDER/U6/Y (MUX2X1)                     0.28       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U75/Y (OR2X2)
                                                          0.30       2.63 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.16       2.79 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.96 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 f
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[1] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[1] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U110/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U58/Y (NOR2X1)             0.20       0.34 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.70 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.93 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.09 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U224/Y (NAND3X1)                    0.26       0.67 f
  top_cost_calculator/U195/Y (OAI22X1)                    0.21       0.88 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.20       1.08 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.44 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.44 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.44 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.03 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.19 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.19 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.16       2.66 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.66 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U224/Y (NAND3X1)                    0.26       0.67 f
  top_cost_calculator/U195/Y (OAI22X1)                    0.21       0.88 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.20       1.08 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.44 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.44 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.44 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.03 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.19 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.19 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.16       2.66 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.66 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U224/Y (NAND3X1)                    0.26       0.67 f
  top_cost_calculator/U195/Y (OAI22X1)                    0.21       0.88 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.20       1.08 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.44 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.44 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.44 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.73 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.89 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.03 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.19 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.19 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.50 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.16       2.66 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.66 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U53/Y (NOR2X1)             0.20       0.34 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.44       0.79 r
  top_sigmoid_ALU/M1/mult_1591/U80/Y (NAND2X1)            0.07       0.85 f
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.24       1.09 r
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.20       1.29 r
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.06       1.35 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.10       1.46 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U53/Y (NOR2X1)             0.20       0.34 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.44       0.79 r
  top_sigmoid_ALU/M2/mult_1591/U80/Y (NAND2X1)            0.07       0.85 f
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.24       1.09 r
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.20       1.29 r
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.06       1.35 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.10       1.46 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U53/Y (NOR2X1)             0.20       0.34 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.44       0.79 r
  top_sigmoid_ALU/M3/mult_1591/U80/Y (NAND2X1)            0.07       0.85 f
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.24       1.09 r
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.20       1.29 r
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.06       1.35 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.10       1.46 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.46 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.46 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.46 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.74 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.07       0.46 f
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.08       0.54 r
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.10       0.64 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.14       0.78 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.86 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.97 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.12 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.29 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.44 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.58 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.86 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.66 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.05 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.50 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.61 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[1] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[1] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U110/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U58/Y (NOR2X1)             0.20       0.34 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.70 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.93 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.09 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.22       1.78 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U55/Y (OAI21X1)
                                                          0.19       0.44 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U85/Y (INVX1)
                                                          0.26       0.70 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U47/Y (XOR2X1)
                                                          0.22       0.92 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[2] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.92 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[2] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.92 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U55/Y (NOR2X1)
                                                          0.27       1.18 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.26       1.45 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.68 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       1.97 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.11 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.26 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.41 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.59 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.81 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.96 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 f
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 f
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.56 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.96 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.94 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M1/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M1/mult_1591/U101/Y (NOR2X1)            0.28       1.40 f
  top_sigmoid_ALU/M1/mult_1591/U10/Y (NOR2X1)             0.12       1.52 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M2/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M2/mult_1591/U101/Y (NOR2X1)            0.28       1.40 f
  top_sigmoid_ALU/M2/mult_1591/U10/Y (NOR2X1)             0.12       1.52 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M3/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M3/mult_1591/U101/Y (NOR2X1)            0.28       1.40 f
  top_sigmoid_ALU/M3/mult_1591/U10/Y (NOR2X1)             0.12       1.52 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.55 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.06 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.16 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.29 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.47 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.57 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.66 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in3[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/ADDER/in3[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 f
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.28       0.28 f
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.11       0.39 r
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.12       0.51 f
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.12       0.63 r
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.14       0.77 f
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.13       0.90 r
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.10       1.00 f
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.11       1.11 r
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.14       1.25 f
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.13       1.38 r
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.14       1.52 f
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.13       1.65 r
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.11       1.76 f
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.88 r
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.16       2.04 f
  top_sigmoid_ALU/ADDER/U37/Y (INVX2)                     0.10       2.14 r
  top_sigmoid_ALU/ADDER/U38/Y (MUX2X1)                    0.25       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U79/Y (OR2X1)
                                                          0.25       2.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U2/Y (NAND2X1)
                                                          0.13       2.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.18       2.96 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 f
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.14       0.34 r
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.10       0.44 f
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.14       0.58 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.10       0.68 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.76 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.10 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.86 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.66 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U47/YC (HAX1)              0.45       0.82 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.22       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.23 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U55/Y (OAI21X1)
                                                          0.19       0.44 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U85/Y (INVX1)
                                                          0.26       0.70 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U47/Y (XOR2X1)
                                                          0.22       0.92 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[2] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.92 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[2] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.92 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U55/Y (NOR2X1)
                                                          0.27       1.18 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.26       1.45 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.68 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       1.97 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.11 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.26 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.41 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.59 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.81 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.96 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 r
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 r
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in4[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in4[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.20       0.20 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.29 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.47 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.56 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.74 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.83 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.97 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.06 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.24 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.33 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.51 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.60 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.74 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.86 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.05 r
  top_sigmoid_ALU/ADDER/U37/Y (INVX2)                     0.09       2.15 f
  top_sigmoid_ALU/ADDER/U38/Y (MUX2X1)                    0.25       2.40 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.40 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U79/Y (OR2X1)
                                                          0.25       2.65 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U2/Y (NAND2X1)
                                                          0.13       2.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.96 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 r
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 r
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.19       0.34 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.70 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.92 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.08 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U34/Y (XNOR2X1)                    0.21       1.49 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.20       1.69 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.82 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       2.02 r
  top_sigmoid_ALU/SIGM/U17/Y (INVX2)                      0.11       2.14 f
  top_sigmoid_ALU/SIGM/U111/Y (NAND3X1)                   0.24       2.38 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.11       2.49 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.60 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.66 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.94 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.94 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.94 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.22       1.78 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/signval[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/signval[1] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/a[1] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U106/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.19       0.34 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.45       0.78 r
  top_sigmoid_ALU/M1/mult_1591/U80/Y (NAND2X1)            0.07       0.85 f
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.24       1.09 r
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.20       1.29 r
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.06       1.35 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.10       1.45 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/signval[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/signval[1] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/a[1] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U106/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.19       0.34 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.45       0.78 r
  top_sigmoid_ALU/M2/mult_1591/U80/Y (NAND2X1)            0.07       0.85 f
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.24       1.09 r
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.20       1.29 r
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.06       1.35 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.10       1.45 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/signval[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/signval[1] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/a[1] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U106/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.19       0.34 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.45       0.78 r
  top_sigmoid_ALU/M3/mult_1591/U80/Y (NAND2X1)            0.07       0.85 f
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.24       1.09 r
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.20       1.29 r
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.06       1.35 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.10       1.45 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.32 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.96 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U34/Y (XNOR2X1)                    0.21       1.49 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.20       1.69 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.82 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       2.02 r
  top_sigmoid_ALU/SIGM/U17/Y (INVX2)                      0.11       2.14 f
  top_sigmoid_ALU/SIGM/U16/Y (NAND3X1)                    0.24       2.38 r
  top_sigmoid_ALU/SIGM/U20/Y (INVX2)                      0.09       2.47 f
  top_sigmoid_ALU/SIGM/U123/Y (OAI21X1)                   0.13       2.60 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.66 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U47/YC (HAX1)              0.45       0.82 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.22       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.23 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U70/Y (NAND2X1)                    0.21       0.60 f
  top_sigmoid_ALU/SIGM/U73/Y (OAI21X1)                    0.15       0.74 r
  top_sigmoid_ALU/SIGM/U74/Y (AND2X2)                     0.22       0.97 r
  top_sigmoid_ALU/SIGM/U76/Y (OAI22X1)                    0.16       1.13 f
  top_sigmoid_ALU/SIGM/U78/Y (XOR2X1)                     0.28       1.40 f
  top_sigmoid_ALU/SIGM/U79/Y (NAND3X1)                    0.15       1.55 r
  top_sigmoid_ALU/SIGM/U80/Y (NOR2X1)                     0.18       1.74 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.24       1.98 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.14 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.39 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.10       2.49 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.60 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.66 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 f
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.19       0.34 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.70 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.92 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.08 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U55/Y (OAI21X1)                    0.16       0.36 r
  top_sigmoid_ALU/SIGM/U30/Y (INVX2)                      0.08       0.44 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.16       0.59 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.68 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.75 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.09 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.66 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U98/Y (XOR2X1)                     0.22       1.49 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.19       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.66 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.55 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.06 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.16 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.29 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.47 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.54 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.66 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U238/Y (NAND3X1)                    0.46       0.99 r
  top_cost_calculator/U237/Y (OAI22X1)                    0.15       1.14 f
  top_cost_calculator/U236/Y (AOI21X1)                    0.12       1.26 r
  top_cost_calculator/U219/Y (NAND3X1)                    0.08       1.34 f
  top_cost_calculator/SUB_BLOCK/b[0] (abs_subtractor_4bit)
                                                          0.00       1.34 f
  top_cost_calculator/SUB_BLOCK/U3/Y (INVX1)              0.19       1.53 r
  top_cost_calculator/SUB_BLOCK/U5/Y (OR2X2)              0.25       1.79 r
  top_cost_calculator/SUB_BLOCK/U26/Y (OAI21X1)           0.08       1.87 f
  top_cost_calculator/SUB_BLOCK/U25/Y (OAI21X1)           0.20       2.07 r
  top_cost_calculator/SUB_BLOCK/U18/Y (OAI21X1)           0.08       2.15 f
  top_cost_calculator/SUB_BLOCK/U17/Y (OAI21X1)           0.17       2.33 r
  top_cost_calculator/SUB_BLOCK/U15/Y (XOR2X1)            0.20       2.52 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.13       2.66 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.66 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.66 r
  data arrival time                                                  2.66

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in1[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in1[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/A[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.22       0.22 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.32 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.44 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.64 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U63/Y (NOR2X1)
                                                          0.16       0.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U88/Y (INVX2)
                                                          0.11       0.92 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.23       1.15 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.44 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.67 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       1.97 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.10 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.26 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.41 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.58 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.81 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.96 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 f
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 f
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.26       0.80 r
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.03 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.23 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/signval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U108/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.61 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/ADDER/in3[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in3[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.19       0.19 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.28 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.46 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.55 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.73 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.82 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.96 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.05 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.23 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.32 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.50 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.59 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.73 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.85 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.04 r
  top_sigmoid_ALU/ADDER/U37/Y (INVX2)                     0.09       2.14 f
  top_sigmoid_ALU/ADDER/U38/Y (MUX2X1)                    0.25       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U79/Y (OR2X1)
                                                          0.25       2.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U2/Y (NAND2X1)
                                                          0.13       2.77 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.18       2.96 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.96 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.96 f
  data arrival time                                                  2.96

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M4/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M4/mult_1591/U82/Y (NAND3X1)            0.26       1.14 r
  top_sigmoid_ALU/M4/mult_1591/U101/Y (NOR2X1)            0.28       1.41 f
  top_sigmoid_ALU/M4/mult_1591/U10/Y (NOR2X1)             0.18       1.59 r
  top_sigmoid_ALU/M4/mult_1591/U9/Y (AOI21X1)             0.15       1.74 f
  top_sigmoid_ALU/M4/mult_1591/U3/Y (OAI21X1)             0.15       1.89 r
  top_sigmoid_ALU/M4/mult_1591/U104/Y (INVX2)             0.07       1.96 f
  top_sigmoid_ALU/M4/mult_1591/product[7] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.96 f
  top_sigmoid_ALU/M4/out[7] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.96 f
  data arrival time                                                  1.96

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.56 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.70 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.07 r
  top_sigmoid_ALU/SIGM/U44/Y (INVX1)                      0.18       2.25 f
  top_sigmoid_ALU/SIGM/U47/Y (AND2X1)                     0.22       2.47 f
  top_sigmoid_ALU/SIGM/U123/Y (OAI21X1)                   0.13       2.59 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.65 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U8/Y (AND2X2)                      0.26       0.45 f
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.13       0.58 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.10       0.67 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.75 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.09 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.04 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.14 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.27 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.45 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.55 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.10       2.65 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.87 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M1/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.20       1.32 r
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.06       1.38 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.10       1.48 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.76 f
  top_sigmoid_ALU/M1/mult_1591/U2/Y (XOR2X1)              0.19       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[6] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[6] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M2/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.20       1.32 r
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.06       1.38 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.10       1.48 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.76 f
  top_sigmoid_ALU/M2/mult_1591/U2/Y (XOR2X1)              0.19       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[6] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[6] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M3/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.20       1.32 r
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.06       1.38 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.10       1.48 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.76 f
  top_sigmoid_ALU/M3/mult_1591/U2/Y (XOR2X1)              0.19       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[6] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[6] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.47 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.62 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.25       1.87 r
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.11       1.98 f
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.08 r
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.09       2.17 f
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.24       2.42 f
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.16       2.57 r
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.08       2.65 f
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.26       0.80 r
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.03 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.23 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.81 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[1] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[1] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U110/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U58/Y (NOR2X1)             0.20       0.34 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.70 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.93 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.09 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.07       0.46 f
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.08       0.54 r
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.10       0.64 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.14       0.78 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.86 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.97 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.12 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.29 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.44 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.58 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.86 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.65 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U24/Y (INVX4)                      0.12       1.08 r
  top_sigmoid_ALU/SIGM/U25/Y (INVX8)                      0.11       1.19 f
  top_sigmoid_ALU/SIGM/U100/Y (XOR2X1)                    0.22       1.41 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.25       1.66 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.79 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       1.99 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.15 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.40 r
  top_sigmoid_ALU/SIGM/U12/Y (OAI22X1)                    0.13       2.53 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.12       2.65 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U98/Y (XOR2X1)                     0.22       1.49 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.19       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.53 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.65 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in1[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in1[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/A[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.22       0.22 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.32 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.44 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.64 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U63/Y (NOR2X1)
                                                          0.16       0.81 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U88/Y (INVX2)
                                                          0.11       0.92 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.23       1.15 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.44 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.67 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       1.97 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.10 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.26 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.41 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.58 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.81 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 r
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 r
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.64 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.80 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U231/Y (NAND2X1)                    0.33       0.74 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.21       0.95 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.10 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.46 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.75 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.91 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.05 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.21 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.21 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.55 r
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.10       2.65 f
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.65 f
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U231/Y (NAND2X1)                    0.33       0.74 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.21       0.95 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.10 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.46 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.75 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.91 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.05 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.21 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.21 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.55 r
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.10       2.65 f
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.65 f
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U231/Y (NAND2X1)                    0.33       0.74 f
  top_cost_calculator/U198/Y (OAI21X1)                    0.21       0.95 r
  top_cost_calculator/U194/Y (NOR2X1)                     0.15       1.10 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.36       1.46 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.46 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.75 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.91 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.05 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.21 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.21 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.55 r
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.10       2.65 f
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.65 f
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.09       0.09 f
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.09       0.18 r
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.11       0.29 f
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.12       0.41 r
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.09       0.50 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.13       0.63 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.71 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.79 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.90 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.13 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.34 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.43 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.62 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.25       1.86 r
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.11       1.98 f
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.08 r
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.09       2.17 f
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.24       2.42 f
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.16       2.57 r
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.08       2.65 f
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in3[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/ADDER/in3[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 f
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.28       0.28 f
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.11       0.39 r
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.12       0.51 f
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.12       0.63 r
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.14       0.77 f
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.13       0.90 r
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.10       1.00 f
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.11       1.11 r
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.14       1.25 f
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.13       1.38 r
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.14       1.52 f
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.13       1.65 r
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.11       1.76 f
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.88 r
  top_sigmoid_ALU/ADDER/U39/Y (MUX2X1)                    0.26       2.13 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[7] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.13 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U18/Y (NOR2X1)
                                                          0.24       2.38 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.20       2.58 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.80 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.95 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 f
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 f
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in2[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in2[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.26       0.26 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.35 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.47 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.68 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.68 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U63/Y (NOR2X1)
                                                          0.16       0.84 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U88/Y (INVX2)
                                                          0.11       0.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.23       1.18 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.47 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.71 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       2.00 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.14 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.29 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.44 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.61 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.18       2.80 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.16       2.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 r
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 r
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M1/mult_1591/U10/Y (NOR2X1)             0.12       1.51 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M2/mult_1591/U10/Y (NOR2X1)             0.12       1.51 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.39 f
  top_sigmoid_ALU/M3/mult_1591/U10/Y (NOR2X1)             0.12       1.51 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.94 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.36 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.26       0.67 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.89 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.05 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.43 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.43 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.43 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.72 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.88 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.02 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.18 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.18 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.49 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.16       2.65 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.65 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.26       0.67 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.89 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.05 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.43 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.43 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.43 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.72 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.88 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.02 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.18 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.18 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.49 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.16       2.65 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.65 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[0]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[0] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U13/Y (INVX2)                       0.41       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.26       0.67 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.89 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.05 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.43 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.43 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.43 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.72 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.88 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.02 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.18 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.18 r
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.31       2.49 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.16       2.65 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.65 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.14       0.34 r
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.10       0.44 f
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.14       0.58 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.10       0.68 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.76 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.10 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.86 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.65 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U238/Y (NAND3X1)                    0.46       0.99 r
  top_cost_calculator/U202/Y (OAI22X1)                    0.15       1.14 f
  top_cost_calculator/U201/Y (AOI21X1)                    0.12       1.26 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.50 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.75 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.90 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.03 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.28 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.28 f
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.24       2.52 r
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.13       2.65 f
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.65 f
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U238/Y (NAND3X1)                    0.46       0.99 r
  top_cost_calculator/U202/Y (OAI22X1)                    0.15       1.14 f
  top_cost_calculator/U201/Y (AOI21X1)                    0.12       1.26 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.50 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.75 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.90 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.03 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.28 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.28 f
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.24       2.52 r
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.13       2.65 f
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.65 f
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U238/Y (NAND3X1)                    0.46       0.99 r
  top_cost_calculator/U202/Y (OAI22X1)                    0.15       1.14 f
  top_cost_calculator/U201/Y (AOI21X1)                    0.12       1.26 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.50 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.50 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.75 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.90 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.03 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.28 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.28 f
  top_cost_calculator/SUB_BLOCK/U2/Y (NOR2X1)             0.24       2.52 r
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.13       2.65 f
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.65 f
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in3[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/ADDER/in3[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 f
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.28       0.28 f
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.11       0.39 r
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.12       0.51 f
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.12       0.63 r
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.14       0.77 f
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.13       0.90 r
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.10       1.00 f
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.11       1.11 r
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.14       1.25 f
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.13       1.38 r
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.14       1.52 f
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.13       1.65 r
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.11       1.76 f
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.88 r
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.16       2.04 f
  top_sigmoid_ALU/ADDER/U37/Y (INVX2)                     0.10       2.14 r
  top_sigmoid_ALU/ADDER/U38/Y (MUX2X1)                    0.25       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U79/Y (OR2X1)
                                                          0.25       2.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U2/Y (NAND2X1)
                                                          0.13       2.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 r
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 r
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in3[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in3[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.19       0.19 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.28 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.46 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.55 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.73 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.82 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.96 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.05 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.23 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.32 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.50 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.59 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.73 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.85 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.04 r
  top_sigmoid_ALU/ADDER/U6/Y (MUX2X1)                     0.28       2.32 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.32 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U75/Y (OR2X2)
                                                          0.30       2.62 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.16       2.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.95 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 f
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.15       0.81 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.89 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       1.01 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.16 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.33 f
  top_sigmoid_ALU/SIGM/U37/Y (XNOR2X1)                    0.22       1.55 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.14       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.06 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.16 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.29 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.47 r
  top_sigmoid_ALU/SIGM/U23/Y (INVX1)                      0.11       2.57 f
  top_sigmoid_ALU/SIGM/U132/Y (NOR2X1)                    0.08       2.65 r
  top_sigmoid_ALU/SIGM/sigma[3] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.07       0.46 f
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.08       0.54 r
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.10       0.64 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.14       0.78 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.86 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.97 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.12 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.29 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.44 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.58 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.86 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.53 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.65 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M1/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M1/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M1/mult_1591/U24/Y (OAI21X1)            0.20       1.47 r
  top_sigmoid_ALU/M1/mult_1591/U116/Y (INVX2)             0.15       1.62 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.18       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M2/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M2/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M2/mult_1591/U24/Y (OAI21X1)            0.20       1.47 r
  top_sigmoid_ALU/M2/mult_1591/U116/Y (INVX2)             0.15       1.62 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.18       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U47/YS (HAX1)              0.36       0.73 r
  top_sigmoid_ALU/M3/mult_1591/U34/Y (NOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U31/Y (OAI21X1)            0.16       1.12 r
  top_sigmoid_ALU/M3/mult_1591/U115/Y (INVX2)             0.15       1.27 f
  top_sigmoid_ALU/M3/mult_1591/U24/Y (OAI21X1)            0.20       1.47 r
  top_sigmoid_ALU/M3/mult_1591/U116/Y (INVX2)             0.15       1.62 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.18       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in3[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/ADDER/in3[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 f
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.28       0.28 f
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.11       0.39 r
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.12       0.51 f
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.12       0.63 r
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.14       0.77 f
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.13       0.90 r
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.10       1.00 f
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.11       1.11 r
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.14       1.25 f
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.13       1.38 r
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.14       1.52 f
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.13       1.65 r
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.11       1.76 f
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.88 r
  top_sigmoid_ALU/ADDER/U39/Y (MUX2X1)                    0.26       2.13 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[7] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.13 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U18/Y (NOR2X1)
                                                          0.24       2.38 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.20       2.58 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U76/Y (BUFX2)
                                                          0.22       2.80 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.15       2.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 r
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 r
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U47/YC (HAX1)              0.45       0.82 f
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.22       1.04 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.23 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U24/Y (INVX4)                      0.12       1.08 r
  top_sigmoid_ALU/SIGM/U25/Y (INVX8)                      0.11       1.19 f
  top_sigmoid_ALU/SIGM/U13/Y (XOR2X1)                     0.21       1.40 f
  top_sigmoid_ALU/SIGM/U69/Y (NAND3X1)                    0.19       1.58 r
  top_sigmoid_ALU/SIGM/U80/Y (NOR2X1)                     0.15       1.73 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.24       1.97 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.13 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.38 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.10       2.48 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.59 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.65 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 f
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in4[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in4[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.20       0.20 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.29 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.47 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.56 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.74 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.83 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.97 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.06 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.24 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.33 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.51 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.60 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.74 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.86 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.05 r
  top_sigmoid_ALU/ADDER/U6/Y (MUX2X1)                     0.28       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U75/Y (OR2X2)
                                                          0.30       2.63 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U10/Y (NAND2X1)
                                                          0.14       2.77 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.18       2.95 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 f
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 f
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.96 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.36 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.22       1.77 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M4/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M4/mult_1591/U82/Y (NAND3X1)            0.26       1.14 r
  top_sigmoid_ALU/M4/mult_1591/U101/Y (NOR2X1)            0.28       1.41 f
  top_sigmoid_ALU/M4/mult_1591/U10/Y (NOR2X1)             0.18       1.59 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.18       1.77 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.94 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.36 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.94 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.36 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.94 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.36 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.62 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M4/mult_1591/U61/Y (NOR2X1)             0.19       0.34 f
  top_sigmoid_ALU/M4/mult_1591/U47/YS (HAX1)              0.36       0.70 r
  top_sigmoid_ALU/M4/mult_1591/U34/Y (NOR2X1)             0.23       0.92 f
  top_sigmoid_ALU/M4/mult_1591/U31/Y (OAI21X1)            0.16       1.08 r
  top_sigmoid_ALU/M4/mult_1591/U115/Y (INVX2)             0.15       1.24 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.25       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M1/mult_1591/U10/Y (NOR2X1)             0.12       1.51 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M2/mult_1591/U10/Y (NOR2X1)             0.12       1.51 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.38 f
  top_sigmoid_ALU/M3/mult_1591/U10/Y (NOR2X1)             0.12       1.51 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.22       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.94 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.94 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.94 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U21/Y (NAND2X1)            0.13       1.31 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.45 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.73 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U55/Y (OAI21X1)                    0.16       0.36 r
  top_sigmoid_ALU/SIGM/U30/Y (INVX2)                      0.08       0.44 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.16       0.59 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.68 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.75 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.09 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.56 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.65 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.93 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.35 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.61 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.97 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U9/Y (AOI21X1)             0.17       1.73 f
  top_sigmoid_ALU/M4/mult_1591/U3/Y (OAI21X1)             0.15       1.88 r
  top_sigmoid_ALU/M4/mult_1591/U104/Y (INVX2)             0.07       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[7] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[7] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.07       0.46 f
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.08       0.54 r
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.10       0.64 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.14       0.78 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.93 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.07 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.24 f
  top_sigmoid_ALU/SIGM/U34/Y (XNOR2X1)                    0.21       1.45 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.20       1.66 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.79 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       1.99 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.15 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.40 r
  top_sigmoid_ALU/SIGM/U12/Y (OAI22X1)                    0.13       2.52 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.12       2.65 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.14       0.34 r
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.10       0.44 f
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.14       0.58 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.10       0.68 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.76 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.10 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.86 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.53 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.65 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in4[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[8]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in4[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.20       0.20 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.29 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.47 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.56 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.74 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.83 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.97 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.06 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.24 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.33 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.51 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.60 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.74 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.86 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.05 r
  top_sigmoid_ALU/ADDER/U6/Y (MUX2X1)                     0.28       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U75/Y (OR2X2)
                                                          0.30       2.63 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U10/Y (NAND2X1)
                                                          0.14       2.77 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U6/Y (XNOR2X1)
                                                          0.18       2.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 r
  top_sigmoid_ALU/ADDER/out[8] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 r
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U108/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.27       0.79 r
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.03 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.22 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.48 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.59 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.80 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M1/mult_1591/U81/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.15       1.17 f
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.25       1.42 f
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.11       1.86 f
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.08       1.95 r
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M2/mult_1591/U81/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.15       1.17 f
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.25       1.42 f
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.11       1.86 f
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.08       1.95 r
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M3/mult_1591/U81/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.15       1.17 f
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.25       1.42 f
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.11       1.86 f
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.08       1.95 r
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U98/Y (XOR2X1)                     0.22       1.49 f
  top_sigmoid_ALU/SIGM/U114/Y (NAND3X1)                   0.19       1.69 r
  top_sigmoid_ALU/SIGM/U115/Y (NOR2X1)                    0.15       1.83 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.22       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U23/Y (INVX1)                      0.11       2.57 f
  top_sigmoid_ALU/SIGM/U132/Y (NOR2X1)                    0.08       2.65 r
  top_sigmoid_ALU/SIGM/sigma[3] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[2] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[2] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U57/Y (NOR2X1)             0.30       0.44 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.29       0.73 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.36 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.22       1.77 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in3[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in3[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.19       0.19 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.28 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.46 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.55 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.73 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.82 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.96 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.05 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.23 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.32 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.50 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.59 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.73 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.85 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.04 r
  top_sigmoid_ALU/ADDER/U37/Y (INVX2)                     0.09       2.14 f
  top_sigmoid_ALU/ADDER/U38/Y (MUX2X1)                    0.25       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.39 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U79/Y (OR2X1)
                                                          0.25       2.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U2/Y (NAND2X1)
                                                          0.13       2.77 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 r
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 r
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.26       0.80 r
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.03 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.23 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.49 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.60 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.18       1.77 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U8/Y (AND2X2)                      0.26       0.45 f
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.13       0.58 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.10       0.67 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.75 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.09 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.04 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.14 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.27 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.45 r
  top_sigmoid_ALU/SIGM/U129/Y (NAND2X1)                   0.10       2.55 f
  top_sigmoid_ALU/SIGM/U131/Y (NAND2X1)                   0.09       2.65 r
  top_sigmoid_ALU/SIGM/sigma[2] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.93 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.35 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.61 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.93 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.35 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.61 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 r
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.29       0.43 f
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.27       0.71 f
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.93 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.17 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.35 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.53 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.61 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.78 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M1/mult_1591/U86/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M1/mult_1591/U87/Y (XOR2X1)             0.23       1.05 r
  top_sigmoid_ALU/M1/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M1/mult_1591/U24/Y (OAI21X1)            0.20       1.45 r
  top_sigmoid_ALU/M1/mult_1591/U116/Y (INVX2)             0.15       1.60 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M2/mult_1591/U86/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M2/mult_1591/U87/Y (XOR2X1)             0.23       1.05 r
  top_sigmoid_ALU/M2/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M2/mult_1591/U24/Y (OAI21X1)            0.20       1.45 r
  top_sigmoid_ALU/M2/mult_1591/U116/Y (INVX2)             0.15       1.60 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U109/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U51/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M3/mult_1591/U86/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M3/mult_1591/U87/Y (XOR2X1)             0.23       1.05 r
  top_sigmoid_ALU/M3/mult_1591/U27/Y (NOR2X1)             0.20       1.24 f
  top_sigmoid_ALU/M3/mult_1591/U24/Y (OAI21X1)            0.20       1.45 r
  top_sigmoid_ALU/M3/mult_1591/U116/Y (INVX2)             0.15       1.60 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.18       1.78 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.17       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.27       0.79 r
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.03 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.22 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.48 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.59 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.80 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U108/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.27       0.79 r
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.03 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.22 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.48 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.59 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.80 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M1/mult_1591/U81/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.15       1.17 f
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.25       1.42 f
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M1/mult_1591/U2/Y (XOR2X1)              0.19       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[6] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[6] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M2/mult_1591/U81/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.15       1.17 f
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.25       1.42 f
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M2/mult_1591/U2/Y (XOR2X1)              0.19       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[6] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[6] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M3/mult_1591/U81/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.15       1.17 f
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.25       1.42 f
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M3/mult_1591/U2/Y (XOR2X1)              0.19       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[6] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[6] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.19 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.36 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.22       1.77 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/signval[0] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/a[0] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/signval[0] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/a[0] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/signval[0] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/a[0] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.55 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M4/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M4/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M4/mult_1591/U82/Y (NAND3X1)            0.26       1.14 r
  top_sigmoid_ALU/M4/mult_1591/U14/Y (NOR2X1)             0.23       1.36 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.19       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.22       1.77 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M1/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M1/mult_1591/U14/Y (NOR2X1)             0.18       1.30 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.44 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.72 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M2/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M2/mult_1591/U14/Y (NOR2X1)             0.18       1.30 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.44 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.72 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.45       0.81 r
  top_sigmoid_ALU/M3/mult_1591/U80/Y (NAND2X1)            0.07       0.88 f
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.24       1.12 r
  top_sigmoid_ALU/M3/mult_1591/U14/Y (NOR2X1)             0.18       1.30 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.44 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.72 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U55/Y (OAI21X1)                    0.16       0.36 r
  top_sigmoid_ALU/SIGM/U30/Y (INVX2)                      0.08       0.44 f
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.16       0.59 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.08       0.68 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.75 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.09 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.53 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.65 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[2] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[2] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U49/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M1/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M1/mult_1591/U93/Y (XOR2X1)             0.28       1.09 r
  top_sigmoid_ALU/M1/mult_1591/U14/Y (NOR2X1)             0.21       1.30 f
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.14       1.44 r
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.28       1.72 f
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[2] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[2] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U49/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M2/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M2/mult_1591/U93/Y (XOR2X1)             0.28       1.09 r
  top_sigmoid_ALU/M2/mult_1591/U14/Y (NOR2X1)             0.21       1.30 f
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.14       1.44 r
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.28       1.72 f
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[2]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[2] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[2] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U111/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U49/Y (OR2X1)              0.39       0.53 r
  top_sigmoid_ALU/M3/mult_1591/U92/Y (XOR2X1)             0.28       0.81 f
  top_sigmoid_ALU/M3/mult_1591/U93/Y (XOR2X1)             0.28       1.09 r
  top_sigmoid_ALU/M3/mult_1591/U14/Y (NOR2X1)             0.21       1.30 f
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.14       1.44 r
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.28       1.72 f
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.14       1.86 r
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.09       1.95 f
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.32       0.46 f
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.27       0.74 f
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.96 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.20 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.56 r
  top_sigmoid_ALU/M4/mult_1591/U9/Y (AOI21X1)             0.17       1.73 f
  top_sigmoid_ALU/M4/mult_1591/U3/Y (OAI21X1)             0.15       1.88 r
  top_sigmoid_ALU/M4/mult_1591/U104/Y (INVX2)             0.07       1.95 f
  top_sigmoid_ALU/M4/mult_1591/product[7] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 f
  top_sigmoid_ALU/M4/out[7] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 f
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in4[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in4[0] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/U7/Y (AND2X2)                     0.20       0.20 r
  top_sigmoid_ALU/ADDER/U23/Y (OAI21X1)                   0.08       0.29 f
  top_sigmoid_ALU/ADDER/U25/Y (NAND2X1)                   0.18       0.47 r
  top_sigmoid_ALU/ADDER/U26/Y (OAI21X1)                   0.09       0.56 f
  top_sigmoid_ALU/ADDER/U27/Y (OAI21X1)                   0.18       0.74 r
  top_sigmoid_ALU/ADDER/U28/Y (OAI21X1)                   0.09       0.83 f
  top_sigmoid_ALU/ADDER/U3/Y (NAND2X1)                    0.14       0.97 r
  top_sigmoid_ALU/ADDER/U29/Y (OAI21X1)                   0.09       1.06 f
  top_sigmoid_ALU/ADDER/U30/Y (OAI21X1)                   0.18       1.24 r
  top_sigmoid_ALU/ADDER/U31/Y (OAI21X1)                   0.09       1.33 f
  top_sigmoid_ALU/ADDER/U32/Y (OAI21X1)                   0.18       1.51 r
  top_sigmoid_ALU/ADDER/U33/Y (OAI21X1)                   0.09       1.60 f
  top_sigmoid_ALU/ADDER/U34/Y (OAI21X1)                   0.14       1.74 r
  top_sigmoid_ALU/ADDER/U35/Y (INVX2)                     0.12       1.86 f
  top_sigmoid_ALU/ADDER/U36/Y (OAI21X1)                   0.20       2.05 r
  top_sigmoid_ALU/ADDER/U6/Y (MUX2X1)                     0.28       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/A[8] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.33 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U75/Y (OR2X2)
                                                          0.30       2.63 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.16       2.79 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.16       2.95 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 r
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 r
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/ADDER/in1[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/ADDER/out[9]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/ADDER/in1[1] (sigmoid_ALU_4_way_adder)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/A[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.00 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U58/Y (NOR2X1)
                                                          0.22       0.22 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U84/Y (INVX2)
                                                          0.10       0.32 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U56/Y (NAND2X1)
                                                          0.12       0.44 f
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/U53/Y (XOR2X1)
                                                          0.20       0.64 r
  top_sigmoid_ALU/ADDER/add_2_root_add_1535_3/SUM[1] (sigmoid_ALU_4_way_adder_DW01_add_4)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/B[1] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       0.64 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U64/Y (NAND2X1)
                                                          0.14       0.78 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U87/Y (INVX2)
                                                          0.08       0.87 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U58/Y (AOI21X1)
                                                          0.29       1.16 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U52/Y (OAI21X1)
                                                          0.29       1.45 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U44/Y (AOI21X1)
                                                          0.23       1.68 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U38/Y (OAI21X1)
                                                          0.29       1.98 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U30/Y (AOI21X1)
                                                          0.14       2.11 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U91/Y (INVX2)
                                                          0.15       2.27 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U21/Y (AOI21X1)
                                                          0.15       2.42 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U15/Y (OAI21X1)
                                                          0.17       2.59 r
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U7/Y (AOI21X1)
                                                          0.18       2.77 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/U1/Y (XOR2X1)
                                                          0.17       2.95 f
  top_sigmoid_ALU/ADDER/add_0_root_add_0_root_add_1535_3/SUM[9] (sigmoid_ALU_4_way_adder_DW01_add_5)
                                                          0.00       2.95 f
  top_sigmoid_ALU/ADDER/out[9] (sigmoid_ALU_4_way_adder)
                                                          0.00       2.95 f
  data arrival time                                                  2.95

  max_delay                                               3.00       3.00
  output external delay                                   0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[4]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U109/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U51/Y (OR2X1)              0.37       0.52 f
  top_sigmoid_ALU/M4/mult_1591/U92/Y (XOR2X1)             0.27       0.79 r
  top_sigmoid_ALU/M4/mult_1591/U93/Y (XOR2X1)             0.23       1.03 r
  top_sigmoid_ALU/M4/mult_1591/U27/Y (NOR2X1)             0.20       1.22 f
  top_sigmoid_ALU/M4/mult_1591/U24/Y (OAI21X1)            0.26       1.48 r
  top_sigmoid_ALU/M4/mult_1591/U116/Y (INVX2)             0.11       1.59 f
  top_sigmoid_ALU/M4/mult_1591/U91/Y (BUFX2)              0.21       1.80 f
  top_sigmoid_ALU/M4/mult_1591/U16/Y (XOR2X1)             0.15       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[4] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[4] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.07       0.46 f
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.08       0.54 r
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.10       0.64 f
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.14       0.78 r
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.86 f
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.97 r
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.15       1.12 r
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.17       1.29 f
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.15       1.44 r
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.14       1.58 f
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.27       1.86 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.05 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.15 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.28 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.46 r
  top_sigmoid_ALU/SIGM/U23/Y (INVX1)                      0.11       2.57 f
  top_sigmoid_ALU/SIGM/U132/Y (NOR2X1)                    0.08       2.65 r
  top_sigmoid_ALU/SIGM/sigma[3] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M4/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/unsignval[3] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/b[3] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M4/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M4/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M4/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M4/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M4/mult_1591/U8/Y (XNOR2X1)             0.16       1.95 r
  top_sigmoid_ALU/M4/mult_1591/product[5] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M4/out[5] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M1/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M1/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M1/mult_1591/U80/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M1/mult_1591/U83/Y (NAND3X1)            0.14       1.16 f
  top_sigmoid_ALU/M1/mult_1591/U102/Y (AND2X2)            0.25       1.41 f
  top_sigmoid_ALU/M1/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M1/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M1/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M1/mult_1591/U3/Y (OAI21X1)             0.11       1.86 f
  top_sigmoid_ALU/M1/mult_1591/U77/Y (INVX1)              0.08       1.95 r
  top_sigmoid_ALU/M1/mult_1591/product[7] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M1/out[7] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M2/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M2/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M2/mult_1591/U80/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M2/mult_1591/U83/Y (NAND3X1)            0.14       1.16 f
  top_sigmoid_ALU/M2/mult_1591/U102/Y (AND2X2)            0.25       1.41 f
  top_sigmoid_ALU/M2/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M2/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M2/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M2/mult_1591/U3/Y (OAI21X1)             0.11       1.86 f
  top_sigmoid_ALU/M2/mult_1591/U77/Y (INVX1)              0.08       1.95 r
  top_sigmoid_ALU/M2/mult_1591/product[7] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M2/out[7] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[7]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 f
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.14       0.14 r
  top_sigmoid_ALU/M3/mult_1591/U56/Y (NOR2X1)             0.22       0.37 f
  top_sigmoid_ALU/M3/mult_1591/U43/YS (HAX1)              0.47       0.84 f
  top_sigmoid_ALU/M3/mult_1591/U80/Y (NAND2X1)            0.19       1.02 r
  top_sigmoid_ALU/M3/mult_1591/U83/Y (NAND3X1)            0.14       1.16 f
  top_sigmoid_ALU/M3/mult_1591/U102/Y (AND2X2)            0.25       1.41 f
  top_sigmoid_ALU/M3/mult_1591/U103/Y (INVX2)             0.07       1.48 r
  top_sigmoid_ALU/M3/mult_1591/U11/Y (OAI21X1)            0.09       1.57 f
  top_sigmoid_ALU/M3/mult_1591/U9/Y (AOI21X1)             0.19       1.76 r
  top_sigmoid_ALU/M3/mult_1591/U3/Y (OAI21X1)             0.11       1.86 f
  top_sigmoid_ALU/M3/mult_1591/U77/Y (INVX1)              0.08       1.95 r
  top_sigmoid_ALU/M3/mult_1591/product[7] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.95 r
  top_sigmoid_ALU/M3/out[7] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.95 r
  data arrival time                                                  1.95

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U224/Y (NAND3X1)                    0.49       1.02 r
  top_cost_calculator/U195/Y (OAI22X1)                    0.11       1.13 f
  top_cost_calculator/U194/Y (NOR2X1)                     0.11       1.24 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.48 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.72 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.88 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.01 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.26 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.26 f
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.27       2.53 f
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.11       2.65 r
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.65 r
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U224/Y (NAND3X1)                    0.49       1.02 r
  top_cost_calculator/U195/Y (OAI22X1)                    0.11       1.13 f
  top_cost_calculator/U194/Y (NOR2X1)                     0.11       1.24 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.48 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.72 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.88 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.01 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.26 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.26 f
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.27       2.53 f
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.11       2.65 r
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.65 r
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 f
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 r
  top_cost_calculator/U244/Y (NOR2X1)                     0.36       0.53 f
  top_cost_calculator/U224/Y (NAND3X1)                    0.49       1.02 r
  top_cost_calculator/U195/Y (OAI22X1)                    0.11       1.13 f
  top_cost_calculator/U194/Y (NOR2X1)                     0.11       1.24 r
  top_cost_calculator/U193/Y (NAND3X1)                    0.24       1.48 f
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.48 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.48 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.25       1.72 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.15       1.88 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.13       2.01 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.25       2.26 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.26 f
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.27       2.53 f
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.11       2.65 r
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.65 r
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.65 r
  data arrival time                                                  2.65

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 r
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.19       0.19 f
  top_sigmoid_ALU/SIGM/U8/Y (AND2X2)                      0.26       0.45 f
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.13       0.58 r
  top_sigmoid_ALU/SIGM/U29/Y (NAND2X1)                    0.10       0.67 f
  top_sigmoid_ALU/SIGM/U7/Y (INVX2)                       0.08       0.75 r
  top_sigmoid_ALU/SIGM/U90/Y (OAI21X1)                    0.11       0.86 f
  top_sigmoid_ALU/SIGM/U45/Y (AND2X1)                     0.23       1.09 f
  top_sigmoid_ALU/SIGM/U96/Y (OAI21X1)                    0.20       1.30 r
  top_sigmoid_ALU/SIGM/U108/Y (OAI21X1)                   0.09       1.39 f
  top_sigmoid_ALU/SIGM/U109/Y (OAI21X1)                   0.19       1.58 r
  top_sigmoid_ALU/SIGM/U41/Y (XOR2X1)                     0.28       1.85 f
  top_sigmoid_ALU/SIGM/U122/Y (NAND3X1)                   0.19       2.04 r
  top_sigmoid_ALU/SIGM/U21/Y (INVX2)                      0.10       2.14 f
  top_sigmoid_ALU/SIGM/U124/Y (NAND2X1)                   0.13       2.27 r
  top_sigmoid_ALU/SIGM/U22/Y (AND2X2)                     0.18       2.45 r
  top_sigmoid_ALU/SIGM/U125/Y (NAND3X1)                   0.07       2.53 f
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.12       2.64 r
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.64 r
  data arrival time                                                  2.64

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[3]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.91 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.07 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.74 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.90 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.54 r
  top_cost_calculator/SUB_BLOCK/U11/Y (OAI22X1)           0.10       2.64 f
  top_cost_calculator/SUB_BLOCK/mag_diff[3] (abs_subtractor_4bit)
                                                          0.00       2.64 f
  top_cost_calculator/next_sub_reg[3] (cost_calculator)
                                                          0.00       2.64 f
  data arrival time                                                  2.64

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[2]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.91 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.07 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.74 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.90 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.54 r
  top_cost_calculator/SUB_BLOCK/U19/Y (OAI22X1)           0.10       2.64 f
  top_cost_calculator/SUB_BLOCK/mag_diff[2] (abs_subtractor_4bit)
                                                          0.00       2.64 f
  top_cost_calculator/next_sub_reg[2] (cost_calculator)
                                                          0.00       2.64 f
  data arrival time                                                  2.64

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_cost_calculator/IND_BLOCK/count_out[2]
              (internal path startpoint)
  Endpoint: top_cost_calculator/next_sub_reg[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_cost_calculator/IND_BLOCK/count_out[2] (flex_counter_NUM_CNT_BITS4_1)
                                                          0.00       0.00 r
  top_cost_calculator/U364/Y (INVX2)                      0.17       0.17 f
  top_cost_calculator/U244/Y (NOR2X1)                     0.24       0.41 r
  top_cost_calculator/U240/Y (NAND3X1)                    0.28       0.69 f
  top_cost_calculator/U202/Y (OAI22X1)                    0.22       0.91 r
  top_cost_calculator/U201/Y (AOI21X1)                    0.16       1.07 f
  top_cost_calculator/U193/Y (NAND3X1)                    0.38       1.45 r
  top_cost_calculator/SUB_BLOCK/b[2] (abs_subtractor_4bit)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/b[2] (comparator_0)
                                                          0.00       1.45 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U22/Y (XNOR2X1)
                                                          0.28       1.74 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U12/Y (AOI22X1)
                                                          0.16       1.90 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U11/Y (OAI22X1)
                                                          0.15       2.04 f
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/U10/Y (NOR2X1)
                                                          0.16       2.20 r
  top_cost_calculator/SUB_BLOCK/MAG_COMPARATOR/eq (comparator_0)
                                                          0.00       2.20 r
  top_cost_calculator/SUB_BLOCK/U1/Y (OR2X2)              0.34       2.54 r
  top_cost_calculator/SUB_BLOCK/U27/Y (OAI22X1)           0.10       2.64 f
  top_cost_calculator/SUB_BLOCK/mag_diff[1] (abs_subtractor_4bit)
                                                          0.00       2.64 f
  top_cost_calculator/next_sub_reg[1] (cost_calculator)
                                                          0.00       2.64 f
  data arrival time                                                  2.64

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_sigmoid_ALU/M1/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M1/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M1/unsignval[3] (sigmoid_ALU_multiplier_3)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/b[3] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M1/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M1/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M1/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M1/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M1/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M1/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M1/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M1/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M1/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M1/mult_1591/U8/Y (XNOR2X1)             0.16       1.94 r
  top_sigmoid_ALU/M1/mult_1591/product[5] (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                                          0.00       1.94 r
  top_sigmoid_ALU/M1/out[5] (sigmoid_ALU_multiplier_3)
                                                          0.00       1.94 r
  data arrival time                                                  1.94

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_sigmoid_ALU/M2/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M2/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M2/unsignval[3] (sigmoid_ALU_multiplier_2)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/b[3] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M2/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M2/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M2/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M2/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M2/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M2/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M2/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M2/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M2/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M2/mult_1591/U8/Y (XNOR2X1)             0.16       1.94 r
  top_sigmoid_ALU/M2/mult_1591/product[5] (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                                          0.00       1.94 r
  top_sigmoid_ALU/M2/out[5] (sigmoid_ALU_multiplier_2)
                                                          0.00       1.94 r
  data arrival time                                                  1.94

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_sigmoid_ALU/M3/unsignval[3]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M3/out[5]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M3/unsignval[3] (sigmoid_ALU_multiplier_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/b[3] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M3/mult_1591/U112/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M3/mult_1591/U60/Y (NOR2X1)             0.21       0.36 r
  top_sigmoid_ALU/M3/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M3/mult_1591/U78/Y (XOR2X1)             0.23       0.95 f
  top_sigmoid_ALU/M3/mult_1591/U79/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M3/mult_1591/U20/Y (NOR2X1)             0.19       1.37 f
  top_sigmoid_ALU/M3/mult_1591/U99/Y (INVX1)              0.18       1.54 r
  top_sigmoid_ALU/M3/mult_1591/U98/Y (INVX2)              0.08       1.63 f
  top_sigmoid_ALU/M3/mult_1591/U17/Y (OAI21X1)            0.16       1.79 r
  top_sigmoid_ALU/M3/mult_1591/U8/Y (XNOR2X1)             0.16       1.94 r
  top_sigmoid_ALU/M3/mult_1591/product[5] (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                                          0.00       1.94 r
  top_sigmoid_ALU/M3/out[5] (sigmoid_ALU_multiplier_1)
                                                          0.00       1.94 r
  data arrival time                                                  1.94

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_sigmoid_ALU/SIGM/accum[4]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[1]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[4] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U53/Y (INVX2)                      0.20       0.20 r
  top_sigmoid_ALU/SIGM/U63/Y (OAI21X1)                    0.09       0.29 f
  top_sigmoid_ALU/SIGM/U64/Y (OAI21X1)                    0.18       0.47 r
  top_sigmoid_ALU/SIGM/U65/Y (NOR2X1)                     0.19       0.67 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.15       0.81 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.96 f
  top_sigmoid_ALU/SIGM/U27/Y (OAI21X1)                    0.14       1.11 r
  top_sigmoid_ALU/SIGM/U3/Y (INVX2)                       0.17       1.27 f
  top_sigmoid_ALU/SIGM/U34/Y (XNOR2X1)                    0.21       1.49 r
  top_sigmoid_ALU/SIGM/U32/Y (OR2X1)                      0.20       1.69 r
  top_sigmoid_ALU/SIGM/U101/Y (NOR2X1)                    0.13       1.82 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.20       2.02 r
  top_sigmoid_ALU/SIGM/U17/Y (INVX2)                      0.11       2.14 f
  top_sigmoid_ALU/SIGM/U111/Y (NAND3X1)                   0.24       2.38 r
  top_sigmoid_ALU/SIGM/U12/Y (OAI22X1)                    0.14       2.52 f
  top_sigmoid_ALU/SIGM/U130/Y (OAI21X1)                   0.12       2.64 r
  top_sigmoid_ALU/SIGM/sigma[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.64 r
  data arrival time                                                  2.64

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_sigmoid_ALU/SIGM/accum[1]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/SIGM/sigma[0]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  top_sigmoid_ALU/SIGM/accum[1] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       0.00 f
  top_sigmoid_ALU/SIGM/U58/Y (INVX2)                      0.11       0.11 r
  top_sigmoid_ALU/SIGM/U59/Y (NOR2X1)                     0.12       0.23 f
  top_sigmoid_ALU/SIGM/U60/Y (OAI21X1)                    0.16       0.39 r
  top_sigmoid_ALU/SIGM/U61/Y (NAND2X1)                    0.07       0.46 f
  top_sigmoid_ALU/SIGM/U31/Y (INVX1)                      0.08       0.54 r
  top_sigmoid_ALU/SIGM/U28/Y (NAND2X1)                    0.10       0.64 f
  top_sigmoid_ALU/SIGM/U4/Y (NAND2X1)                     0.14       0.78 r
  top_sigmoid_ALU/SIGM/U26/Y (INVX2)                      0.15       0.93 f
  top_sigmoid_ALU/SIGM/U24/Y (INVX4)                      0.12       1.05 r
  top_sigmoid_ALU/SIGM/U25/Y (INVX8)                      0.11       1.15 f
  top_sigmoid_ALU/SIGM/U67/Y (XOR2X1)                     0.23       1.38 r
  top_sigmoid_ALU/SIGM/U68/Y (INVX2)                      0.08       1.46 f
  top_sigmoid_ALU/SIGM/U69/Y (NAND3X1)                    0.12       1.58 r
  top_sigmoid_ALU/SIGM/U80/Y (NOR2X1)                     0.15       1.72 f
  top_sigmoid_ALU/SIGM/U102/Y (NAND3X1)                   0.24       1.97 r
  top_sigmoid_ALU/SIGM/U104/Y (NOR2X1)                    0.16       2.13 f
  top_sigmoid_ALU/SIGM/U110/Y (NAND3X1)                   0.25       2.38 r
  top_sigmoid_ALU/SIGM/U112/Y (OAI22X1)                   0.10       2.48 f
  top_sigmoid_ALU/SIGM/U43/Y (INVX1)                      0.11       2.58 r
  top_sigmoid_ALU/SIGM/U126/Y (NAND3X1)                   0.06       2.64 f
  top_sigmoid_ALU/SIGM/sigma[0] (sigmoid_ALU_sigmoid_calculator)
                                                          0.00       2.64 f
  data arrival time                                                  2.64

  max_delay                                               2.70       2.70
  output external delay                                   0.00       2.70
  data required time                                                 2.70
  --------------------------------------------------------------------------
  data required time                                                 2.70
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: top_sigmoid_ALU/M4/signval[0]
              (internal path startpoint)
  Endpoint: top_sigmoid_ALU/M4/out[6]
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  top_sigmoid_ALU/M4/signval[0] (sigmoid_ALU_multiplier_0)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/a[0] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       0.00 r
  top_sigmoid_ALU/M4/mult_1591/U105/Y (INVX2)             0.15       0.15 f
  top_sigmoid_ALU/M4/mult_1591/U60/Y (NOR2X1)             0.21       0.37 r
  top_sigmoid_ALU/M4/mult_1591/U46/Y (OR2X2)              0.36       0.72 r
  top_sigmoid_ALU/M4/mult_1591/U77/Y (XOR2X1)             0.23       0.95 r
  top_sigmoid_ALU/M4/mult_1591/U78/Y (XOR2X1)             0.23       1.18 r
  top_sigmoid_ALU/M4/mult_1591/U21/Y (NAND2X1)            0.17       1.35 f
  top_sigmoid_ALU/M4/mult_1591/U11/Y (OAI21X1)            0.20       1.55 r
  top_sigmoid_ALU/M4/mult_1591/U84/Y (AOI21X1)            0.22       1.77 f
  top_sigmoid_ALU/M4/mult_1591/U2/Y (XOR2X1)              0.18       1.94 f
  top_sigmoid_ALU/M4/mult_1591/product[6] (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                                          0.00       1.94 f
  top_sigmoid_ALU/M4/out[6] (sigmoid_ALU_multiplier_0)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  max_delay                                               2.00       2.00
  output external delay                                   0.00       2.00
  data required time                                                 2.00
  --------------------------------------------------------------------------
  data required time                                                 2.00
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
 
****************************************
Report : area
Design : digit_recognizer_final
Version: K-2015.06-SP1
Date   : Tue May  1 11:58:08 2018
****************************************

Library(s) Used:

    osu05_stdcells (File: /package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                         2866
Number of nets:                          8848
Number of cells:                         6210
Number of combinational cells:           4580
Number of sequential cells:              1483
Number of macros/black boxes:               0
Number of buf/inv:                       1865
Number of references:                       9

Combinational area:            1132848.000000
Buf/Inv area:                   287208.000000
Noncombinational area:         1206072.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               2338920.000000
Total area:                 undefined
1
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : digit_recognizer_final
Version: K-2015.06-SP1
Date   : Tue May  1 11:58:08 2018
****************************************


Library(s) Used:

    osu05_stdcells (File: /package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
digit_recognizer_final                    8.343  592.171  681.706  600.514 100.0
  top_digit_decode (digit_decode)         4.094   39.290   49.836   43.384   7.2
    COMPARATOR (comparator_1)             0.000    0.000    1.490 1.49e-06   0.0
    INDEX_COUNT (flex_counter_NUM_CNT_BITS4_0)
                                          1.828    4.772    5.459    6.600   1.1
  top_cost_calculator (cost_calculator)
                                          1.357   51.793   82.454   53.150   8.9
    IND_BLOCK (flex_counter_NUM_CNT_BITS4_1)
                                          0.000    3.111    5.459    3.111   0.5
    ADD_BLOCK (adder_8bit)                0.000    0.000    5.160 5.16e-06   0.0
      AN (adder_nbit_BIT_WIDTH8)          0.000    0.000    5.160 5.16e-06   0.0
        genblk1[7].IX (adder_1bit_0)      0.000    0.000    0.575 5.75e-07   0.0
        genblk1[6].IX (adder_1bit_1)      0.000    0.000    0.712 7.12e-07   0.0
        genblk1[5].IX (adder_1bit_2)      0.000    0.000    0.712 7.12e-07   0.0
        genblk1[4].IX (adder_1bit_3)      0.000    0.000    0.662 6.62e-07   0.0
        genblk1[3].IX (adder_1bit_4)      0.000    0.000    0.662 6.62e-07   0.0
        genblk1[2].IX (adder_1bit_5)      0.000    0.000    0.630 6.30e-07   0.0
        genblk1[1].IX (adder_1bit_6)      0.000    0.000    0.630 6.30e-07   0.0
        genblk1[0].IX (adder_1bit_7)      0.000    0.000    0.576 5.76e-07   0.0
    SQ_BLOCK (mult_4bit)                  0.000    0.000    5.751 5.75e-06   0.0
      mult_871 (mult_4bit_DW_mult_uns_1)
                                          0.000    0.000    5.751 5.75e-06   0.0
    SUB_BLOCK (abs_subtractor_4bit)       0.000    0.000    4.521 4.52e-06   0.0
      MAG_COMPARATOR (comparator_0)       0.000    0.000    1.377 1.38e-06   0.0
  top_sigmoid_ALU (sigmoid_ALU)        2.16e-03   47.837   86.849   47.839   8.0
    SIGM (sigmoid_ALU_sigmoid_calculator)
                                          0.000    0.000   10.729 1.07e-05   0.0
    ACCUM (sigmoid_ALU_accumulator)       0.000    7.810   14.618    7.810   1.3
      add_1567 (sigmoid_ALU_accumulator_DW01_add_1)
                                          0.000    0.000    7.945 7.94e-06   0.0
    ADDER (sigmoid_ALU_4_way_adder)       0.000    0.000   13.932 1.39e-05   0.0
      add_0_root_add_0_root_add_1535_3 (sigmoid_ALU_4_way_adder_DW01_add_5)
                                          0.000    0.000    4.693 4.69e-06   0.0
      add_2_root_add_1535_3 (sigmoid_ALU_4_way_adder_DW01_add_4)
                                          0.000    0.000    4.302 4.30e-06   0.0
    M4 (sigmoid_ALU_multiplier_0)         0.000    0.000    6.912 6.91e-06   0.0
      mult_1591 (sigmoid_ALU_multiplier_0_DW_mult_tc_1)
                                          0.000    0.000    6.912 6.91e-06   0.0
    M3 (sigmoid_ALU_multiplier_1)         0.000    0.000    6.904 6.90e-06   0.0
      mult_1591 (sigmoid_ALU_multiplier_1_DW_mult_tc_1)
                                          0.000    0.000    6.904 6.90e-06   0.0
    M2 (sigmoid_ALU_multiplier_2)         0.000    0.000    6.904 6.90e-06   0.0
      mult_1591 (sigmoid_ALU_multiplier_2_DW_mult_tc_1)
                                          0.000    0.000    6.904 6.90e-06   0.0
    M1 (sigmoid_ALU_multiplier_3)         0.000    0.000    6.904 6.90e-06   0.0
      mult_1591 (sigmoid_ALU_multiplier_3_DW_mult_tc_1)
                                          0.000    0.000    6.904 6.90e-06   0.0
  top_fmc (fmc)                           0.000   24.268   28.894   24.268   4.0
    fmc_counter (flex_counter_NUM_CNT_BITS4_2)
                                          0.000    3.111    5.459    3.111   0.5
  top_sigmoid_registers (sigmoidRegisters)
                                          0.000   35.145   36.302   35.145   5.9
    genblk2[9].weightReg (sigmoidRegisters_addressableReg_ADDRESS17)
                                          0.000    1.953    1.848    1.953   0.3
    genblk2[8].weightReg (sigmoidRegisters_addressableReg_ADDRESS16)
                                          0.000    1.953    1.812    1.953   0.3
    genblk2[7].weightReg (sigmoidRegisters_addressableReg_ADDRESS15)
                                          0.000    1.953    1.736    1.953   0.3
    genblk2[6].weightReg (sigmoidRegisters_addressableReg_ADDRESS14)
                                          0.000    1.953    1.731    1.953   0.3
    genblk2[5].weightReg (sigmoidRegisters_addressableReg_ADDRESS13)
                                          0.000    1.953    1.731    1.953   0.3
    genblk2[4].weightReg (sigmoidRegisters_addressableReg_ADDRESS12)
                                          0.000    1.953    1.848    1.953   0.3
    genblk2[3].weightReg (sigmoidRegisters_addressableReg_ADDRESS11)
                                          0.000    1.953    1.731    1.953   0.3
    genblk2[2].weightReg (sigmoidRegisters_addressableReg_ADDRESS10)
                                          0.000    1.953    1.848    1.953   0.3
    genblk2[1].weightReg (sigmoidRegisters_addressableReg_ADDRESS9)
                                          0.000    1.953    1.848    1.953   0.3
    genblk2[0].weightReg (sigmoidRegisters_addressableReg_ADDRESS8)
                                          0.000    1.953    1.812    1.953   0.3
    genblk1[7].neuronReg (sigmoidRegisters_addressableReg_ADDRESS7)
                                          0.000    1.953    1.731    1.953   0.3
    genblk1[6].neuronReg (sigmoidRegisters_addressableReg_ADDRESS6)
                                          0.000    1.953    1.848    1.953   0.3
    genblk1[5].neuronReg (sigmoidRegisters_addressableReg_ADDRESS5)
                                          0.000    1.953    1.848    1.953   0.3
    genblk1[4].neuronReg (sigmoidRegisters_addressableReg_ADDRESS4)
                                          0.000    1.953    1.812    1.953   0.3
    genblk1[3].neuronReg (sigmoidRegisters_addressableReg_ADDRESS3)
                                          0.000    1.953    1.848    1.953   0.3
    genblk1[2].neuronReg (sigmoidRegisters_addressableReg_ADDRESS2)
                                          0.000    1.953    1.812    1.953   0.3
    genblk1[1].neuronReg (sigmoidRegisters_addressableReg_ADDRESS1)
                                          0.000    1.953    1.812    1.953   0.3
    genblk1[0].neuronReg (sigmoidRegisters_addressableReg_ADDRESS0)
                                          0.000    1.953    1.782    1.953   0.3
  top_pixel_data (pixelData)           2.08e-03  289.461  232.565  289.463  48.2
    genblk1[71].dataReg (pixelData_PTPSR_0)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[70].dataReg (pixelData_PTPSR_1)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[69].dataReg (pixelData_PTPSR_2)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[68].dataReg (pixelData_PTPSR_3)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[67].dataReg (pixelData_PTPSR_4)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[66].dataReg (pixelData_PTPSR_5)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[65].dataReg (pixelData_PTPSR_6)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[64].dataReg (pixelData_PTPSR_7)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[63].dataReg (pixelData_PTPSR_8)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[62].dataReg (pixelData_PTPSR_9)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[61].dataReg (pixelData_PTPSR_10)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[60].dataReg (pixelData_PTPSR_11)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[59].dataReg (pixelData_PTPSR_12)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[58].dataReg (pixelData_PTPSR_13)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[57].dataReg (pixelData_PTPSR_14)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[56].dataReg (pixelData_PTPSR_15)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[55].dataReg (pixelData_PTPSR_16)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[54].dataReg (pixelData_PTPSR_17)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[53].dataReg (pixelData_PTPSR_18)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[52].dataReg (pixelData_PTPSR_19)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[51].dataReg (pixelData_PTPSR_20)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[50].dataReg (pixelData_PTPSR_21)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[49].dataReg (pixelData_PTPSR_22)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[48].dataReg (pixelData_PTPSR_23)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[47].dataReg (pixelData_PTPSR_24)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[46].dataReg (pixelData_PTPSR_25)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[45].dataReg (pixelData_PTPSR_26)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[44].dataReg (pixelData_PTPSR_27)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[43].dataReg (pixelData_PTPSR_28)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[42].dataReg (pixelData_PTPSR_29)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[41].dataReg (pixelData_PTPSR_30)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[40].dataReg (pixelData_PTPSR_31)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[39].dataReg (pixelData_PTPSR_32)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[38].dataReg (pixelData_PTPSR_33)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[37].dataReg (pixelData_PTPSR_34)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[36].dataReg (pixelData_PTPSR_35)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[35].dataReg (pixelData_PTPSR_36)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[34].dataReg (pixelData_PTPSR_37)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[33].dataReg (pixelData_PTPSR_38)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[32].dataReg (pixelData_PTPSR_39)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[31].dataReg (pixelData_PTPSR_40)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[30].dataReg (pixelData_PTPSR_41)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[29].dataReg (pixelData_PTPSR_42)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[28].dataReg (pixelData_PTPSR_43)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[27].dataReg (pixelData_PTPSR_44)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[26].dataReg (pixelData_PTPSR_45)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[25].dataReg (pixelData_PTPSR_46)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[24].dataReg (pixelData_PTPSR_47)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[23].dataReg (pixelData_PTPSR_48)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[22].dataReg (pixelData_PTPSR_49)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[21].dataReg (pixelData_PTPSR_50)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[20].dataReg (pixelData_PTPSR_51)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[19].dataReg (pixelData_PTPSR_52)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[18].dataReg (pixelData_PTPSR_53)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[17].dataReg (pixelData_PTPSR_54)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[16].dataReg (pixelData_PTPSR_55)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[15].dataReg (pixelData_PTPSR_56)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[14].dataReg (pixelData_PTPSR_57)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[13].dataReg (pixelData_PTPSR_58)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[12].dataReg (pixelData_PTPSR_59)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[11].dataReg (pixelData_PTPSR_60)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[10].dataReg (pixelData_PTPSR_61)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[9].dataReg (pixelData_PTPSR_62)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[8].dataReg (pixelData_PTPSR_63)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[7].dataReg (pixelData_PTPSR_64)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[6].dataReg (pixelData_PTPSR_65)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[5].dataReg (pixelData_PTPSR_66)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[4].dataReg (pixelData_PTPSR_67)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[3].dataReg (pixelData_PTPSR_68)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[2].dataReg (pixelData_PTPSR_69)
                                          0.000    3.905    3.120    3.905   0.7
    genblk1[1].dataReg (pixelData_PTPSR_70)
                                          0.000    3.905    3.120    3.905   0.7
    firstReg (pixelData_PTPSR_71)         0.000    3.905    3.120    3.905   0.7
  top_spi_output (SPI_output_controller)
                                          0.312   10.639   16.529   10.951   1.8
    spi_output_ptssr (gen_pts_sr_NUM_BITS8_SHIFT_MSB0)
                                          0.291    5.616    6.038    5.907   1.0
    spi_input_4bit_counter (flex_counter_NUM_CNT_BITS4_3)
                                          0.000    3.111    5.459    3.111   0.5
  top_spi_input (SPI_input_controller)    0.919   32.512   41.875   33.431   5.6
    spi_input_pos_edge (gen_pos_edge_detect)
                                       3.68e-02    2.158    1.681    2.195   0.4
      sync_posedge (gen_sync_0)        1.61e-02    1.394    1.066    1.410   0.2
    spi_input_sync (gen_sync_1)        9.47e-03    1.397    1.066    1.407   0.2
    spi_input_stpsr (gen_stp_sr_NUM_BITS8_SHIFT_MSB0)
                                       1.93e-03    5.044    5.399    5.046   0.8
    spi_input_4bit_counter (flex_counter_NUM_CNT_BITS4_4)
                                          0.000    3.111    5.459    3.111   0.5
    spi_input_7bit_counter (flex_counter_NUM_CNT_BITS7)
                                          0.145    5.049    9.983    5.194   0.9
      add_590 (flex_counter_NUM_CNT_BITS7_DW01_inc_0)
                                          0.000    0.000    1.541 1.54e-06   0.0
  top_network_controller (networkController)
                                          1.657   61.227  106.403   62.885  10.5
    detectCounter (flex_counter_NUM_CNT_BITS8)
                                          0.160    5.659   11.129    5.819   1.0
      add_590 (flex_counter_NUM_CNT_BITS8_DW01_inc_0)
                                          0.000    0.000    1.807 1.81e-06   0.0
    neuronCounter (flex_counter_NUM_CNT_BITS4_5)
                                          0.000    3.111    5.549    3.111   0.5
    flashAddressCounter (flex_counter_NUM_CNT_BITS9)
                                          0.177    6.282   12.762    6.459   1.1
      add_590 (flex_counter_NUM_CNT_BITS9_DW01_inc_0)
                                          0.000    0.000    2.073 2.07e-06   0.0
    flashCounter (flex_counter_NUM_CNT_BITS4_6)
                                          0.000    3.111    6.134    3.111   0.5
    inputCounter (flex_counter_NUM_CNT_BITS6)
                                          0.000    4.356    8.766    4.356   0.7
1
