[1] Apache Lucene. 2014. http://lucene.apache.org/. (2014). Retreived July 2014.
[2] Omid Azizi, Aqeel Mahesri, Benjamin C. Lee, Sanjay J. Patel, and Mark Horowitz.
2010. Energy-performance Tradeo�s in Processor Architecture and Circuit
Design: A Marginal Cost Analysis. In ACM/IEEE International Symposium on
Computer Architecture (ISCA).
[3] Luiz André Barroso, Jimmy Clidaras, and Urs Hölzle. 2013. The Datacenter as a
Computer: An Introduction to the Design of Warehouse-Scale Machines. Morgan &
Claypool.
[4] Mark Broadie and Paul Glasserman. 1993. Estimating security price derivatives
using simulation. Management Science 42, 2 (1993).
[5] Ting Cao, Stephen M. Blackburn, Tiejun Gao, and Kathryn S. McKinley. 2012. The
Yin and Yang of Power and Performance for Asymmetric Hardware and Managed
Software. In ACM/IEEE International Symposium on Computer Architecture (ISCA).
[6] Nagabhushan Chitlur, Ganapati Srinivasa, Scott Hahn, P K. Gupta, Dheeraj Reddy,
David Koufaty, Paul Brett, Abirami Prabhakaran, Li Zhao, Nelson Ijih, Suchit
Subhaschandra, Sabina Grover, Xiaowei Jiang, and Ravi Iyer. 2012. QuickIA:
Exploring Heterogeneous Architectures on Real Prototypes. In IEEE International
Symposium on High-Performance Computer Architecture (HPCA).
[7] Gonzalo Cortazar, Miguel Gravet, and Jorge Urzua. 2006. The Valuation of
Multidimensional American Real Options using the LSM Simulation. Computers
and Operations Research (2006).
[8] Howard David, Eugene Gorbatov, Ulf R. Hanebutte, Rahul Khanna, and Christian Le. 2010. RAPL: Memory power estimation and capping. In International
Symposium on Low-Power Electronics and Design (ISLPED).
[9] Je�rey Dean and Luiz André Barroso. 2013. The Tail at Scale. Commun. ACM 56,
2 (2013).
[10] Giuseppe DeCandia, Deniz Hastorun, Madan Jampani, Gunavardhan Kakulapati,
Avinash Lakshman, Alex Pilchin, Swaminathan Sivasubramanian, Peter Vosshall,
and Werner Vogels. 2007. Dynamo: Amazon’s highly available key-value store.
In ACM Symposium on Operating Systems Principles (SOSP).
[11] Mike Demler. 2013. MediaTek Steps Up to Tablets: MT8135 Brings Heterogeneous
Multiprocessing to Big.Little. (Aug 2013). Microprocessor Report, The Linley
Group.
[12] Hadi Esmaeilzadeh, Ting Cao, Yang Xi, Stephen M. Blackburn, and Kathryn S.
McKinley. 2011. Looking back on the language and hardware revolutions: Measured power, performance, and scaling. In ACM International Conference on
Architectural Support for Programming Languages and Operation Systems (ASPLOS).
[13] Peter Greenhalgh. 2011. Big. little processing with ARM Cortex-A15 & Cortex-A7.
ARM White paper (2011).
[14] Ed Grochowski, Ronny Ronen, John Shen, and Hong Wang. 2004. Best of Both
Latency and Throughput. In Proceedings of the IEEE International Conference on
Computer Design.
[15] Ron Guida. 2010. Parallelizing a Computationally Intensive Financial R Application with Zircon Technology. In The R User Conference.
[16] Gurobi Optimization Inc. 2016. Gurobi Optimization. (2016). http://www.gurobi.
com.
[17] James Hamilton. 2009. The Cost of Latency. (2009). http://perspectives.mvdirona.
com/10/31/TheCostOfLatency.aspx.
[18] Ronald Hankey. 2014. Electric Power Monthly with Data for December 2014.
(2014). http://www.eia.gov/electricity/monthly/current_year/december2014.pdf.
[19] Md E. Haque, Yong H. Eom, Yuxiong He, Sameh Elnikety, Ricardo Bianchini, and
Kathryn S. McKinley. 2015. Few-to-Many: Incremental Parallelism for Reducing
Tail Latency in Interactive Services. In ACM International Conference on Architectural Support for Programming Languages and Operation Systems (ASPLOS).
[20] Yuxiong He, Sameh Elnikety, James Larus, and Chenyu Yan. 2012. Zeta: Scheduling Interactive Services with Partial Execution. In ACM Symposium on Cloud
Computing (SOCC).
[21] Joseph L. Hellerstein, Yixin Diao, Sujay Parekh, and Dawn M. Tilbury. 2004.
Feedback Control of Computing Systems. John Wiley & Sons.
[22] Mark D. Hill and Michael R. Marty. 2008. Amdahl’s Law in the Multicore Era.
Computer 41, 7 (2008).
[23] Chang-Hong Hsu, Yunqi Zhang, Michael A. Laurenzano, David Meisner, Thomas
Wenisch, Ronald G. Dreslinski, Jason Mars, and Lingjia Tang. 2015. Adrenaline:
Pinpointing and Reining in Tail Queries with Quick Voltage Boosting. In IEEE
International Symposium on High Performance Computer Architecture (HPCA).
[24] Chang-Hong Hsu, Yunqi Zhang, Michael A. Laurenzano, David Meisner, Thomas
Wenisch, Ronald G. Dreslinski, Jason Mars, and Lingjia Tang. 2017. Reining in
Long Tails in Warehouse-Scale Computers with Quick Voltage Boosting Using
Adrenaline. ACM Trans. Comput. Syst. 35, 1, Article 2 (March 2017).
[25] Virajith Jalaparti, Peter Bodik, Srikanth Kandula, Ishai Menache, Mikhail Rybalkin, and Chenyu Yan. 2013. Speeding Up Distributed Request-response Work�ows. In ACM Conference of the Special Interest Group on Data Communication
(SIGCOMM).
[26] Sean James. 2016. Energy E�ciency and Designing the Datacenters of the Future.
(2016). https://blogs.microsoft.com/green/2016/10/27/energy-e�ciency-anddesigning-the-datacenters-of-the-future/.
[27] Vijay Janapa Reddi, Benjamin C. Lee, Trishul Chilimbi, and Kushagra Vaid. 2010.
Web search using mobile cores: quantifying and mitigating the price of e�ciency.
In ACM/IEEE International Symposium on Computer Architecture (ISCA).
[28] Myeongjae Jeon, Yuxiong He, Hwanju Kim, Sameh Elnikety, Scott Rixner, and
Alan L. Cox. 2016. TPC: Target-Driven Parallelism Combining Prediction and
Correction to Reduce Tail Latency in Interactive Services. In ACM International
Conference on Architectural Support for Programming Languages and Operation
Systems (ASPLOS).
[29] Myeongjae Jeon, Saehoon Kim, Seung-Won Hwang, Yuxiong He, Sameh Elnikety,
Alan L. Cox, and Scott Rixner. 2014. Predictive parallelization: Taming tail
latencies in web search. In ACM Conference on Research and Development in
Information Retrieval (SIGIR).
[30] Ivan Jibaja, Ting Cao, Stephen M. Blackburn, Tiejun Gao, and Kathryn S. McKinley.
2016. Portable Performance on Asymmetric Multcore Processors. In ACM/IEEE
International Symposium on Code Generation and Optimization (CGO).
[31] Harshad Kasture, Davide B. Bartolini, Nathan Beckmann, and Daniel Sanchez.
2015. Rubik: Fast Analytical Power Management for Latency-Critical Systems.
In IEEE/ACM International Symposium on Microarchitecture (MICRO).
[32] Saehoon Kim, Yuxiong He, Seung-Won Hwang, Sameh Elnikety, and Seungjin
Choi. 2015. Delayed-Dynamic-Selective (DDS) Prediction for Reducing Extreme
Tail Latency in Web Search. In ACM International Conference on Web Search and
Data Mining (WSDM).
[33] Data Center Knowledge. 2016. The Facebook Data Center FAQ. (2016). http:
//www.datacenterknowledge.com/the-facebook-data-center-faq-page-three/
[34] Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan,
and Dean M. Tullsen. 2003. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In IEEE/ACM International
Symposium on Microarchitecture (MICRO).
[35] Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi,
and Keith I. Farkas. 2004. Single-ISA Heterogeneous Multi-Core Architectures
for Multithreaded Workload Performance. In ACM/IEEE International Symposium
on Computer Architecture (ISCA).
[36] Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, and Dean M. Tullsen.
2009. McPAT: An integrated power, area, and timing modeling framework for
multicore and manycore architectures. In ACM/IEEE International Symposium on
Microarchitecture (MICRO).
[37] Tong Li, Dan P. Baumberger, David A. Koufaty, and Scott Hahn. 2007. E�cient operating system scheduling for performance-asymmetric multi-core architectures.
In ACM/IEEE Conference on Supercomputing.
[38] David Lo, Liqun Cheng, Rama Govindaraju, Luiz André Barroso, and Christos
Kozyrakis. 2014. Towards Energy Proportionality for Large-scale Latency-critical
Workloads. In ACM/IEEE International Symposium on Computer Architecture
(ISCA).
[39] Jacob R. Lorch and Alan Jay Smith. 2001. Improving Dynamic Voltage Scaling
Algorithms with PACE. In ACM International Conference on Measurement and
Modeling of Computer Systems (SIGMETRICS).
[40] Lucene Nightly Benchmarks. 2014. http://people.apache.org/˜mikemccand/lucenebench. (2014). Retreived June 2014.
[41] Andrew Lukefahr, Shruti Padmanabha, Reetuparna Das, Ronald Dreslinski, Jr.,
Thomas F. Wenisch, and Scott Mahlke. 2014. Heterogeneous Microarchitectures
Trump Voltage Scaling for Low-power Cores. In IEEE International Conference on
Parallel Architectures and Compilation Techniques (PACT).
[42] Mathworks. 2015. http://www.mathworks.com/discovery/pid-tuning.html.
(2015). Retreived July 2015.
[43] David Meisner, Brian T. Gold, and Thomas F. Wenisch. 2009. PowerNap: Eliminating Server Idle Power. In ACM International Conference on Architectural Support
for Programming Languages and Operation Systems (ASPLOS).
[44] Tony Nowatzki, Vinay Gangadhar, and Karthikeyan Sankaralingam. 2015. Exploring the Potential of Heterogeneous Von Neumann/Data�ow Execution Models.
In ACM/IEEE International Symposium on Computer Architecture (ISCA).
[45] Vinicius Petrucci, Michael A. Laurenzano, John Doherty, Yunqi Zhang, Daniel
Mosse, Jason Mars, and Lingjia Tang. 2015. Octopus-Man: QoS-Driven Task Management for Heterogeneous Multicore in Warehouse Scale Computers. In IEEE
International Symposium on High Performance Computer Architecture (HPCA).
[46] Qualcomm. 2014. Snapdragon 810 Processors. (2014). https://www.qualcomm.
com/products/snapdragon/processors/810
[47] Shaolei Ren, Yuxiong He, Sameh Elnikety, and Kathryn McKinley. 2013. Exploiting Processor Heterogeneity in Interactive Services. In USENIX International
Conference on Autonomic Computing (ICAC).
[48] Shaolei Ren, Yuxiong He, and Kathryn McKinley. 2014. A Theoretical Foundation for Scheduling and Designing Heterogeneous Processors for Interactive
Applications. The International Symposuium on Distributed Computing (DISC).
[49] Juan Carlos Saez, Manuel Prieto, Alexandra Fedorova, and Sergey Blagodurov.
2010. A Comprehensive Scheduler for Asymmetric Multicore Processors. In ACM
European Conference on Computer Systems (EuroSys).
[50] Eric Schurman and Jake Brutlag. 2009. The user and business impact of server
delays, additional bytes, and HTTP chunking in web search. In Velocity Conference.
[51] Amazon Web Services. 2017. AWS and Sustainability. (2017). https://aws.amazon.
com/about-aws/sustainability/
[52] A. Shehabi, Sarah Josephine Smith, Dale A. Sartor, Richard E. Brown, Magnus
Herrlin, Jonathan G. Koomey, Eric R. Masanet, Nathaniel Horner, Ines Lima
Azevedo, and William Lintner. 2016. United States Data Center Energy Usage
Report. (2016). http://eta.lbl.gov/sites/all/�les/lbnl-1005775_v2.pdf
[53] Taejoon Song, Daniel Lo, and G. Edward Suh. 2016. Prediction-Guided
Performance-Energy Trade-o� with Continuous Run-Time Adaptation. In Proceedings of the 2016 International Symposium on Low Power Electronics and Design
(ISLPED).
[54] Jinho Suh and Michel Dubois. 2009. Dynamic MIPS Rate Stabilization in Out-oforder Processors. In ACM/IEEE International Symposium on Computer Architecture
(ISCA).
[55] M. Aater Suleman, Onur Mutlu, Moinuddin K. Qureshi, and Yale N. Patt. 2009.
Accelerating critical section execution with asymmetric multi-core architectures.
In ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). https://doi.org/10.1145/1508244.1508274
[56] Christopher Torng, Moyang Wang, and Christopher Batten. 2016. AsymmetryAware Work-Stealing Runtimes. In ACM/IEEE International Symposium on Computer Architecture (ISCA).
[57] Balajee Vamanan, Hamza Bin Sohail, Jahangir Hasan, and T. N. Vijaykumar. 2015.
TimeTrader: Exploiting Latency Tail to Save Datacenter Energy for Online Search.
In IEEE/ACM International Symposium on Microarchitecture (MICRO).
[58] Kenzo Van Craeynest, Aamer Jaleel, Lieven Eeckhout, Paolo Narvaez, and Joel S
Emer. 2012. Scheduling heterogeneous multi-cores through performance impact

estimation (PIE). In ACM/IEEE International Symposium on Computer Architecture
(ISCA).
http://en.wikipedia.org/[59] Wikipedia: Database download. 2014.
wiki/Wikipedia:Database_download#English-language_Wikipedia/.
(2014).
Retreived May 2014.
[60] Xi Yang, Stephen M. Blackburn, and Kathryn S. McKinley. 2016. Elfen Scheduling: Fine-Grain Principled Borrowing from Latency-Critical Workloads Using
Simultaneous Multithreading. In USENIX Annual Technical Conference (USENIX
ATC).
[61] Jeonghee Yi, Farzin Maghoul, and Jan Pedersen. 2008. Deciphering mobile
search patterns: A study of Yahoo! mobile search queries. In ACM International
Conference on World Wide Web (WWW).
