Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\program\multi_cycle_cpu\REG_FILE.v" into library work
Parsing module <REG_FILE>.
Analyzing Verilog file "G:\program\multi_cycle_cpu\ipcore_dir\id_memory.v" into library work
Parsing module <id_memory>.
Analyzing Verilog file "G:\program\multi_cycle_cpu\control.v" into library work
Parsing module <control>.
WARNING:HDLCompiler:568 - "G:\program\multi_cycle_cpu\control.v" Line 109: Constant value is truncated to fit in <16> bits.
Analyzing Verilog file "G:\program\multi_cycle_cpu\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "G:\program\multi_cycle_cpu\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <REG_FILE>.

Elaborating module <alu>.

Elaborating module <control>.
WARNING:HDLCompiler:413 - "G:\program\multi_cycle_cpu\control.v" Line 91: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "G:\program\multi_cycle_cpu\control.v" Line 118: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <id_memory>.
WARNING:HDLCompiler:1499 - "G:\program\multi_cycle_cpu\ipcore_dir\id_memory.v" Line 39: Empty module <id_memory> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "G:\program\multi_cycle_cpu\top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <REG_FILE>.
    Related source file is "G:\program\multi_cycle_cpu\REG_FILE.v".
    Found 1024-bit register for signal <n0052[1023:0]>.
    Found 32-bit register for signal <r1_dout>.
    Found 32-bit register for signal <r2_dout>.
    Found 32-bit 32-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_35_OUT> created at line 53.
    Found 32-bit 32-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_36_OUT> created at line 55.
    Found 32-bit 32-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_33_OUT> created at line 46.
    Found 32-bit 32-to-1 multiplexer for signal <GND_2_o_X_2_o_wide_mux_34_OUT> created at line 48.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred  38 Multiplexer(s).
Unit <REG_FILE> synthesized.

Synthesizing Unit <alu>.
    Related source file is "G:\program\multi_cycle_cpu\alu.v".
        A_NOP = 5'b00000
        A_ADD = 5'b00001
        A_SUB = 5'b00010
        A_AND = 5'b00011
        A_OR = 5'b00100
        A_XOR = 5'b00101
        A_NOR = 5'b00110
    Found 32-bit subtractor for signal <alu_a[31]_alu_b[31]_sub_2_OUT> created at line 38.
    Found 32-bit adder for signal <alu_a[31]_alu_b[31]_add_0_OUT> created at line 37.
    Found 32-bit 8-to-1 multiplexer for signal <_n0040> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <control>.
    Related source file is "G:\program\multi_cycle_cpu\control.v".
        init = 3'b000
        fi = 3'b001
        id = 3'b010
        ex = 3'b011
        me = 3'b100
        wb = 3'b101
    Found 3-bit register for signal <curstate>.
    Found 9-bit adder for signal <n0732> created at line 91.
    Found 8x4-bit Read Only RAM for signal <_n1401>
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nextstate<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_pc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_wr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r1_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r2_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <judge<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wea>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_din<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addrb<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addrb<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addrb<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addrb<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addrb<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addrb<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addra<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addra<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addra<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addra<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addra<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addra<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <instruction<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_a<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_b<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_addr<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_addr<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_addr<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_addr<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r3_addr<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_op<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <judge[31]_GND_4_o_LessThan_33_o> created at line 116
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred 210 Latch(s).
	inferred   1 Comparator(s).
	inferred 330 Multiplexer(s).
Unit <control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 1
 9-bit adder                                           : 1
# Registers                                            : 4
 1024-bit register                                     : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
# Latches                                              : 210
 1-bit latch                                           : 210
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 379
 1-bit 2-to-1 multiplexer                              : 330
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 32-to-1 multiplexer                            : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/id_memory.ngc>.
Loading core <id_memory> for timing and area information for instance <utu>.
WARNING:Xst:1710 - FF/Latch <alu_op_4> (without init value) has a constant value of 0 in block <utt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <alu_op_0> (without init value) has a constant value of 1 in block <utt>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1401> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <curstate>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 1
 8-bit adder                                           : 1
# Registers                                            : 1091
 Flip-Flops                                            : 1091
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 379
 1-bit 2-to-1 multiplexer                              : 330
 32-bit 2-to-1 multiplexer                             : 45
 32-bit 32-to-1 multiplexer                            : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <alu_op_4> (without init value) has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <alu_op_0> (without init value) has a constant value of 1 in block <control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <control> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 36.
Latch utt/pc_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/pc_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/pc_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/pc_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/pc_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/pc_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/pc_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/pc_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r1_addr_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r1_addr_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r1_addr_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r1_addr_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r1_addr_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r2_addr_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r2_addr_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r2_addr_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r2_addr_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r2_addr_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r3_addr_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r3_addr_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r3_addr_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r3_addr_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r3_addr_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_31 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_30 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_29 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_28 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_27 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_26 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_13 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_12 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_11 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_10 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_9 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_8 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/instruction_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop utt/curstate_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop utt/curstate_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop utt/curstate_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch utt/r3_wr has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1094
 Flip-Flops                                            : 1094

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3754
#      GND                         : 2
#      INV                         : 2
#      LUT2                        : 3
#      LUT3                        : 1106
#      LUT4                        : 28
#      LUT5                        : 114
#      LUT6                        : 1851
#      MUXCY                       : 38
#      MUXF7                       : 576
#      VCC                         : 2
#      XORCY                       : 32
# FlipFlops/Latches                : 1348
#      FDC                         : 6
#      FDCE                        : 1024
#      FDE                         : 64
#      LD                          : 3
#      LDC                         : 70
#      LDCE_1                      : 8
#      LDE                         : 173
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 302
#      IBUF                        : 1
#      OBUF                        : 301

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1289  out of  18224     7%  
 Number of Slice LUTs:                 3104  out of   9112    34%  
    Number used as Logic:              3104  out of   9112    34%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3173
   Number with an unused Flip Flop:    1884  out of   3173    59%  
   Number with an unused LUT:            69  out of   3173     2%  
   Number of fully used LUT-FF pairs:  1220  out of   3173    38%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                         303
 Number of bonded IOBs:                 303  out of    232   130% (*) 
    IOB Flip Flops/Latches:              59

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                                   | Clock buffer(FF name)   | Load  |
-------------------------------------------------------------------------------+-------------------------+-------+
clk                                                                            | BUFGP                   | 1095  |
rst_n                                                                          | IBUF+BUFG               | 173   |
utt/n0015(utt/n0015<2>1:O)                                                     | NONE(*)(utt/next_pc_7)  | 8     |
utt/curstate[2]_GND_24_o_Mux_124_o(utt/Mmux_curstate[2]_GND_24_o_Mux_124_o1:O) | NONE(*)(utt/r3_wr)      | 2     |
utt/Mram__n14013(utt/Mram__n140131:O)                                          | NONE(*)(utt/pc_2)       | 16    |
utt/curstate[2]_GND_5_o_Mux_17_o(utt/Mmux_curstate[2]_GND_5_o_Mux_17_o11:O)    | NONE(*)(utt/nextstate_2)| 3     |
utt/curstate[2]_GND_35_o_Mux_146_o(utt/Mmux_curstate[2]_GND_35_o_Mux_146_o1:O) | BUFG(*)(utt/judge_0)    | 32    |
utt/curstate[2]_GND_30_o_Mux_136_o(utt/Mmux_curstate[2]_GND_30_o_Mux_136_o11:O)| NONE(*)(utt/r2_addr_0)  | 10    |
utt/curstate[2]_GND_25_o_Mux_126_o(utt/Mmux_curstate[2]_GND_25_o_Mux_126_o1:O) | NONE(*)(utt/r1_addr_0)  | 10    |
-------------------------------------------------------------------------------+-------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.117ns (Maximum Frequency: 242.884MHz)
   Minimum input arrival time before clock: 5.737ns
   Maximum output required time after clock: 5.897ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.897ns (frequency: 256.627MHz)
  Total number of paths / destination ports: 5152 / 1120
-------------------------------------------------------------------------
Delay:               3.897ns (Levels of Logic = 4)
  Source:            uuu/register_31_447 (FF)
  Destination:       uuu/r2_dout_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: uuu/register_31_447 to uuu/r2_dout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.962  uuu/register_31_447 (uuu/register_31_447)
     LUT6:I2->O            1   0.203   0.827  uuu/Mmux_GND_2_o_X_2_o_wide_mux_35_OUT_724 (uuu/Mmux_GND_2_o_X_2_o_wide_mux_35_OUT_724)
     LUT6:I2->O            1   0.203   0.000  uuu/Mmux_GND_2_o_X_2_o_wide_mux_35_OUT_324 (uuu/Mmux_GND_2_o_X_2_o_wide_mux_35_OUT_324)
     MUXF7:I1->O           1   0.140   0.808  uuu/Mmux_GND_2_o_X_2_o_wide_mux_35_OUT_2_f7_23 (uuu/GND_2_o_X_2_o_wide_mux_35_OUT<31>)
     LUT5:I2->O            1   0.205   0.000  uuu/Mmux_GND_2_o_GND_2_o_mux_38_OUT251 (uuu/GND_2_o_GND_2_o_mux_38_OUT<31>)
     FDE:D                     0.102          uuu/r1_dout_31
    ----------------------------------------
    Total                      3.897ns (1.300ns logic, 2.597ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst_n'
  Clock period: 4.117ns (frequency: 242.884MHz)
  Total number of paths / destination ports: 2181 / 121
-------------------------------------------------------------------------
Delay:               4.117ns (Levels of Logic = 2)
  Source:            utt/instruction_31 (LATCH)
  Destination:       utt/r3_din_15 (LATCH)
  Source Clock:      rst_n falling
  Destination Clock: rst_n falling

  Data Path: utt/instruction_31 to utt/r3_din_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              6   0.498   1.089  utt/instruction_31 (utt/instruction_31)
     LUT5:I0->O            7   0.203   0.774  utt/instruction[31]_instruction[31]_OR_53_o1 (utt/instruction[31]_instruction[31]_OR_53_o)
     LUT4:I3->O           17   0.205   1.027  utt/Mmux_curstate[2]_GND_68_o_Mux_212_o11 (utt/curstate[2]_GND_68_o_Mux_212_o)
     LDE:GE                    0.322          utt/r3_din_31
    ----------------------------------------
    Total                      4.117ns (1.228ns logic, 2.889ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1094 / 1094
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       uuu/register_31_1023 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to uuu/register_31_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1108   0.206   2.233  uuu/rst_n_inv1_INV_0 (utt/rst_n_inv)
     FDC:CLR                   0.430          utt/curstate_0
    ----------------------------------------
    Total                      5.737ns (1.858ns logic, 3.879ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'utt/n0015'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       utt/next_pc_7 (LATCH)
  Destination Clock: utt/n0015 rising

  Data Path: rst_n to utt/next_pc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1108   0.206   2.233  uuu/rst_n_inv1_INV_0 (utt/rst_n_inv)
     LDCE_1:CLR                0.430          utt/next_pc_6
    ----------------------------------------
    Total                      5.737ns (1.858ns logic, 3.879ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'utt/curstate[2]_GND_24_o_Mux_124_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       utt/r3_wr (LATCH)
  Destination Clock: utt/curstate[2]_GND_24_o_Mux_124_o falling

  Data Path: rst_n to utt/r3_wr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1108   0.206   2.233  uuu/rst_n_inv1_INV_0 (utt/rst_n_inv)
     LDC:CLR                   0.430          utt/r3_wr
    ----------------------------------------
    Total                      5.737ns (1.858ns logic, 3.879ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'utt/Mram__n14013'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       utt/pc_2 (LATCH)
  Destination Clock: utt/Mram__n14013 falling

  Data Path: rst_n to utt/pc_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1108   0.206   2.233  uuu/rst_n_inv1_INV_0 (utt/rst_n_inv)
     LDC:CLR                   0.430          utt/pc_2
    ----------------------------------------
    Total                      5.737ns (1.858ns logic, 3.879ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'utt/curstate[2]_GND_35_o_Mux_146_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       utt/judge_0 (LATCH)
  Destination Clock: utt/curstate[2]_GND_35_o_Mux_146_o falling

  Data Path: rst_n to utt/judge_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1108   0.206   2.233  uuu/rst_n_inv1_INV_0 (utt/rst_n_inv)
     LDC:CLR                   0.430          utt/judge_0
    ----------------------------------------
    Total                      5.737ns (1.858ns logic, 3.879ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'utt/curstate[2]_GND_30_o_Mux_136_o'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       utt/r2_addr_0 (LATCH)
  Destination Clock: utt/curstate[2]_GND_30_o_Mux_136_o falling

  Data Path: rst_n to utt/r2_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1108   0.206   2.233  uuu/rst_n_inv1_INV_0 (utt/rst_n_inv)
     LDC:CLR                   0.430          utt/r2_addr_0
    ----------------------------------------
    Total                      5.737ns (1.858ns logic, 3.879ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'utt/curstate[2]_GND_25_o_Mux_126_o'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.737ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       utt/r1_addr_0 (LATCH)
  Destination Clock: utt/curstate[2]_GND_25_o_Mux_126_o falling

  Data Path: rst_n to utt/r1_addr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            65   1.222   1.646  rst_n_IBUF (rst_n_IBUF)
     INV:I->O           1108   0.206   2.233  uuu/rst_n_inv1_INV_0 (utt/rst_n_inv)
     LDC:CLR                   0.430          utt/r1_addr_2
    ----------------------------------------
    Total                      5.737ns (1.858ns logic, 3.879ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'utt/Mram__n14013'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            utt/pc_7_1 (LATCH)
  Destination:       pc<7> (PAD)
  Source Clock:      utt/Mram__n14013 falling

  Data Path: utt/pc_7_1 to pc<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  utt/pc_7_1 (utt/pc_7_1)
     OBUF:I->O                 2.571          pc_7_OBUF (pc<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'utt/curstate[2]_GND_25_o_Mux_126_o'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            utt/r1_addr_4_1 (LATCH)
  Destination:       r1_addr<4> (PAD)
  Source Clock:      utt/curstate[2]_GND_25_o_Mux_126_o falling

  Data Path: utt/r1_addr_4_1 to r1_addr<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  utt/r1_addr_4_1 (utt/r1_addr_4_1)
     OBUF:I->O                 2.571          r1_addr_4_OBUF (r1_addr<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'utt/curstate[2]_GND_30_o_Mux_136_o'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            utt/r2_addr_4_1 (LATCH)
  Destination:       r2_addr<4> (PAD)
  Source Clock:      utt/curstate[2]_GND_30_o_Mux_136_o falling

  Data Path: utt/r2_addr_4_1 to r2_addr<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  utt/r2_addr_4_1 (utt/r2_addr_4_1)
     OBUF:I->O                 2.571          r2_addr_4_OBUF (r2_addr<4>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst_n'
  Total number of paths / destination ports: 3218 / 178
-------------------------------------------------------------------------
Offset:              5.540ns (Levels of Logic = 28)
  Source:            utt/alu_a_6 (LATCH)
  Destination:       alu_out<31> (PAD)
  Source Clock:      rst_n falling

  Data Path: utt/alu_a_6 to alu_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.498   0.808  utt/alu_a_6 (utt/alu_a_6)
     LUT3:I0->O            1   0.205   0.000  ttt/Mmux__n00403_rs_lut<6> (ttt/Mmux__n00403_rs_lut<6>)
     MUXCY:S->O            1   0.172   0.000  ttt/Mmux__n00403_rs_cy<6> (ttt/Mmux__n00403_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<7> (ttt/Mmux__n00403_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<8> (ttt/Mmux__n00403_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<9> (ttt/Mmux__n00403_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<10> (ttt/Mmux__n00403_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<11> (ttt/Mmux__n00403_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<12> (ttt/Mmux__n00403_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<13> (ttt/Mmux__n00403_rs_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<14> (ttt/Mmux__n00403_rs_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<15> (ttt/Mmux__n00403_rs_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<16> (ttt/Mmux__n00403_rs_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<17> (ttt/Mmux__n00403_rs_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<18> (ttt/Mmux__n00403_rs_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<19> (ttt/Mmux__n00403_rs_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<20> (ttt/Mmux__n00403_rs_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<21> (ttt/Mmux__n00403_rs_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<22> (ttt/Mmux__n00403_rs_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<23> (ttt/Mmux__n00403_rs_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<24> (ttt/Mmux__n00403_rs_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<25> (ttt/Mmux__n00403_rs_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<26> (ttt/Mmux__n00403_rs_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<27> (ttt/Mmux__n00403_rs_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<28> (ttt/Mmux__n00403_rs_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  ttt/Mmux__n00403_rs_cy<29> (ttt/Mmux__n00403_rs_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  ttt/Mmux__n00403_rs_cy<30> (ttt/Mmux__n00403_rs_cy<30>)
     XORCY:CI->O           3   0.180   0.650  ttt/Mmux__n00403_rs_xor<31> (alu_out_31_OBUF)
     OBUF:I->O                 2.571          alu_out_31_OBUF (alu_out<31>)
    ----------------------------------------
    Total                      5.540ns (4.082ns logic, 1.458ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              5.897ns (Levels of Logic = 2)
  Source:            utu/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram (RAM)
  Destination:       dout<29> (PAD)
  Source Clock:      clk rising

  Data Path: utu/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram to dout<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO13   45   1.850   1.476  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram (doutb<29>)
     end scope: 'utu:doutb<29>'
     OBUF:I->O                 2.571          dout_29_OBUF (dout<29>)
    ----------------------------------------
    Total                      5.897ns (4.421ns logic, 1.476ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'utt/curstate[2]_GND_24_o_Mux_124_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            utt/r3_wr_1 (LATCH)
  Destination:       r3_wr (PAD)
  Source Clock:      utt/curstate[2]_GND_24_o_Mux_124_o falling

  Data Path: utt/r3_wr_1 to r3_wr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.498   0.579  utt/r3_wr_1 (utt/r3_wr_1)
     OBUF:I->O                 2.571          r3_wr_OBUF (r3_wr)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |    3.897|         |         |         |
rst_n                             |         |    6.894|         |         |
utt/curstate[2]_GND_24_o_Mux_124_o|         |    3.279|         |         |
utt/curstate[2]_GND_25_o_Mux_126_o|         |    5.482|         |         |
utt/curstate[2]_GND_30_o_Mux_136_o|         |    5.482|         |         |
utt/curstate[2]_GND_5_o_Mux_17_o  |         |    1.216|         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst_n
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |         |         |    7.029|         |
rst_n                             |         |         |    4.117|         |
utt/curstate[2]_GND_35_o_Mux_146_o|         |         |    4.395|         |
utt/n0015                         |         |         |    2.555|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock utt/Mram__n14013
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
rst_n                             |         |         |    3.297|         |
utt/curstate[2]_GND_35_o_Mux_146_o|         |         |    3.539|         |
utt/n0015                         |         |         |    1.733|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock utt/curstate[2]_GND_24_o_Mux_124_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.465|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock utt/curstate[2]_GND_25_o_Mux_126_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.601|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock utt/curstate[2]_GND_30_o_Mux_136_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.631|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock utt/curstate[2]_GND_35_o_Mux_146_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.134|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock utt/curstate[2]_GND_5_o_Mux_17_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.599|         |
rst_n          |         |         |    3.050|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock utt/n0015
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |    3.324|         |         |         |
utt/Mram__n14013|         |    2.064|         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.71 secs
 
--> 

Total memory usage is 314300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  219 (   0 filtered)
Number of infos    :    3 (   0 filtered)

