verilog work "netgen/map/myVGA_map.v"
verilog work "myVGA_test.v"
