{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523044231658 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523044231658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 14:50:31 2018 " "Processing started: Fri Apr 06 14:50:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523044231658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523044231658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab9_1 -c Lab9_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab9_1 -c Lab9_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523044231658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523044231985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab9_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_1 " "Found entity 1: Lab9_1" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523044232094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523044232094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab9_1 " "Elaborating entity \"Lab9_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523044232141 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_1.v(5) " "Verilog HDL Case Statement warning at Lab9_1.v(5): incomplete case statement has no default case item" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op Lab9_1.v(4) " "Verilog HDL Always Construct warning at Lab9_1.v(4): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] Lab9_1.v(4) " "Inferred latch for \"op\[0\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] Lab9_1.v(4) " "Inferred latch for \"op\[1\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] Lab9_1.v(4) " "Inferred latch for \"op\[2\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] Lab9_1.v(4) " "Inferred latch for \"op\[3\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] Lab9_1.v(4) " "Inferred latch for \"op\[4\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] Lab9_1.v(4) " "Inferred latch for \"op\[5\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] Lab9_1.v(4) " "Inferred latch for \"op\[6\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] Lab9_1.v(4) " "Inferred latch for \"op\[7\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] Lab9_1.v(4) " "Inferred latch for \"op\[8\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] Lab9_1.v(4) " "Inferred latch for \"op\[9\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] Lab9_1.v(4) " "Inferred latch for \"op\[10\]\" at Lab9_1.v(4)" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523044232141 "|Lab9_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[0\]\$latch " "Latch op\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[1\]\$latch " "Latch op\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[2\]\$latch " "Latch op\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[3\]\$latch " "Latch op\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[4\]\$latch " "Latch op\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[5\]\$latch " "Latch op\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[6\]\$latch " "Latch op\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[1\] " "Ports D and ENA on the latch are fed by the same signal opcode\[1\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[7\]\$latch " "Latch op\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[8\]\$latch " "Latch op\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[9\]\$latch " "Latch op\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "op\[10\]\$latch " "Latch op\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1523044232937 ""}  } { { "Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1523044232937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523044233592 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523044233592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523044233873 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523044233873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523044233873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523044233873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523044234091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 14:50:34 2018 " "Processing ended: Fri Apr 06 14:50:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523044234091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523044234091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523044234091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523044234091 ""}
