// Seed: 373233110
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  supply1 id_4 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd49
) (
    output logic id_0,
    output uwire id_1
    , id_5,
    output wor   id_2,
    output wand  id_3
);
  wire _id_6;
  wire [-1 : id_6] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7
  );
  logic id_9;
  localparam id_10 = 1 & 1;
  logic [7:0] id_11;
  always @(id_5 or posedge 1) if (id_10 && -1 - id_10) id_0 <= id_11[-1 :-1];
endmodule
