arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision              	vpr_status	hostname	rundir                                                                                                                                                                                   	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.22                 	     	0.00           	5364        	1        	0.00          	-1          	-1          	29660      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal       	18968      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	4                          	4                                 	68                         	52                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.25                 	     	0.00           	5352        	1        	0.01          	-1          	-1          	29748      	-1      	-1         	1      	2     	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route       	18952      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	5                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	2                                	4                          	4                                 	101                        	77                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	4.34                 	     	0.25           	52240       	2        	0.93          	-1          	-1          	50872      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal                	25968      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.04     	22                   	0.60      	1.10064       	-11.3943            	-1.10064            	10            	71               	13                                    	9.10809e+06           	8.35357e+06          	158426.                          	704.117                             	0.50                     	77                         	7                                	45                         	55                                	3895                       	1284                     	1.27645            	-16.3196 	-1.27645 	0        	0        	219167.                     	974.076                        	0.01                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	4.64                 	     	0.20           	52360       	2        	0.97          	-1          	-1          	50868      	-1      	-1         	155    	5     	-1          	-1      	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route                	25760      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.04     	25                   	0.64      	1.079         	-11.7073            	-1.079              	14            	79               	16                                    	9.10809e+06           	8.35357e+06          	226658.                          	1007.37                             	0.75                     	57                         	10                               	48                         	66                                	9573                       	3123                     	1.11124            	-13.3769 	-1.11124 	-2.78012 	-0.282944	300883.                     	1337.26                        	0.01                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.26                 	     	0.01           	5808        	1        	0.00          	-1          	-1          	29812      	-1      	-1         	1      	2     	0           	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal	23268      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	3                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	3                          	2                                	4                          	4                                 	68                         	52                       	0.577715           	-1.04204 	-0.577715	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.29                 	     	0.01           	5912        	1        	0.00          	-1          	-1          	29776      	-1      	-1         	1      	2     	0           	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route	23292      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.01      	0.524421      	-0.946421           	-0.524421           	2             	5                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	5                          	2                                	4                          	4                                 	101                        	77                       	0.7307             	-1.06327 	-0.7307  	-0.155434	-0.155434	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	16.48                	     	0.09           	16608       	2        	0.10          	-1          	-1          	33620      	-1      	-1         	32     	311   	15          	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal         	56784      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.35     	7716                 	5.20      	3.80177       	-4088.16            	-3.80177            	38            	13767            	31                                    	4.25198e+07           	9.94461e+06          	1.95643e+06                      	2495.44                             	5.58                     	12494                      	17                               	3275                       	3846                              	3584820                    	885238                   	4.2958             	-4870.38 	-4.2958  	-23.4595 	-0.360359	2.46901e+06                 	3149.24                        	0.69                	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	17.14                	     	0.10           	16556       	2        	0.08          	-1          	-1          	33632      	-1      	-1         	32     	311   	15          	0       	v8.0.0-rc1-1519-g01f8c6fc6	success   	pckevin 	/project/trees/vtr2/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run019/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route         	58060      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.32     	8105                 	5.16      	3.88979       	-3055.11            	-3.88979            	40            	14098            	23                                    	4.25198e+07           	9.94461e+06          	2.07480e+06                      	2646.43                             	6.35                     	13198                      	18                               	4093                       	4723                              	4099252                    	1009202                  	4.03653            	-3746.3  	-4.03653 	-486.983 	-1.91393 	2.60581e+06                 	3323.74                        	0.74                	14             	939            
