{
  "Top": "srcnn",
  "RtlTop": "srcnn",
  "RtlPrefix": "",
  "RtlSubPrefix": "srcnn_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_ftmap": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_ftmap_address0",
          "name": "input_ftmap_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_ftmap_ce0",
          "name": "input_ftmap_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_ftmap_q0",
          "name": "input_ftmap_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv1_weights": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv1_weights_address0",
          "name": "conv1_weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_weights_ce0",
          "name": "conv1_weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_weights_q0",
          "name": "conv1_weights_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv1_biases": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv1_biases_address0",
          "name": "conv1_biases_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_biases_ce0",
          "name": "conv1_biases_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_biases_q0",
          "name": "conv1_biases_q0",
          "usage": "data",
          "direction": "in"
<<<<<<< HEAD
=======
        },
        {
          "type": "port",
          "interface": "conv1_biases_address1",
          "name": "conv1_biases_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_biases_ce1",
          "name": "conv1_biases_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv1_biases_q1",
          "name": "conv1_biases_q1",
          "usage": "data",
          "direction": "in"
>>>>>>> b41ed44 (Initial commit)
        }
      ]
    },
    "conv2_weights": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv2_weights_address0",
          "name": "conv2_weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_weights_ce0",
          "name": "conv2_weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_weights_q0",
          "name": "conv2_weights_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv2_biases": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv2_biases_address0",
          "name": "conv2_biases_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_biases_ce0",
          "name": "conv2_biases_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv2_biases_q0",
          "name": "conv2_biases_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv3_weights": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "conv3_weights_address0",
          "name": "conv3_weights_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv3_weights_ce0",
          "name": "conv3_weights_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "conv3_weights_q0",
          "name": "conv3_weights_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "conv3_biases": {
      "index": "6",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "conv3_biases",
          "name": "conv3_biases",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output_ftmap": {
      "index": "7",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_ftmap_address0",
          "name": "output_ftmap_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_ftmap_ce0",
          "name": "output_ftmap_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_ftmap_we0",
          "name": "output_ftmap_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_ftmap_d0",
          "name": "output_ftmap_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
<<<<<<< HEAD
    "DirectiveTcl": ["set_directive_top srcnn -name srcnn"],
=======
    "DirectiveTcl": [
      "set_directive_top srcnn -name srcnn",
      "set_directive_top srcnn -name srcnn"
    ],
>>>>>>> b41ed44 (Initial commit)
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "srcnn"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
<<<<<<< HEAD
    "II": "4831846569",
    "Latency": "4831846568"
=======
    "II": "1627901241",
    "Latency": "1627901240"
>>>>>>> b41ed44 (Initial commit)
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "srcnn",
    "Version": "1.0",
    "DisplayName": "Srcnn",
<<<<<<< HEAD
    "Revision": "2114280291",
=======
    "Revision": "2114300886",
>>>>>>> b41ed44 (Initial commit)
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_srcnn_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/src\/conv1.cpp",
      "..\/..\/src\/conv2.cpp",
      "..\/..\/src\/conv3.cpp",
      "..\/..\/src\/srcnn.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/srcnn_conv1.vhd",
<<<<<<< HEAD
      "impl\/vhdl\/srcnn_conv2.vhd",
      "impl\/vhdl\/srcnn_conv3.vhd",
=======
      "impl\/vhdl\/srcnn_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9.vhd",
>>>>>>> b41ed44 (Initial commit)
      "impl\/vhdl\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/srcnn_feat1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/srcnn_feat2_RAM_AUTO_1R1W.vhd",
<<<<<<< HEAD
      "impl\/vhdl\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
=======
      "impl\/vhdl\/srcnn_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/srcnn_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4.vhd",
      "impl\/vhdl\/srcnn_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3.vhd",
      "impl\/vhdl\/srcnn_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6.vhd",
      "impl\/vhdl\/srcnn_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6.vhd",
>>>>>>> b41ed44 (Initial commit)
      "impl\/vhdl\/srcnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/srcnn_conv1.v",
<<<<<<< HEAD
      "impl\/verilog\/srcnn_conv2.v",
      "impl\/verilog\/srcnn_conv3.v",
=======
      "impl\/verilog\/srcnn_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9.v",
>>>>>>> b41ed44 (Initial commit)
      "impl\/verilog\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/srcnn_feat1_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/srcnn_feat1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/srcnn_feat2_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/srcnn_feat2_RAM_AUTO_1R1W.v",
<<<<<<< HEAD
      "impl\/verilog\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v",
=======
      "impl\/verilog\/srcnn_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/srcnn_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4.v",
      "impl\/verilog\/srcnn_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3.v",
      "impl\/verilog\/srcnn_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6.v",
      "impl\/verilog\/srcnn_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6.v",
>>>>>>> b41ed44 (Initial commit)
      "impl\/verilog\/srcnn.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/srcnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name srcnn_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name srcnn_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name srcnn_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_ftmap_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"input_ftmap_address0": "DATA"},
      "ports": ["input_ftmap_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_ftmap"
        }]
    },
    "input_ftmap_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_ftmap_q0": "DATA"},
      "ports": ["input_ftmap_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_ftmap"
        }]
    },
    "conv1_weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "13",
      "portMap": {"conv1_weights_address0": "DATA"},
      "ports": ["conv1_weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_weights"
        }]
    },
    "conv1_weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv1_weights_q0": "DATA"},
      "ports": ["conv1_weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_weights"
        }]
    },
    "conv1_biases_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"conv1_biases_address0": "DATA"},
      "ports": ["conv1_biases_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_biases"
        }]
    },
    "conv1_biases_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv1_biases_q0": "DATA"},
      "ports": ["conv1_biases_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_biases"
        }]
    },
<<<<<<< HEAD
=======
    "conv1_biases_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"conv1_biases_address1": "DATA"},
      "ports": ["conv1_biases_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_biases"
        }]
    },
    "conv1_biases_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv1_biases_q1": "DATA"},
      "ports": ["conv1_biases_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv1_biases"
        }]
    },
>>>>>>> b41ed44 (Initial commit)
    "conv2_weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"conv2_weights_address0": "DATA"},
      "ports": ["conv2_weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_weights"
        }]
    },
    "conv2_weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv2_weights_q0": "DATA"},
      "ports": ["conv2_weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_weights"
        }]
    },
    "conv2_biases_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"conv2_biases_address0": "DATA"},
      "ports": ["conv2_biases_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_biases"
        }]
    },
    "conv2_biases_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv2_biases_q0": "DATA"},
      "ports": ["conv2_biases_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv2_biases"
        }]
    },
    "conv3_weights_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"conv3_weights_address0": "DATA"},
      "ports": ["conv3_weights_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv3_weights"
        }]
    },
    "conv3_weights_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv3_weights_q0": "DATA"},
      "ports": ["conv3_weights_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "conv3_weights"
        }]
    },
    "conv3_biases": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv3_biases": "DATA"},
      "ports": ["conv3_biases"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "conv3_biases"
        }]
    },
    "output_ftmap_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_ftmap_address0": "DATA"},
      "ports": ["output_ftmap_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output_ftmap"
        }]
    },
    "output_ftmap_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_ftmap_d0": "DATA"},
      "ports": ["output_ftmap_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output_ftmap"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_ftmap_address0": {
      "dir": "out",
      "width": "16"
    },
    "input_ftmap_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_ftmap_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv1_weights_address0": {
      "dir": "out",
      "width": "13"
    },
    "conv1_weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv1_weights_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv1_biases_address0": {
      "dir": "out",
      "width": "6"
    },
    "conv1_biases_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv1_biases_q0": {
      "dir": "in",
      "width": "32"
    },
<<<<<<< HEAD
=======
    "conv1_biases_address1": {
      "dir": "out",
      "width": "6"
    },
    "conv1_biases_ce1": {
      "dir": "out",
      "width": "1"
    },
    "conv1_biases_q1": {
      "dir": "in",
      "width": "32"
    },
>>>>>>> b41ed44 (Initial commit)
    "conv2_weights_address0": {
      "dir": "out",
      "width": "11"
    },
    "conv2_weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv2_weights_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv2_biases_address0": {
      "dir": "out",
      "width": "5"
    },
    "conv2_biases_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv2_biases_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv3_weights_address0": {
      "dir": "out",
      "width": "10"
    },
    "conv3_weights_ce0": {
      "dir": "out",
      "width": "1"
    },
    "conv3_weights_q0": {
      "dir": "in",
      "width": "32"
    },
    "conv3_biases": {
      "dir": "in",
      "width": "32"
    },
    "output_ftmap_address0": {
      "dir": "out",
      "width": "16"
    },
    "output_ftmap_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_ftmap_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_ftmap_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "srcnn",
      "Instances": [
        {
          "ModuleName": "conv1",
<<<<<<< HEAD
          "InstanceName": "grp_conv1_fu_194"
        },
        {
          "ModuleName": "conv2",
          "InstanceName": "grp_conv2_fu_206"
        },
        {
          "ModuleName": "conv3",
          "InstanceName": "grp_conv3_fu_218"
=======
          "InstanceName": "grp_conv1_fu_146",
          "Instances": [{
              "ModuleName": "conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9",
              "InstanceName": "grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198"
            }]
        },
        {
          "ModuleName": "srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3",
          "InstanceName": "grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158"
        },
        {
          "ModuleName": "srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6",
          "InstanceName": "grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164"
        },
        {
          "ModuleName": "srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4",
          "InstanceName": "grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170"
        },
        {
          "ModuleName": "srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6",
          "InstanceName": "grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183"
>>>>>>> b41ed44 (Initial commit)
        }
      ]
    },
    "Info": {
<<<<<<< HEAD
=======
      "conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
>>>>>>> b41ed44 (Initial commit)
      "conv1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
<<<<<<< HEAD
      "conv2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
=======
      "srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
>>>>>>> b41ed44 (Initial commit)
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "srcnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
<<<<<<< HEAD
      "conv1": {
        "Latency": {
          "LatencyBest": "3117071233",
          "LatencyAvg": "3117071233",
          "LatencyWorst": "3117071233",
          "PipelineII": "3117071233",
=======
      "conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9": {
        "Latency": {
          "LatencyBest": "250",
          "LatencyAvg": "250",
          "LatencyWorst": "250",
          "PipelineII": "250",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.060"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_8_VITIS_LOOP_27_9",
            "TripCount": "81",
            "Latency": "248",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "153",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "544",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "conv1": {
        "Latency": {
          "LatencyBest": "1065369601",
          "LatencyAvg": "1065369601",
          "LatencyWorst": "1065369601",
          "PipelineII": "1065369601",
>>>>>>> b41ed44 (Initial commit)
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
<<<<<<< HEAD
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_11_1",
            "TripCount": "64",
            "Latency": "3117071232",
            "PipelineII": "",
            "PipelineDepth": "48704238",
            "Loops": [{
                "Name": "VITIS_LOOP_12_2",
                "TripCount": "255",
                "Latency": "48704235",
                "PipelineII": "",
                "PipelineDepth": "190997",
                "Loops": [{
                    "Name": "VITIS_LOOP_13_3",
                    "TripCount": "255",
                    "Latency": "190995",
                    "PipelineII": "",
                    "PipelineDepth": "749",
                    "Loops": [{
                        "Name": "VITIS_LOOP_18_5",
                        "TripCount": "9",
                        "Latency": "747",
                        "PipelineII": "",
                        "PipelineDepth": "83",
                        "Loops": [{
                            "Name": "VITIS_LOOP_29_6",
                            "TripCount": "9",
                            "Latency": "81",
                            "PipelineII": "",
                            "PipelineDepth": "9"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "FF": "386",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "632",
=======
          "Estimate": "7.060"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6",
            "TripCount": "4161600",
            "Latency": "1065369600",
            "PipelineII": "",
            "PipelineDepth": "256"
          }],
        "Area": {
          "FF": "413",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1560",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3": {
        "Latency": {
          "LatencyBest": "4161603",
          "LatencyAvg": "4161603",
          "LatencyWorst": "4161603",
          "PipelineII": "4161603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.197"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3",
            "TripCount": "4161600",
            "Latency": "4161601",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "143",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "462",
>>>>>>> b41ed44 (Initial commit)
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
<<<<<<< HEAD
      "conv2": {
        "Latency": {
          "LatencyBest": "1202718817",
          "LatencyAvg": "1202718817",
          "LatencyWorst": "1202718817",
          "PipelineII": "1202718817",
=======
      "srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4": {
        "Latency": {
          "LatencyBest": "12484808",
          "LatencyAvg": "12484808",
          "LatencyWorst": "12484808",
          "PipelineII": "12484808",
>>>>>>> b41ed44 (Initial commit)
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Loops": [{
<<<<<<< HEAD
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "32",
            "Latency": "1202718816",
            "PipelineII": "",
            "PipelineDepth": "37584963",
            "Loops": [{
                "Name": "VITIS_LOOP_11_2",
                "TripCount": "255",
                "Latency": "37584960",
                "PipelineII": "",
                "PipelineDepth": "147392",
                "Loops": [{
                    "Name": "VITIS_LOOP_12_3",
                    "TripCount": "255",
                    "Latency": "147390",
                    "PipelineII": "",
                    "PipelineDepth": "578",
                    "Loops": [{
                        "Name": "VITIS_LOOP_15_4",
                        "TripCount": "64",
                        "Latency": "576",
                        "PipelineII": "",
                        "PipelineDepth": "9"
                      }]
                  }]
              }]
          }],
        "Area": {
          "FF": "311",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "436",
=======
            "Name": "VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4",
            "TripCount": "4161600",
            "Latency": "12484806",
            "PipelineII": "3",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "461",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "701",
>>>>>>> b41ed44 (Initial commit)
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
<<<<<<< HEAD
      "conv3": {
        "Latency": {
          "LatencyBest": "493280161",
          "LatencyAvg": "493280161",
          "LatencyWorst": "493280161",
          "PipelineII": "493280161",
=======
      "srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6": {
        "Latency": {
          "LatencyBest": "2080803",
          "LatencyAvg": "2080803",
          "LatencyWorst": "2080803",
          "PipelineII": "2080803",
>>>>>>> b41ed44 (Initial commit)
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
<<<<<<< HEAD
          "Estimate": "7.016"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_2",
            "TripCount": "255",
            "Latency": "493280160",
            "PipelineII": "",
            "PipelineDepth": "1934432",
            "Loops": [{
                "Name": "VITIS_LOOP_14_3",
                "TripCount": "255",
                "Latency": "1934430",
                "PipelineII": "",
                "PipelineDepth": "7586",
                "Loops": [{
                    "Name": "VITIS_LOOP_18_4",
                    "TripCount": "32",
                    "Latency": "7584",
                    "PipelineII": "",
                    "PipelineDepth": "237",
                    "Loops": [{
                        "Name": "VITIS_LOOP_19_5",
                        "TripCount": "5",
                        "Latency": "235",
                        "PipelineII": "",
                        "PipelineDepth": "47",
                        "Loops": [{
                            "Name": "VITIS_LOOP_30_6",
                            "TripCount": "5",
                            "Latency": "45",
                            "PipelineII": "",
                            "PipelineDepth": "9"
                          }]
                      }]
                  }]
              }]
          }],
        "Area": {
          "FF": "366",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "605",
=======
          "Estimate": "5.184"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6",
            "TripCount": "2080800",
            "Latency": "2080801",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "139",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "454",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6": {
        "Latency": {
          "LatencyBest": "2407",
          "LatencyAvg": "2407",
          "LatencyWorst": "2407",
          "PipelineII": "2407",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.183"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6",
            "TripCount": "800",
            "Latency": "2405",
            "PipelineII": "3",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "166",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "745",
>>>>>>> b41ed44 (Initial commit)
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "srcnn": {
        "Latency": {
<<<<<<< HEAD
          "LatencyBest": "4831846568",
          "LatencyAvg": "4831846568",
          "LatencyWorst": "4831846568",
          "PipelineII": "4831846569",
=======
          "LatencyBest": "1627901240",
          "LatencyAvg": "1627901240",
          "LatencyWorst": "1627901240",
          "PipelineII": "1627901241",
>>>>>>> b41ed44 (Initial commit)
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
<<<<<<< HEAD
          "Estimate": "7.016"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_18_1",
            "TripCount": "64",
            "Latency": "12517568",
            "PipelineII": "",
            "PipelineDepth": "195587",
            "Loops": [{
                "Name": "VITIS_LOOP_19_2",
                "TripCount": "255",
                "Latency": "195585",
                "PipelineII": "",
                "PipelineDepth": "767",
                "Loops": [{
                    "Name": "VITIS_LOOP_20_3",
                    "TripCount": "255",
                    "Latency": "765",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_30_4",
            "TripCount": "32",
            "Latency": "6258784",
            "PipelineII": "",
            "PipelineDepth": "195587",
            "Loops": [{
                "Name": "VITIS_LOOP_31_5",
                "TripCount": "255",
                "Latency": "195585",
                "PipelineII": "",
                "PipelineDepth": "767",
                "Loops": [{
                    "Name": "VITIS_LOOP_32_6",
                    "TripCount": "255",
                    "Latency": "765",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              }]
=======
          "Estimate": "7.183"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "32",
            "Latency": "399513952",
            "PipelineII": "",
            "PipelineDepth": "12484811"
          },
          {
            "Name": "VITIS_LOOP_14_2_VITIS_LOOP_15_3",
            "TripCount": "65025",
            "Latency": "156775275",
            "PipelineII": "",
            "PipelineDepth": "2411"
>>>>>>> b41ed44 (Initial commit)
          }
        ],
        "Area": {
          "BRAM_18K": "11064",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "3841",
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
<<<<<<< HEAD
          "FF": "1680",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "2903",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
=======
          "FF": "1843",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "4890",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
>>>>>>> b41ed44 (Initial commit)
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
<<<<<<< HEAD
    "Time": "2025-09-28 13:51:38 +1000",
=======
    "Time": "2025-10-12 22:06:30 +0800",
>>>>>>> b41ed44 (Initial commit)
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
