module mux4to1(
    input [7:0]w0,w1,w2,w3,
    input [1:0]S,
    output  reg [7:0]f
);
    always@(*)
        case(S)
        0:
            f=w0;
        1:
            f=w1;
        2:
            f=w2;
        3:
            f=w3;   
        default:
            f=8'b0;
        endcase

endmodule
