//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30300941
// Cuda compilation tools, release 11.4, V11.4.120
// Based on NVVM 7.0.1
//

.version 7.4
.target sm_52
.address_size 64

	// .globl	_Z14nw_gpu0_kernelPhS_Pijjj
.extern .func  (.param .b64 func_retval0) cudaGetParameterBufferV2
(
	.param .b64 cudaGetParameterBufferV2_param_0,
	.param .align 4 .b8 cudaGetParameterBufferV2_param_1[12],
	.param .align 4 .b8 cudaGetParameterBufferV2_param_2[12],
	.param .b32 cudaGetParameterBufferV2_param_3
)
;
.extern .func  (.param .b32 func_retval0) cudaLaunchDeviceV2
(
	.param .b64 cudaLaunchDeviceV2_param_0,
	.param .b64 cudaLaunchDeviceV2_param_1
)
;

.visible .entry _Z14nw_gpu0_kernelPhS_Pijjj(
	.param .u64 _Z14nw_gpu0_kernelPhS_Pijjj_param_0,
	.param .u64 _Z14nw_gpu0_kernelPhS_Pijjj_param_1,
	.param .u64 _Z14nw_gpu0_kernelPhS_Pijjj_param_2,
	.param .u32 _Z14nw_gpu0_kernelPhS_Pijjj_param_3,
	.param .u32 _Z14nw_gpu0_kernelPhS_Pijjj_param_4,
	.param .u32 _Z14nw_gpu0_kernelPhS_Pijjj_param_5
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<47>;
	.reg .b64 	%rd<19>;


	ld.param.u64 	%rd2, [_Z14nw_gpu0_kernelPhS_Pijjj_param_0];
	ld.param.u64 	%rd3, [_Z14nw_gpu0_kernelPhS_Pijjj_param_1];
	ld.param.u64 	%rd4, [_Z14nw_gpu0_kernelPhS_Pijjj_param_2];
	ld.param.u32 	%r17, [_Z14nw_gpu0_kernelPhS_Pijjj_param_3];
	ld.param.u32 	%r18, [_Z14nw_gpu0_kernelPhS_Pijjj_param_4];
	ld.param.u32 	%r19, [_Z14nw_gpu0_kernelPhS_Pijjj_param_5];
	cvta.to.global.u64 	%rd1, %rd4;
	mov.u32 	%r22, %ctaid.x;
	mov.u32 	%r23, %ntid.x;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r1, %r23, %r22, %r24;
	mov.u32 	%r42, 0;
	setp.eq.s32 	%p1, %r19, 1;
	@%p1 bra 	$L__BB0_3;

	setp.ne.s32 	%p2, %r19, 2;
	mov.u32 	%r43, %r42;
	@%p2 bra 	$L__BB0_4;

	not.b32 	%r25, %r1;
	add.s32 	%r42, %r25, %r17;
	add.s32 	%r26, %r1, %r17;
	sub.s32 	%r43, %r26, %r18;
	bra.uni 	$L__BB0_4;

$L__BB0_3:
	not.b32 	%r27, %r1;
	add.s32 	%r42, %r27, %r18;
	mov.u32 	%r43, %r1;

$L__BB0_4:
	setp.ge.u32 	%p3, %r1, %r18;
	@%p3 bra 	$L__BB0_17;

	setp.eq.s32 	%p4, %r43, 0;
	@%p4 bra 	$L__BB0_7;

	add.s32 	%r28, %r43, -1;
	mad.lo.s32 	%r29, %r28, %r17, %r42;
	mul.wide.u32 	%rd5, %r29, 4;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.u32 	%r44, [%rd6];
	bra.uni 	$L__BB0_8;

$L__BB0_7:
	not.b32 	%r44, %r42;

$L__BB0_8:
	setp.eq.s32 	%p5, %r42, 0;
	@%p5 bra 	$L__BB0_10;

	mad.lo.s32 	%r30, %r43, %r17, %r42;
	add.s32 	%r31, %r30, -1;
	mul.wide.u32 	%rd7, %r31, 4;
	add.s64 	%rd8, %rd1, %rd7;
	ld.global.u32 	%r45, [%rd8];
	bra.uni 	$L__BB0_11;

$L__BB0_10:
	not.b32 	%r45, %r43;

$L__BB0_11:
	@%p4 bra 	$L__BB0_15;

	@%p5 bra 	$L__BB0_14;

	add.s32 	%r32, %r43, -1;
	mad.lo.s32 	%r33, %r32, %r17, %r42;
	add.s32 	%r34, %r33, -1;
	mul.wide.u32 	%rd9, %r34, 4;
	add.s64 	%rd10, %rd1, %rd9;
	ld.global.u32 	%r46, [%rd10];
	bra.uni 	$L__BB0_16;

$L__BB0_15:
	neg.s32 	%r46, %r42;
	bra.uni 	$L__BB0_16;

$L__BB0_14:
	neg.s32 	%r46, %r43;

$L__BB0_16:
	cvt.s64.s32 	%rd11, %r43;
	cvta.to.global.u64 	%rd12, %rd3;
	add.s64 	%rd13, %rd12, %rd11;
	cvt.s64.s32 	%rd14, %r42;
	cvta.to.global.u64 	%rd15, %rd2;
	add.s64 	%rd16, %rd15, %rd14;
	ld.global.u8 	%rs1, [%rd16];
	ld.global.u8 	%rs2, [%rd13];
	setp.eq.s16 	%p8, %rs2, %rs1;
	selp.b32 	%r35, 1, -1, %p8;
	add.s32 	%r36, %r35, %r46;
	add.s32 	%r37, %r45, -1;
	add.s32 	%r38, %r44, -1;
	max.s32 	%r39, %r38, %r37;
	max.s32 	%r40, %r36, %r39;
	mad.lo.s32 	%r41, %r43, %r17, %r42;
	mul.wide.u32 	%rd17, %r41, 4;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.u32 	[%rd18], %r40;

$L__BB0_17:
	ret;

}
	// .globl	_Z7nw_gpu0PhS_Pij
.visible .entry _Z7nw_gpu0PhS_Pij(
	.param .u64 _Z7nw_gpu0PhS_Pij_param_0,
	.param .u64 _Z7nw_gpu0PhS_Pij_param_1,
	.param .u64 _Z7nw_gpu0PhS_Pij_param_2,
	.param .u32 _Z7nw_gpu0PhS_Pij_param_3
)
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<133>;
	.reg .b64 	%rd<34>;


	ld.param.u64 	%rd11, [_Z7nw_gpu0PhS_Pij_param_0];
	ld.param.u64 	%rd12, [_Z7nw_gpu0PhS_Pij_param_1];
	ld.param.u64 	%rd13, [_Z7nw_gpu0PhS_Pij_param_2];
	ld.param.u32 	%r25, [_Z7nw_gpu0PhS_Pij_param_3];
	add.s32 	%r26, %r25, 1;
	setp.lt.u32 	%p1, %r26, 2;
	add.s32 	%r131, %r25, -1;
	@%p1 bra 	$L__BB1_17;

	and.b32  	%r126, %r25, 3;
	setp.lt.u32 	%p2, %r131, 3;
	mov.u32 	%r124, 1;
	@%p2 bra 	$L__BB1_12;

	sub.s32 	%r123, %r25, %r126;
	mov.u32 	%r28, 1;
	mov.u64 	%rd14, _Z14nw_gpu0_kernelPhS_Pijjj;
	mov.u32 	%r124, %r28;

$L__BB1_3:
	add.s32 	%r29, %r124, 127;
	shr.u32 	%r30, %r29, 7;
	mov.u32 	%r32, 128;
	mov.u32 	%r33, 0;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r30;
	st.param.b32 	[param1+4], %r28;
	st.param.b32 	[param1+8], %r28;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r32;
	st.param.b32 	[param2+4], %r28;
	st.param.b32 	[param2+8], %r28;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r33;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd1, [retval0+0];
	} // callseq 0
	setp.eq.s64 	%p3, %rd1, 0;
	@%p3 bra 	$L__BB1_5;

	mov.u64 	%rd15, 0;
	st.u64 	[%rd1], %rd11;
	st.u64 	[%rd1+8], %rd12;
	st.u64 	[%rd1+16], %rd13;
	st.u32 	[%rd1+24], %r25;
	st.u32 	[%rd1+28], %r124;
	mov.u32 	%r34, 1;
	st.u32 	[%rd1+32], %r34;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd1;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd15;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r35, [retval0+0];
	} // callseq 1

$L__BB1_5:
	add.s32 	%r36, %r124, 128;
	shr.u32 	%r37, %r36, 7;
	mov.u32 	%r38, 1;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r37;
	st.param.b32 	[param1+4], %r38;
	st.param.b32 	[param1+8], %r38;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r32;
	st.param.b32 	[param2+4], %r38;
	st.param.b32 	[param2+8], %r38;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r33;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd2, [retval0+0];
	} // callseq 2
	setp.eq.s64 	%p4, %rd2, 0;
	@%p4 bra 	$L__BB1_7;

	add.s32 	%r41, %r124, 1;
	mov.u64 	%rd17, 0;
	st.u64 	[%rd2], %rd11;
	st.u64 	[%rd2+8], %rd12;
	st.u64 	[%rd2+16], %rd13;
	st.u32 	[%rd2+24], %r25;
	st.u32 	[%rd2+28], %r41;
	st.u32 	[%rd2+32], %r38;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd17;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r43, [retval0+0];
	} // callseq 3

$L__BB1_7:
	add.s32 	%r44, %r124, 129;
	shr.u32 	%r45, %r44, 7;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r45;
	st.param.b32 	[param1+4], %r38;
	st.param.b32 	[param1+8], %r38;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r32;
	st.param.b32 	[param2+4], %r38;
	st.param.b32 	[param2+8], %r38;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r33;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd3, [retval0+0];
	} // callseq 4
	setp.eq.s64 	%p5, %rd3, 0;
	@%p5 bra 	$L__BB1_9;

	add.s32 	%r49, %r124, 2;
	mov.u64 	%rd19, 0;
	st.u64 	[%rd3], %rd11;
	st.u64 	[%rd3+8], %rd12;
	st.u64 	[%rd3+16], %rd13;
	st.u32 	[%rd3+24], %r25;
	st.u32 	[%rd3+28], %r49;
	st.u32 	[%rd3+32], %r38;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd3;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd19;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r51, [retval0+0];
	} // callseq 5

$L__BB1_9:
	add.s32 	%r52, %r124, 130;
	shr.u32 	%r53, %r52, 7;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd14;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r53;
	st.param.b32 	[param1+4], %r38;
	st.param.b32 	[param1+8], %r38;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r32;
	st.param.b32 	[param2+4], %r38;
	st.param.b32 	[param2+8], %r38;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r33;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd4, [retval0+0];
	} // callseq 6
	setp.eq.s64 	%p6, %rd4, 0;
	@%p6 bra 	$L__BB1_11;

	add.s32 	%r57, %r124, 3;
	mov.u64 	%rd21, 0;
	st.u64 	[%rd4], %rd11;
	st.u64 	[%rd4+8], %rd12;
	st.u64 	[%rd4+16], %rd13;
	st.u32 	[%rd4+24], %r25;
	st.u32 	[%rd4+28], %r57;
	st.u32 	[%rd4+32], %r38;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd21;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r59, [retval0+0];
	} // callseq 7

$L__BB1_11:
	add.s32 	%r124, %r124, 4;
	add.s32 	%r123, %r123, -4;
	setp.ne.s32 	%p7, %r123, 0;
	@%p7 bra 	$L__BB1_3;

$L__BB1_12:
	setp.eq.s32 	%p8, %r126, 0;
	@%p8 bra 	$L__BB1_17;

	mov.u32 	%r62, 1;
	mov.u64 	%rd22, _Z14nw_gpu0_kernelPhS_Pijjj;
	mov.u32 	%r63, 128;
	mov.u64 	%rd23, 0;

$L__BB1_14:
	.pragma "nounroll";
	add.s32 	%r60, %r124, 127;
	shr.u32 	%r61, %r60, 7;
	mov.u32 	%r64, 0;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd22;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r61;
	st.param.b32 	[param1+4], %r62;
	st.param.b32 	[param1+8], %r62;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r63;
	st.param.b32 	[param2+4], %r62;
	st.param.b32 	[param2+8], %r62;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r64;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd5, [retval0+0];
	} // callseq 8
	setp.eq.s64 	%p9, %rd5, 0;
	@%p9 bra 	$L__BB1_16;

	st.u64 	[%rd5], %rd11;
	st.u64 	[%rd5+8], %rd12;
	st.u64 	[%rd5+16], %rd13;
	st.u32 	[%rd5+24], %r25;
	st.u32 	[%rd5+28], %r124;
	st.u32 	[%rd5+32], %r62;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd23;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r66, [retval0+0];
	} // callseq 9

$L__BB1_16:
	add.s32 	%r124, %r124, 1;
	add.s32 	%r126, %r126, -1;
	setp.ne.s32 	%p10, %r126, 0;
	@%p10 bra 	$L__BB1_14;

$L__BB1_17:
	setp.lt.s32 	%p11, %r131, 1;
	@%p11 bra 	$L__BB1_35;

	and.b32  	%r128, %r131, 3;
	setp.eq.s32 	%p12, %r128, 0;
	mov.u32 	%r132, %r25;
	@%p12 bra 	$L__BB1_24;

	mov.u32 	%r72, 1;
	mov.u64 	%rd24, _Z14nw_gpu0_kernelPhS_Pijjj;
	mov.u32 	%r73, 128;
	mov.u64 	%rd25, 0;
	mov.u32 	%r127, %r25;

$L__BB1_20:
	.pragma "nounroll";
	add.s32 	%r132, %r127, -1;
	add.s32 	%r67, %r127, 126;
	shr.s32 	%r68, %r67, 31;
	shr.u32 	%r69, %r68, 25;
	add.s32 	%r70, %r67, %r69;
	shr.s32 	%r71, %r70, 7;
	mov.u32 	%r74, 0;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r71;
	st.param.b32 	[param1+4], %r72;
	st.param.b32 	[param1+8], %r72;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r73;
	st.param.b32 	[param2+4], %r72;
	st.param.b32 	[param2+8], %r72;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r74;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd6, [retval0+0];
	} // callseq 10
	setp.eq.s64 	%p13, %rd6, 0;
	@%p13 bra 	$L__BB1_22;

	st.u64 	[%rd6], %rd11;
	st.u64 	[%rd6+8], %rd12;
	st.u64 	[%rd6+16], %rd13;
	st.u32 	[%rd6+24], %r25;
	add.s32 	%r120, %r127, -1;
	st.u32 	[%rd6+28], %r120;
	mov.u32 	%r75, 2;
	st.u32 	[%rd6+32], %r75;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd25;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r76, [retval0+0];
	} // callseq 11

$L__BB1_22:
	add.s32 	%r128, %r128, -1;
	setp.ne.s32 	%p14, %r128, 0;
	mov.u32 	%r127, %r132;
	@%p14 bra 	$L__BB1_20;

	add.s32 	%r131, %r132, -1;

$L__BB1_24:
	add.s32 	%r77, %r25, -2;
	setp.lt.u32 	%p15, %r77, 3;
	@%p15 bra 	$L__BB1_35;

	mov.u32 	%r83, 1;
	mov.u64 	%rd26, _Z14nw_gpu0_kernelPhS_Pijjj;

$L__BB1_26:
	add.s32 	%r78, %r132, 126;
	shr.s32 	%r79, %r78, 31;
	shr.u32 	%r80, %r79, 25;
	add.s32 	%r81, %r78, %r80;
	shr.s32 	%r82, %r81, 7;
	mov.u32 	%r84, 128;
	mov.u32 	%r85, 0;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r82;
	st.param.b32 	[param1+4], %r83;
	st.param.b32 	[param1+8], %r83;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r84;
	st.param.b32 	[param2+4], %r83;
	st.param.b32 	[param2+8], %r83;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r85;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd7, [retval0+0];
	} // callseq 12
	setp.eq.s64 	%p16, %rd7, 0;
	@%p16 bra 	$L__BB1_28;

	mov.u64 	%rd27, 0;
	st.u64 	[%rd7], %rd11;
	st.u64 	[%rd7+8], %rd12;
	st.u64 	[%rd7+16], %rd13;
	st.u32 	[%rd7+24], %r25;
	st.u32 	[%rd7+28], %r131;
	mov.u32 	%r86, 2;
	st.u32 	[%rd7+32], %r86;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd7;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r87, [retval0+0];
	} // callseq 13

$L__BB1_28:
	add.s32 	%r88, %r131, 126;
	shr.s32 	%r89, %r88, 31;
	shr.u32 	%r90, %r89, 25;
	add.s32 	%r91, %r88, %r90;
	shr.s32 	%r92, %r91, 7;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r92;
	st.param.b32 	[param1+4], %r83;
	st.param.b32 	[param1+8], %r83;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r84;
	st.param.b32 	[param2+4], %r83;
	st.param.b32 	[param2+8], %r83;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r85;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd8, [retval0+0];
	} // callseq 14
	setp.eq.s64 	%p17, %rd8, 0;
	@%p17 bra 	$L__BB1_30;

	add.s32 	%r96, %r131, -1;
	mov.u64 	%rd29, 0;
	st.u64 	[%rd8], %rd11;
	st.u64 	[%rd8+8], %rd12;
	st.u64 	[%rd8+16], %rd13;
	st.u32 	[%rd8+24], %r25;
	st.u32 	[%rd8+28], %r96;
	mov.u32 	%r97, 2;
	st.u32 	[%rd8+32], %r97;
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd8;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd29;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r98, [retval0+0];
	} // callseq 15

$L__BB1_30:
	add.s32 	%r99, %r131, 125;
	shr.s32 	%r100, %r99, 31;
	shr.u32 	%r101, %r100, 25;
	add.s32 	%r102, %r99, %r101;
	shr.s32 	%r103, %r102, 7;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r103;
	st.param.b32 	[param1+4], %r83;
	st.param.b32 	[param1+8], %r83;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r84;
	st.param.b32 	[param2+4], %r83;
	st.param.b32 	[param2+8], %r83;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r85;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd9, [retval0+0];
	} // callseq 16
	setp.eq.s64 	%p18, %rd9, 0;
	@%p18 bra 	$L__BB1_32;

	add.s32 	%r107, %r131, -2;
	mov.u64 	%rd31, 0;
	st.u64 	[%rd9], %rd11;
	st.u64 	[%rd9+8], %rd12;
	st.u64 	[%rd9+16], %rd13;
	st.u32 	[%rd9+24], %r25;
	st.u32 	[%rd9+28], %r107;
	mov.u32 	%r108, 2;
	st.u32 	[%rd9+32], %r108;
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd9;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd31;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r109, [retval0+0];
	} // callseq 17

$L__BB1_32:
	add.s32 	%r132, %r131, -3;
	add.s32 	%r110, %r131, 124;
	shr.s32 	%r111, %r110, 31;
	shr.u32 	%r112, %r111, 25;
	add.s32 	%r113, %r110, %r112;
	shr.s32 	%r114, %r113, 7;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r114;
	st.param.b32 	[param1+4], %r83;
	st.param.b32 	[param1+8], %r83;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r84;
	st.param.b32 	[param2+4], %r83;
	st.param.b32 	[param2+8], %r83;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r85;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd10, [retval0+0];
	} // callseq 18
	setp.eq.s64 	%p19, %rd10, 0;
	@%p19 bra 	$L__BB1_34;

	mov.u64 	%rd33, 0;
	st.u64 	[%rd10], %rd11;
	st.u64 	[%rd10+8], %rd12;
	st.u64 	[%rd10+16], %rd13;
	st.u32 	[%rd10+24], %r25;
	add.s32 	%r121, %r131, -3;
	st.u32 	[%rd10+28], %r121;
	mov.u32 	%r118, 2;
	st.u32 	[%rd10+32], %r118;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd33;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r119, [retval0+0];
	} // callseq 19

$L__BB1_34:
	add.s32 	%r131, %r131, -4;
	setp.gt.s32 	%p20, %r131, 0;
	@%p20 bra 	$L__BB1_26;

$L__BB1_35:
	ret;

}

