-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "11/02/2019 01:26:53"

-- 
-- Device: Altera EP4CE15F23C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TOP_LEVEL_I IS
    PORT (
	Clk : IN std_logic;
	enable_pc : IN std_logic;
	reset_pc : IN std_logic;
	muxRT_RD : IN std_logic;
	muxRT_Imediato : IN std_logic;
	muxULA_RAM : IN std_logic;
	saidaMUX_BULA : BUFFER std_logic_vector(31 DOWNTO 0);
	escreveC : IN std_logic;
	Saida : BUFFER std_logic_vector(31 DOWNTO 0);
	SaidaA1 : BUFFER std_logic_vector(31 DOWNTO 0);
	SaidaB1 : BUFFER std_logic_vector(31 DOWNTO 0);
	SaidaROM : BUFFER std_logic_vector(31 DOWNTO 0);
	EntradaFunct : IN std_logic_vector(5 DOWNTO 0);
	we : IN std_logic;
	saidaRAM : BUFFER std_logic_vector(31 DOWNTO 0);
	beq : IN std_logic
	);
END TOP_LEVEL_I;

-- Design Ports Information
-- muxULA_RAM	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[1]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[2]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[6]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[7]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[8]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[9]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[10]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[11]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[12]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[13]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[14]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[15]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[16]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[17]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[18]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[19]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[20]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[21]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[22]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[23]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[24]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[25]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[26]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[27]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[28]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[29]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[30]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaMUX_BULA[31]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[0]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[2]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[4]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[5]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[7]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[10]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[11]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[12]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[13]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[14]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[16]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[17]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[18]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[19]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[20]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[21]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[22]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[23]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[24]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[25]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[26]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[27]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[28]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[29]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Saida[31]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[4]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[5]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[6]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[8]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[9]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[12]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[13]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[15]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[16]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[18]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[19]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[20]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[21]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[23]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[24]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[25]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[26]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[27]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[28]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[29]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[30]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaA1[31]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[1]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[4]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[5]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[6]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[7]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[8]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[9]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[10]	=>  Location: PIN_U19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[11]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[12]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[13]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[14]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[15]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[16]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[17]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[18]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[19]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[20]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[21]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[22]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[23]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[24]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[25]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[26]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[27]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[28]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[29]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[30]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaB1[31]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[0]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[1]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[3]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[4]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[6]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[7]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[8]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[10]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[11]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[12]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[13]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[14]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[15]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[16]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[17]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[18]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[19]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[20]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[21]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[22]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[23]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[24]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[25]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[26]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[27]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[28]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[29]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[30]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SaidaROM[31]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[0]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[2]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[5]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[9]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[10]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[11]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[12]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[13]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[14]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[16]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[17]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[18]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[19]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[20]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[21]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[22]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[23]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[24]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[25]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[26]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[27]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[28]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[29]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[30]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaRAM[31]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- beq	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- muxRT_Imediato	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_pc	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enable_pc	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- escreveC	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- muxRT_RD	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EntradaFunct[5]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EntradaFunct[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EntradaFunct[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EntradaFunct[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EntradaFunct[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- EntradaFunct[4]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- we	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TOP_LEVEL_I IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clk : std_logic;
SIGNAL ww_enable_pc : std_logic;
SIGNAL ww_reset_pc : std_logic;
SIGNAL ww_muxRT_RD : std_logic;
SIGNAL ww_muxRT_Imediato : std_logic;
SIGNAL ww_muxULA_RAM : std_logic;
SIGNAL ww_saidaMUX_BULA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_escreveC : std_logic;
SIGNAL ww_Saida : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_SaidaA1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_SaidaB1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_SaidaROM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_EntradaFunct : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_we : std_logic;
SIGNAL ww_saidaRAM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_beq : std_logic;
SIGNAL \reset_pc~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ULA|Mux34~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \muxULA_RAM~input_o\ : std_logic;
SIGNAL \beq~input_o\ : std_logic;
SIGNAL \saidaMUX_BULA[0]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[1]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[2]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[3]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[4]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[5]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[6]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[7]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[8]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[9]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[10]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[11]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[12]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[13]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[14]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[15]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[16]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[17]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[18]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[19]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[20]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[21]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[22]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[23]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[24]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[25]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[26]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[27]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[28]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[29]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[30]~output_o\ : std_logic;
SIGNAL \saidaMUX_BULA[31]~output_o\ : std_logic;
SIGNAL \Saida[0]~output_o\ : std_logic;
SIGNAL \Saida[1]~output_o\ : std_logic;
SIGNAL \Saida[2]~output_o\ : std_logic;
SIGNAL \Saida[3]~output_o\ : std_logic;
SIGNAL \Saida[4]~output_o\ : std_logic;
SIGNAL \Saida[5]~output_o\ : std_logic;
SIGNAL \Saida[6]~output_o\ : std_logic;
SIGNAL \Saida[7]~output_o\ : std_logic;
SIGNAL \Saida[8]~output_o\ : std_logic;
SIGNAL \Saida[9]~output_o\ : std_logic;
SIGNAL \Saida[10]~output_o\ : std_logic;
SIGNAL \Saida[11]~output_o\ : std_logic;
SIGNAL \Saida[12]~output_o\ : std_logic;
SIGNAL \Saida[13]~output_o\ : std_logic;
SIGNAL \Saida[14]~output_o\ : std_logic;
SIGNAL \Saida[15]~output_o\ : std_logic;
SIGNAL \Saida[16]~output_o\ : std_logic;
SIGNAL \Saida[17]~output_o\ : std_logic;
SIGNAL \Saida[18]~output_o\ : std_logic;
SIGNAL \Saida[19]~output_o\ : std_logic;
SIGNAL \Saida[20]~output_o\ : std_logic;
SIGNAL \Saida[21]~output_o\ : std_logic;
SIGNAL \Saida[22]~output_o\ : std_logic;
SIGNAL \Saida[23]~output_o\ : std_logic;
SIGNAL \Saida[24]~output_o\ : std_logic;
SIGNAL \Saida[25]~output_o\ : std_logic;
SIGNAL \Saida[26]~output_o\ : std_logic;
SIGNAL \Saida[27]~output_o\ : std_logic;
SIGNAL \Saida[28]~output_o\ : std_logic;
SIGNAL \Saida[29]~output_o\ : std_logic;
SIGNAL \Saida[30]~output_o\ : std_logic;
SIGNAL \Saida[31]~output_o\ : std_logic;
SIGNAL \SaidaA1[0]~output_o\ : std_logic;
SIGNAL \SaidaA1[1]~output_o\ : std_logic;
SIGNAL \SaidaA1[2]~output_o\ : std_logic;
SIGNAL \SaidaA1[3]~output_o\ : std_logic;
SIGNAL \SaidaA1[4]~output_o\ : std_logic;
SIGNAL \SaidaA1[5]~output_o\ : std_logic;
SIGNAL \SaidaA1[6]~output_o\ : std_logic;
SIGNAL \SaidaA1[7]~output_o\ : std_logic;
SIGNAL \SaidaA1[8]~output_o\ : std_logic;
SIGNAL \SaidaA1[9]~output_o\ : std_logic;
SIGNAL \SaidaA1[10]~output_o\ : std_logic;
SIGNAL \SaidaA1[11]~output_o\ : std_logic;
SIGNAL \SaidaA1[12]~output_o\ : std_logic;
SIGNAL \SaidaA1[13]~output_o\ : std_logic;
SIGNAL \SaidaA1[14]~output_o\ : std_logic;
SIGNAL \SaidaA1[15]~output_o\ : std_logic;
SIGNAL \SaidaA1[16]~output_o\ : std_logic;
SIGNAL \SaidaA1[17]~output_o\ : std_logic;
SIGNAL \SaidaA1[18]~output_o\ : std_logic;
SIGNAL \SaidaA1[19]~output_o\ : std_logic;
SIGNAL \SaidaA1[20]~output_o\ : std_logic;
SIGNAL \SaidaA1[21]~output_o\ : std_logic;
SIGNAL \SaidaA1[22]~output_o\ : std_logic;
SIGNAL \SaidaA1[23]~output_o\ : std_logic;
SIGNAL \SaidaA1[24]~output_o\ : std_logic;
SIGNAL \SaidaA1[25]~output_o\ : std_logic;
SIGNAL \SaidaA1[26]~output_o\ : std_logic;
SIGNAL \SaidaA1[27]~output_o\ : std_logic;
SIGNAL \SaidaA1[28]~output_o\ : std_logic;
SIGNAL \SaidaA1[29]~output_o\ : std_logic;
SIGNAL \SaidaA1[30]~output_o\ : std_logic;
SIGNAL \SaidaA1[31]~output_o\ : std_logic;
SIGNAL \SaidaB1[0]~output_o\ : std_logic;
SIGNAL \SaidaB1[1]~output_o\ : std_logic;
SIGNAL \SaidaB1[2]~output_o\ : std_logic;
SIGNAL \SaidaB1[3]~output_o\ : std_logic;
SIGNAL \SaidaB1[4]~output_o\ : std_logic;
SIGNAL \SaidaB1[5]~output_o\ : std_logic;
SIGNAL \SaidaB1[6]~output_o\ : std_logic;
SIGNAL \SaidaB1[7]~output_o\ : std_logic;
SIGNAL \SaidaB1[8]~output_o\ : std_logic;
SIGNAL \SaidaB1[9]~output_o\ : std_logic;
SIGNAL \SaidaB1[10]~output_o\ : std_logic;
SIGNAL \SaidaB1[11]~output_o\ : std_logic;
SIGNAL \SaidaB1[12]~output_o\ : std_logic;
SIGNAL \SaidaB1[13]~output_o\ : std_logic;
SIGNAL \SaidaB1[14]~output_o\ : std_logic;
SIGNAL \SaidaB1[15]~output_o\ : std_logic;
SIGNAL \SaidaB1[16]~output_o\ : std_logic;
SIGNAL \SaidaB1[17]~output_o\ : std_logic;
SIGNAL \SaidaB1[18]~output_o\ : std_logic;
SIGNAL \SaidaB1[19]~output_o\ : std_logic;
SIGNAL \SaidaB1[20]~output_o\ : std_logic;
SIGNAL \SaidaB1[21]~output_o\ : std_logic;
SIGNAL \SaidaB1[22]~output_o\ : std_logic;
SIGNAL \SaidaB1[23]~output_o\ : std_logic;
SIGNAL \SaidaB1[24]~output_o\ : std_logic;
SIGNAL \SaidaB1[25]~output_o\ : std_logic;
SIGNAL \SaidaB1[26]~output_o\ : std_logic;
SIGNAL \SaidaB1[27]~output_o\ : std_logic;
SIGNAL \SaidaB1[28]~output_o\ : std_logic;
SIGNAL \SaidaB1[29]~output_o\ : std_logic;
SIGNAL \SaidaB1[30]~output_o\ : std_logic;
SIGNAL \SaidaB1[31]~output_o\ : std_logic;
SIGNAL \SaidaROM[0]~output_o\ : std_logic;
SIGNAL \SaidaROM[1]~output_o\ : std_logic;
SIGNAL \SaidaROM[2]~output_o\ : std_logic;
SIGNAL \SaidaROM[3]~output_o\ : std_logic;
SIGNAL \SaidaROM[4]~output_o\ : std_logic;
SIGNAL \SaidaROM[5]~output_o\ : std_logic;
SIGNAL \SaidaROM[6]~output_o\ : std_logic;
SIGNAL \SaidaROM[7]~output_o\ : std_logic;
SIGNAL \SaidaROM[8]~output_o\ : std_logic;
SIGNAL \SaidaROM[9]~output_o\ : std_logic;
SIGNAL \SaidaROM[10]~output_o\ : std_logic;
SIGNAL \SaidaROM[11]~output_o\ : std_logic;
SIGNAL \SaidaROM[12]~output_o\ : std_logic;
SIGNAL \SaidaROM[13]~output_o\ : std_logic;
SIGNAL \SaidaROM[14]~output_o\ : std_logic;
SIGNAL \SaidaROM[15]~output_o\ : std_logic;
SIGNAL \SaidaROM[16]~output_o\ : std_logic;
SIGNAL \SaidaROM[17]~output_o\ : std_logic;
SIGNAL \SaidaROM[18]~output_o\ : std_logic;
SIGNAL \SaidaROM[19]~output_o\ : std_logic;
SIGNAL \SaidaROM[20]~output_o\ : std_logic;
SIGNAL \SaidaROM[21]~output_o\ : std_logic;
SIGNAL \SaidaROM[22]~output_o\ : std_logic;
SIGNAL \SaidaROM[23]~output_o\ : std_logic;
SIGNAL \SaidaROM[24]~output_o\ : std_logic;
SIGNAL \SaidaROM[25]~output_o\ : std_logic;
SIGNAL \SaidaROM[26]~output_o\ : std_logic;
SIGNAL \SaidaROM[27]~output_o\ : std_logic;
SIGNAL \SaidaROM[28]~output_o\ : std_logic;
SIGNAL \SaidaROM[29]~output_o\ : std_logic;
SIGNAL \SaidaROM[30]~output_o\ : std_logic;
SIGNAL \SaidaROM[31]~output_o\ : std_logic;
SIGNAL \saidaRAM[0]~output_o\ : std_logic;
SIGNAL \saidaRAM[1]~output_o\ : std_logic;
SIGNAL \saidaRAM[2]~output_o\ : std_logic;
SIGNAL \saidaRAM[3]~output_o\ : std_logic;
SIGNAL \saidaRAM[4]~output_o\ : std_logic;
SIGNAL \saidaRAM[5]~output_o\ : std_logic;
SIGNAL \saidaRAM[6]~output_o\ : std_logic;
SIGNAL \saidaRAM[7]~output_o\ : std_logic;
SIGNAL \saidaRAM[8]~output_o\ : std_logic;
SIGNAL \saidaRAM[9]~output_o\ : std_logic;
SIGNAL \saidaRAM[10]~output_o\ : std_logic;
SIGNAL \saidaRAM[11]~output_o\ : std_logic;
SIGNAL \saidaRAM[12]~output_o\ : std_logic;
SIGNAL \saidaRAM[13]~output_o\ : std_logic;
SIGNAL \saidaRAM[14]~output_o\ : std_logic;
SIGNAL \saidaRAM[15]~output_o\ : std_logic;
SIGNAL \saidaRAM[16]~output_o\ : std_logic;
SIGNAL \saidaRAM[17]~output_o\ : std_logic;
SIGNAL \saidaRAM[18]~output_o\ : std_logic;
SIGNAL \saidaRAM[19]~output_o\ : std_logic;
SIGNAL \saidaRAM[20]~output_o\ : std_logic;
SIGNAL \saidaRAM[21]~output_o\ : std_logic;
SIGNAL \saidaRAM[22]~output_o\ : std_logic;
SIGNAL \saidaRAM[23]~output_o\ : std_logic;
SIGNAL \saidaRAM[24]~output_o\ : std_logic;
SIGNAL \saidaRAM[25]~output_o\ : std_logic;
SIGNAL \saidaRAM[26]~output_o\ : std_logic;
SIGNAL \saidaRAM[27]~output_o\ : std_logic;
SIGNAL \saidaRAM[28]~output_o\ : std_logic;
SIGNAL \saidaRAM[29]~output_o\ : std_logic;
SIGNAL \saidaRAM[30]~output_o\ : std_logic;
SIGNAL \saidaRAM[31]~output_o\ : std_logic;
SIGNAL \muxRT_Imediato~input_o\ : std_logic;
SIGNAL \Clk~input_o\ : std_logic;
SIGNAL \Clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \PC|PC|output[2]~6_combout\ : std_logic;
SIGNAL \reset_pc~input_o\ : std_logic;
SIGNAL \reset_pc~inputclkctrl_outclk\ : std_logic;
SIGNAL \enable_pc~input_o\ : std_logic;
SIGNAL \PC|PC|output[2]~7\ : std_logic;
SIGNAL \PC|PC|output[3]~8_combout\ : std_logic;
SIGNAL \PC|PC|output[3]~9\ : std_logic;
SIGNAL \PC|PC|output[4]~10_combout\ : std_logic;
SIGNAL \PC|PC|output[4]~11\ : std_logic;
SIGNAL \PC|PC|output[5]~12_combout\ : std_logic;
SIGNAL \PC|PC|output[5]~13\ : std_logic;
SIGNAL \PC|PC|output[6]~14_combout\ : std_logic;
SIGNAL \PC|PC|output[6]~15\ : std_logic;
SIGNAL \PC|PC|output[7]~16_combout\ : std_logic;
SIGNAL \ROM|memROM~1_combout\ : std_logic;
SIGNAL \ROM|memROM~2_combout\ : std_logic;
SIGNAL \EntradaFunct[2]~input_o\ : std_logic;
SIGNAL \EntradaFunct[3]~input_o\ : std_logic;
SIGNAL \EntradaFunct[1]~input_o\ : std_logic;
SIGNAL \EntradaFunct[5]~input_o\ : std_logic;
SIGNAL \EntradaFunct[0]~input_o\ : std_logic;
SIGNAL \ROM|memROM~0_combout\ : std_logic;
SIGNAL \BANCO|Equal1~0_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[0]~48_combout\ : std_logic;
SIGNAL \ULA|Mux4~0_combout\ : std_logic;
SIGNAL \EntradaFunct[4]~input_o\ : std_logic;
SIGNAL \ULA|Mux4~1_combout\ : std_logic;
SIGNAL \ULA|Add0~20_combout\ : std_logic;
SIGNAL \BANCO|registrador~1132_combout\ : std_logic;
SIGNAL \escreveC~input_o\ : std_logic;
SIGNAL \muxRT_RD~input_o\ : std_logic;
SIGNAL \BANCO|registrador~1127_combout\ : std_logic;
SIGNAL \BANCO|registrador~1128_combout\ : std_logic;
SIGNAL \BANCO|registrador~134_q\ : std_logic;
SIGNAL \ROM|memROM~4_combout\ : std_logic;
SIGNAL \BANCO|registrador~102feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~1129_combout\ : std_logic;
SIGNAL \BANCO|registrador~102_q\ : std_logic;
SIGNAL \BANCO|saidaA[0]~84_combout\ : std_logic;
SIGNAL \ROM|memROM~5_combout\ : std_logic;
SIGNAL \ROM|memROM~6_combout\ : std_logic;
SIGNAL \BANCO|saidaA[0]~40_combout\ : std_logic;
SIGNAL \ULA|Add0~21_combout\ : std_logic;
SIGNAL \ULA|Add0~23_cout\ : std_logic;
SIGNAL \ULA|Add0~24_combout\ : std_logic;
SIGNAL \ULA|Mux4~2_combout\ : std_logic;
SIGNAL \ULA|Mux34~0_combout\ : std_logic;
SIGNAL \ULA|Mux34~1_combout\ : std_logic;
SIGNAL \ULA|Mux34~1clkctrl_outclk\ : std_logic;
SIGNAL \BANCO|registrador~1133_combout\ : std_logic;
SIGNAL \BANCO|registrador~1130_combout\ : std_logic;
SIGNAL \BANCO|registrador~1131_combout\ : std_logic;
SIGNAL \BANCO|registrador~70_q\ : std_logic;
SIGNAL \BANCO|registrador~1126_combout\ : std_logic;
SIGNAL \BANCO|registrador~38_q\ : std_logic;
SIGNAL \ROM|memROM~3_combout\ : std_logic;
SIGNAL \BANCO|registrador~1062_combout\ : std_logic;
SIGNAL \BANCO|registrador~1063_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[0]~57_combout\ : std_logic;
SIGNAL \BANCO|registrador~71feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~71_q\ : std_logic;
SIGNAL \BANCO|registrador~1135_combout\ : std_logic;
SIGNAL \BANCO|registrador~103_q\ : std_logic;
SIGNAL \BANCO|saidaA[1]~85_combout\ : std_logic;
SIGNAL \BANCO|saidaA[1]~41_combout\ : std_logic;
SIGNAL \ULA|Add0~26_combout\ : std_logic;
SIGNAL \ULA|Add0~25\ : std_logic;
SIGNAL \ULA|Add0~27_combout\ : std_logic;
SIGNAL \ULA|Mux3~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~1134_combout\ : std_logic;
SIGNAL \BANCO|registrador~135_q\ : std_logic;
SIGNAL \BANCO|registrador~39_q\ : std_logic;
SIGNAL \BANCO|registrador~1064_combout\ : std_logic;
SIGNAL \BANCO|registrador~1065_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[1]~58_combout\ : std_logic;
SIGNAL \BANCO|registrador~136_q\ : std_logic;
SIGNAL \BANCO|registrador~104_q\ : std_logic;
SIGNAL \BANCO|saidaA[2]~86_combout\ : std_logic;
SIGNAL \BANCO|saidaA[2]~42_combout\ : std_logic;
SIGNAL \ULA|Add0~29_combout\ : std_logic;
SIGNAL \ULA|Add0~28\ : std_logic;
SIGNAL \ULA|Add0~30_combout\ : std_logic;
SIGNAL \ULA|Mux2~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~72_q\ : std_logic;
SIGNAL \BANCO|registrador~40_q\ : std_logic;
SIGNAL \BANCO|registrador~1066_combout\ : std_logic;
SIGNAL \BANCO|registrador~1067_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[2]~49_combout\ : std_logic;
SIGNAL \ULA|Add0~32_combout\ : std_logic;
SIGNAL \BANCO|registrador~73_q\ : std_logic;
SIGNAL \BANCO|registrador~137_q\ : std_logic;
SIGNAL \BANCO|saidaA[3]~87_combout\ : std_logic;
SIGNAL \BANCO|saidaA[3]~43_combout\ : std_logic;
SIGNAL \ULA|Add0~31\ : std_logic;
SIGNAL \ULA|Add0~33_combout\ : std_logic;
SIGNAL \ULA|Mux1~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~105_q\ : std_logic;
SIGNAL \BANCO|registrador~41_q\ : std_logic;
SIGNAL \BANCO|registrador~1068_combout\ : std_logic;
SIGNAL \BANCO|registrador~1069_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[3]~50_combout\ : std_logic;
SIGNAL \ULA|Add0~35_combout\ : std_logic;
SIGNAL \BANCO|registrador~138_q\ : std_logic;
SIGNAL \BANCO|registrador~106_q\ : std_logic;
SIGNAL \BANCO|saidaA[4]~88_combout\ : std_logic;
SIGNAL \BANCO|saidaA[4]~44_combout\ : std_logic;
SIGNAL \ULA|Add0~34\ : std_logic;
SIGNAL \ULA|Add0~36_combout\ : std_logic;
SIGNAL \ULA|Mux0~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~74_q\ : std_logic;
SIGNAL \BANCO|registrador~42_q\ : std_logic;
SIGNAL \BANCO|registrador~1070_combout\ : std_logic;
SIGNAL \BANCO|registrador~1071_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[4]~51_combout\ : std_logic;
SIGNAL \ULA|Add0~38_combout\ : std_logic;
SIGNAL \BANCO|registrador~107_q\ : std_logic;
SIGNAL \BANCO|saidaA[5]~89_combout\ : std_logic;
SIGNAL \BANCO|registrador~75_q\ : std_logic;
SIGNAL \BANCO|saidaA[5]~45_combout\ : std_logic;
SIGNAL \ULA|Add0~37\ : std_logic;
SIGNAL \ULA|Add0~39_combout\ : std_logic;
SIGNAL \ULA|Mux7~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~139_q\ : std_logic;
SIGNAL \BANCO|registrador~43_q\ : std_logic;
SIGNAL \BANCO|registrador~1072_combout\ : std_logic;
SIGNAL \BANCO|registrador~1073_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[5]~52_combout\ : std_logic;
SIGNAL \BANCO|registrador~140_q\ : std_logic;
SIGNAL \BANCO|registrador~108_q\ : std_logic;
SIGNAL \BANCO|saidaA[6]~90_combout\ : std_logic;
SIGNAL \BANCO|saidaA[6]~46_combout\ : std_logic;
SIGNAL \ULA|Add0~41_combout\ : std_logic;
SIGNAL \ULA|Add0~40\ : std_logic;
SIGNAL \ULA|Add0~42_combout\ : std_logic;
SIGNAL \ULA|Mux8~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~76_q\ : std_logic;
SIGNAL \BANCO|registrador~44_q\ : std_logic;
SIGNAL \BANCO|registrador~1074_combout\ : std_logic;
SIGNAL \BANCO|registrador~1075_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[6]~53_combout\ : std_logic;
SIGNAL \ULA|Mux9~1_combout\ : std_logic;
SIGNAL \ULA|Add0~44_combout\ : std_logic;
SIGNAL \BANCO|registrador~77_q\ : std_logic;
SIGNAL \BANCO|registrador~141_q\ : std_logic;
SIGNAL \BANCO|saidaA[7]~91_combout\ : std_logic;
SIGNAL \BANCO|saidaA[7]~47_combout\ : std_logic;
SIGNAL \ULA|Add0~43\ : std_logic;
SIGNAL \ULA|Add0~45_combout\ : std_logic;
SIGNAL \ULA|Mux9~0_combout\ : std_logic;
SIGNAL \ULA|Mux9~2_combout\ : std_logic;
SIGNAL \BANCO|registrador~109_q\ : std_logic;
SIGNAL \BANCO|registrador~45_q\ : std_logic;
SIGNAL \BANCO|registrador~1076_combout\ : std_logic;
SIGNAL \BANCO|registrador~1077_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[7]~54_combout\ : std_logic;
SIGNAL \ULA|Add0~47_combout\ : std_logic;
SIGNAL \BANCO|registrador~110_q\ : std_logic;
SIGNAL \BANCO|saidaA[8]~92_combout\ : std_logic;
SIGNAL \BANCO|registrador~142_q\ : std_logic;
SIGNAL \BANCO|saidaA[8]~48_combout\ : std_logic;
SIGNAL \ULA|Add0~46\ : std_logic;
SIGNAL \ULA|Add0~48_combout\ : std_logic;
SIGNAL \ULA|Mux10~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~78_q\ : std_logic;
SIGNAL \BANCO|registrador~46_q\ : std_logic;
SIGNAL \BANCO|registrador~1078_combout\ : std_logic;
SIGNAL \BANCO|registrador~1079_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[8]~55_combout\ : std_logic;
SIGNAL \ULA|Add0~50_combout\ : std_logic;
SIGNAL \BANCO|registrador~143_q\ : std_logic;
SIGNAL \BANCO|registrador~111_q\ : std_logic;
SIGNAL \BANCO|saidaA[9]~49_combout\ : std_logic;
SIGNAL \BANCO|saidaA[9]~50_combout\ : std_logic;
SIGNAL \ULA|Add0~49\ : std_logic;
SIGNAL \ULA|Add0~51_combout\ : std_logic;
SIGNAL \ULA|Mux11~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~79_q\ : std_logic;
SIGNAL \BANCO|registrador~47_q\ : std_logic;
SIGNAL \BANCO|registrador~1080_combout\ : std_logic;
SIGNAL \BANCO|registrador~1081_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[9]~56_combout\ : std_logic;
SIGNAL \BANCO|registrador~112_q\ : std_logic;
SIGNAL \BANCO|registrador~80_q\ : std_logic;
SIGNAL \BANCO|saidaA[10]~93_combout\ : std_logic;
SIGNAL \BANCO|saidaA[10]~51_combout\ : std_logic;
SIGNAL \ULA|Add0~53_combout\ : std_logic;
SIGNAL \ULA|Add0~52\ : std_logic;
SIGNAL \ULA|Add0~54_combout\ : std_logic;
SIGNAL \ULA|Mux12~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~144_q\ : std_logic;
SIGNAL \BANCO|registrador~1082_combout\ : std_logic;
SIGNAL \BANCO|registrador~48_q\ : std_logic;
SIGNAL \BANCO|registrador~1083_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[10]~59_combout\ : std_logic;
SIGNAL \BANCO|registrador~145_q\ : std_logic;
SIGNAL \BANCO|registrador~113_q\ : std_logic;
SIGNAL \BANCO|saidaA[11]~52_combout\ : std_logic;
SIGNAL \BANCO|saidaA[11]~53_combout\ : std_logic;
SIGNAL \ULA|Add0~56_combout\ : std_logic;
SIGNAL \ULA|Add0~55\ : std_logic;
SIGNAL \ULA|Add0~57_combout\ : std_logic;
SIGNAL \ULA|Mux13~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~81_q\ : std_logic;
SIGNAL \BANCO|registrador~49_q\ : std_logic;
SIGNAL \BANCO|registrador~1084_combout\ : std_logic;
SIGNAL \BANCO|registrador~1085_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[11]~60_combout\ : std_logic;
SIGNAL \BANCO|registrador~146_q\ : std_logic;
SIGNAL \BANCO|registrador~114_q\ : std_logic;
SIGNAL \BANCO|saidaA[12]~94_combout\ : std_logic;
SIGNAL \BANCO|saidaA[12]~54_combout\ : std_logic;
SIGNAL \ULA|Add0~59_combout\ : std_logic;
SIGNAL \ULA|Add0~58\ : std_logic;
SIGNAL \ULA|Add0~60_combout\ : std_logic;
SIGNAL \ULA|Mux14~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~82feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~82_q\ : std_logic;
SIGNAL \BANCO|registrador~50_q\ : std_logic;
SIGNAL \BANCO|registrador~1086_combout\ : std_logic;
SIGNAL \BANCO|registrador~1087_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[12]~61_combout\ : std_logic;
SIGNAL \ULA|Add0~62_combout\ : std_logic;
SIGNAL \BANCO|registrador~115feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~115_q\ : std_logic;
SIGNAL \BANCO|saidaA[13]~55_combout\ : std_logic;
SIGNAL \BANCO|registrador~147_q\ : std_logic;
SIGNAL \BANCO|saidaA[13]~56_combout\ : std_logic;
SIGNAL \ULA|Add0~61\ : std_logic;
SIGNAL \ULA|Add0~63_combout\ : std_logic;
SIGNAL \ULA|Mux15~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~83_q\ : std_logic;
SIGNAL \BANCO|registrador~51_q\ : std_logic;
SIGNAL \BANCO|registrador~1088_combout\ : std_logic;
SIGNAL \BANCO|registrador~1089_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[13]~62_combout\ : std_logic;
SIGNAL \ULA|Add0~65_combout\ : std_logic;
SIGNAL \BANCO|registrador~116_q\ : std_logic;
SIGNAL \BANCO|saidaA[14]~95_combout\ : std_logic;
SIGNAL \BANCO|registrador~148_q\ : std_logic;
SIGNAL \BANCO|saidaA[14]~57_combout\ : std_logic;
SIGNAL \ULA|Add0~64\ : std_logic;
SIGNAL \ULA|Add0~66_combout\ : std_logic;
SIGNAL \ULA|Mux16~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~84feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~84_q\ : std_logic;
SIGNAL \BANCO|registrador~1090_combout\ : std_logic;
SIGNAL \BANCO|registrador~52_q\ : std_logic;
SIGNAL \BANCO|registrador~1091_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[14]~63_combout\ : std_logic;
SIGNAL \ULA|Add0~68_combout\ : std_logic;
SIGNAL \BANCO|registrador~149_q\ : std_logic;
SIGNAL \BANCO|registrador~117_q\ : std_logic;
SIGNAL \BANCO|saidaA[15]~58_combout\ : std_logic;
SIGNAL \BANCO|saidaA[15]~59_combout\ : std_logic;
SIGNAL \ULA|Add0~67\ : std_logic;
SIGNAL \ULA|Add0~69_combout\ : std_logic;
SIGNAL \ULA|Mux17~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~85_q\ : std_logic;
SIGNAL \BANCO|registrador~53_q\ : std_logic;
SIGNAL \BANCO|registrador~1092_combout\ : std_logic;
SIGNAL \BANCO|registrador~1093_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[15]~64_combout\ : std_logic;
SIGNAL \ULA|Add0~71_combout\ : std_logic;
SIGNAL \BANCO|registrador~150_q\ : std_logic;
SIGNAL \BANCO|registrador~118_q\ : std_logic;
SIGNAL \BANCO|saidaA[16]~96_combout\ : std_logic;
SIGNAL \BANCO|saidaA[16]~60_combout\ : std_logic;
SIGNAL \ULA|Add0~70\ : std_logic;
SIGNAL \ULA|Add0~72_combout\ : std_logic;
SIGNAL \ULA|Mux18~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~86_q\ : std_logic;
SIGNAL \BANCO|registrador~54_q\ : std_logic;
SIGNAL \BANCO|registrador~1094_combout\ : std_logic;
SIGNAL \BANCO|registrador~1095_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[16]~65_combout\ : std_logic;
SIGNAL \ULA|Add0~74_combout\ : std_logic;
SIGNAL \BANCO|registrador~151_q\ : std_logic;
SIGNAL \BANCO|registrador~119_q\ : std_logic;
SIGNAL \BANCO|saidaA[17]~61_combout\ : std_logic;
SIGNAL \BANCO|saidaA[17]~62_combout\ : std_logic;
SIGNAL \ULA|Add0~73\ : std_logic;
SIGNAL \ULA|Add0~75_combout\ : std_logic;
SIGNAL \ULA|Mux19~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~87_q\ : std_logic;
SIGNAL \BANCO|registrador~55_q\ : std_logic;
SIGNAL \BANCO|registrador~1096_combout\ : std_logic;
SIGNAL \BANCO|registrador~1097_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[17]~66_combout\ : std_logic;
SIGNAL \BANCO|registrador~120_q\ : std_logic;
SIGNAL \BANCO|saidaA[18]~97_combout\ : std_logic;
SIGNAL \BANCO|registrador~152_q\ : std_logic;
SIGNAL \BANCO|saidaA[18]~63_combout\ : std_logic;
SIGNAL \ULA|Add0~77_combout\ : std_logic;
SIGNAL \ULA|Add0~76\ : std_logic;
SIGNAL \ULA|Add0~78_combout\ : std_logic;
SIGNAL \ULA|Mux20~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~88_q\ : std_logic;
SIGNAL \BANCO|registrador~56_q\ : std_logic;
SIGNAL \BANCO|registrador~1098_combout\ : std_logic;
SIGNAL \BANCO|registrador~1099_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[18]~67_combout\ : std_logic;
SIGNAL \BANCO|registrador~89_q\ : std_logic;
SIGNAL \BANCO|registrador~121_q\ : std_logic;
SIGNAL \BANCO|saidaA[19]~64_combout\ : std_logic;
SIGNAL \BANCO|saidaA[19]~65_combout\ : std_logic;
SIGNAL \ULA|Add0~80_combout\ : std_logic;
SIGNAL \ULA|Add0~79\ : std_logic;
SIGNAL \ULA|Add0~81_combout\ : std_logic;
SIGNAL \ULA|Mux21~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~153_q\ : std_logic;
SIGNAL \BANCO|registrador~57_q\ : std_logic;
SIGNAL \BANCO|registrador~1100_combout\ : std_logic;
SIGNAL \BANCO|registrador~1101_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[19]~68_combout\ : std_logic;
SIGNAL \BANCO|registrador~122_q\ : std_logic;
SIGNAL \BANCO|registrador~90_q\ : std_logic;
SIGNAL \BANCO|saidaA[20]~98_combout\ : std_logic;
SIGNAL \BANCO|saidaA[20]~66_combout\ : std_logic;
SIGNAL \ULA|Add0~83_combout\ : std_logic;
SIGNAL \ULA|Add0~82\ : std_logic;
SIGNAL \ULA|Add0~84_combout\ : std_logic;
SIGNAL \ULA|Mux22~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~154_q\ : std_logic;
SIGNAL \BANCO|registrador~1102_combout\ : std_logic;
SIGNAL \BANCO|registrador~58_q\ : std_logic;
SIGNAL \BANCO|registrador~1103_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[20]~69_combout\ : std_logic;
SIGNAL \BANCO|registrador~155_q\ : std_logic;
SIGNAL \BANCO|registrador~91_q\ : std_logic;
SIGNAL \BANCO|saidaA[21]~67_combout\ : std_logic;
SIGNAL \BANCO|saidaA[21]~68_combout\ : std_logic;
SIGNAL \ULA|Add0~108_combout\ : std_logic;
SIGNAL \ULA|Add0~85\ : std_logic;
SIGNAL \ULA|Add0~86_combout\ : std_logic;
SIGNAL \ULA|Mux23~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~123_q\ : std_logic;
SIGNAL \BANCO|registrador~59_q\ : std_logic;
SIGNAL \BANCO|registrador~1104_combout\ : std_logic;
SIGNAL \BANCO|registrador~1105_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[21]~70_combout\ : std_logic;
SIGNAL \BANCO|registrador~156_q\ : std_logic;
SIGNAL \BANCO|registrador~124_q\ : std_logic;
SIGNAL \BANCO|saidaA[22]~99_combout\ : std_logic;
SIGNAL \BANCO|saidaA[22]~69_combout\ : std_logic;
SIGNAL \ULA|Add0~109_combout\ : std_logic;
SIGNAL \ULA|Add0~87\ : std_logic;
SIGNAL \ULA|Add0~88_combout\ : std_logic;
SIGNAL \ULA|Mux24~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~92_q\ : std_logic;
SIGNAL \BANCO|registrador~60_q\ : std_logic;
SIGNAL \BANCO|registrador~1106_combout\ : std_logic;
SIGNAL \BANCO|registrador~1107_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[22]~71_combout\ : std_logic;
SIGNAL \ULA|Add0~110_combout\ : std_logic;
SIGNAL \BANCO|registrador~93feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~93_q\ : std_logic;
SIGNAL \BANCO|registrador~125feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~125_q\ : std_logic;
SIGNAL \BANCO|saidaA[23]~70_combout\ : std_logic;
SIGNAL \BANCO|saidaA[23]~71_combout\ : std_logic;
SIGNAL \ULA|Add0~89\ : std_logic;
SIGNAL \ULA|Add0~90_combout\ : std_logic;
SIGNAL \ULA|Mux25~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~157_q\ : std_logic;
SIGNAL \BANCO|registrador~61_q\ : std_logic;
SIGNAL \BANCO|registrador~1108_combout\ : std_logic;
SIGNAL \BANCO|registrador~1109_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[23]~72_combout\ : std_logic;
SIGNAL \ULA|Add0~111_combout\ : std_logic;
SIGNAL \BANCO|registrador~126_q\ : std_logic;
SIGNAL \BANCO|registrador~94_q\ : std_logic;
SIGNAL \BANCO|saidaA[24]~100_combout\ : std_logic;
SIGNAL \BANCO|registrador~158_q\ : std_logic;
SIGNAL \BANCO|saidaA[24]~72_combout\ : std_logic;
SIGNAL \ULA|Add0~91\ : std_logic;
SIGNAL \ULA|Add0~92_combout\ : std_logic;
SIGNAL \ULA|Mux26~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~62feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~62_q\ : std_logic;
SIGNAL \BANCO|registrador~1110_combout\ : std_logic;
SIGNAL \BANCO|registrador~1111_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[24]~73_combout\ : std_logic;
SIGNAL \BANCO|registrador~159_q\ : std_logic;
SIGNAL \BANCO|registrador~127_q\ : std_logic;
SIGNAL \BANCO|saidaA[25]~73_combout\ : std_logic;
SIGNAL \BANCO|saidaA[25]~74_combout\ : std_logic;
SIGNAL \ULA|Add0~112_combout\ : std_logic;
SIGNAL \ULA|Add0~93\ : std_logic;
SIGNAL \ULA|Add0~94_combout\ : std_logic;
SIGNAL \ULA|Mux27~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~95_q\ : std_logic;
SIGNAL \BANCO|registrador~63_q\ : std_logic;
SIGNAL \BANCO|registrador~1112_combout\ : std_logic;
SIGNAL \BANCO|registrador~1113_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[25]~74_combout\ : std_logic;
SIGNAL \BANCO|registrador~160_q\ : std_logic;
SIGNAL \BANCO|registrador~128_q\ : std_logic;
SIGNAL \BANCO|saidaA[26]~101_combout\ : std_logic;
SIGNAL \BANCO|saidaA[26]~75_combout\ : std_logic;
SIGNAL \ULA|Add0~113_combout\ : std_logic;
SIGNAL \ULA|Add0~95\ : std_logic;
SIGNAL \ULA|Add0~96_combout\ : std_logic;
SIGNAL \ULA|Mux28~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~96feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~96_q\ : std_logic;
SIGNAL \BANCO|registrador~64_q\ : std_logic;
SIGNAL \BANCO|registrador~1114_combout\ : std_logic;
SIGNAL \BANCO|registrador~1115_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[26]~75_combout\ : std_logic;
SIGNAL \BANCO|registrador~129_q\ : std_logic;
SIGNAL \BANCO|saidaA[27]~76_combout\ : std_logic;
SIGNAL \BANCO|registrador~161_q\ : std_logic;
SIGNAL \BANCO|saidaA[27]~77_combout\ : std_logic;
SIGNAL \ULA|Add0~114_combout\ : std_logic;
SIGNAL \ULA|Add0~97\ : std_logic;
SIGNAL \ULA|Add0~98_combout\ : std_logic;
SIGNAL \ULA|Mux29~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~97feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~97_q\ : std_logic;
SIGNAL \BANCO|registrador~65_q\ : std_logic;
SIGNAL \BANCO|registrador~1116_combout\ : std_logic;
SIGNAL \BANCO|registrador~1117_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[27]~76_combout\ : std_logic;
SIGNAL \BANCO|registrador~162_q\ : std_logic;
SIGNAL \BANCO|registrador~130_q\ : std_logic;
SIGNAL \BANCO|saidaA[28]~102_combout\ : std_logic;
SIGNAL \BANCO|saidaA[28]~78_combout\ : std_logic;
SIGNAL \ULA|Add0~115_combout\ : std_logic;
SIGNAL \ULA|Add0~99\ : std_logic;
SIGNAL \ULA|Add0~100_combout\ : std_logic;
SIGNAL \ULA|Mux30~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~98feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~98_q\ : std_logic;
SIGNAL \BANCO|registrador~66_q\ : std_logic;
SIGNAL \BANCO|registrador~1118_combout\ : std_logic;
SIGNAL \BANCO|registrador~1119_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[28]~77_combout\ : std_logic;
SIGNAL \BANCO|registrador~163_q\ : std_logic;
SIGNAL \BANCO|registrador~131_q\ : std_logic;
SIGNAL \BANCO|saidaA[29]~79_combout\ : std_logic;
SIGNAL \BANCO|saidaA[29]~80_combout\ : std_logic;
SIGNAL \ULA|Add0~116_combout\ : std_logic;
SIGNAL \ULA|Add0~101\ : std_logic;
SIGNAL \ULA|Add0~102_combout\ : std_logic;
SIGNAL \ULA|Mux31~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~99_q\ : std_logic;
SIGNAL \BANCO|registrador~67_q\ : std_logic;
SIGNAL \BANCO|registrador~1120_combout\ : std_logic;
SIGNAL \BANCO|registrador~1121_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[29]~78_combout\ : std_logic;
SIGNAL \ULA|Add0~117_combout\ : std_logic;
SIGNAL \BANCO|registrador~164_q\ : std_logic;
SIGNAL \BANCO|registrador~132_q\ : std_logic;
SIGNAL \BANCO|saidaA[30]~103_combout\ : std_logic;
SIGNAL \BANCO|saidaA[30]~81_combout\ : std_logic;
SIGNAL \ULA|Add0~103\ : std_logic;
SIGNAL \ULA|Add0~104_combout\ : std_logic;
SIGNAL \ULA|Mux32~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~100feeder_combout\ : std_logic;
SIGNAL \BANCO|registrador~100_q\ : std_logic;
SIGNAL \BANCO|registrador~68_q\ : std_logic;
SIGNAL \BANCO|registrador~1122_combout\ : std_logic;
SIGNAL \BANCO|registrador~1123_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[30]~79_combout\ : std_logic;
SIGNAL \ULA|Add0~105\ : std_logic;
SIGNAL \ULA|Add0~106_combout\ : std_logic;
SIGNAL \ULA|Mux33~0_combout\ : std_logic;
SIGNAL \BANCO|registrador~101_q\ : std_logic;
SIGNAL \BANCO|registrador~165_q\ : std_logic;
SIGNAL \BANCO|registrador~133_q\ : std_logic;
SIGNAL \BANCO|registrador~69_q\ : std_logic;
SIGNAL \BANCO|registrador~1124_combout\ : std_logic;
SIGNAL \BANCO|registrador~1125_combout\ : std_logic;
SIGNAL \MUX_BULA|Y[31]~80_combout\ : std_logic;
SIGNAL \BANCO|saidaA[31]~82_combout\ : std_logic;
SIGNAL \BANCO|saidaA[31]~83_combout\ : std_logic;
SIGNAL \BANCO|saidaB[0]~0_combout\ : std_logic;
SIGNAL \BANCO|saidaB[1]~1_combout\ : std_logic;
SIGNAL \BANCO|saidaB[2]~2_combout\ : std_logic;
SIGNAL \BANCO|saidaB[3]~3_combout\ : std_logic;
SIGNAL \BANCO|saidaB[4]~4_combout\ : std_logic;
SIGNAL \BANCO|saidaB[5]~5_combout\ : std_logic;
SIGNAL \BANCO|saidaB[6]~6_combout\ : std_logic;
SIGNAL \BANCO|saidaB[7]~7_combout\ : std_logic;
SIGNAL \BANCO|saidaB[8]~8_combout\ : std_logic;
SIGNAL \BANCO|saidaB[9]~9_combout\ : std_logic;
SIGNAL \BANCO|saidaB[10]~10_combout\ : std_logic;
SIGNAL \BANCO|saidaB[11]~11_combout\ : std_logic;
SIGNAL \BANCO|saidaB[12]~12_combout\ : std_logic;
SIGNAL \BANCO|saidaB[13]~13_combout\ : std_logic;
SIGNAL \BANCO|saidaB[14]~14_combout\ : std_logic;
SIGNAL \BANCO|saidaB[15]~15_combout\ : std_logic;
SIGNAL \BANCO|saidaB[16]~16_combout\ : std_logic;
SIGNAL \BANCO|saidaB[17]~17_combout\ : std_logic;
SIGNAL \BANCO|saidaB[18]~18_combout\ : std_logic;
SIGNAL \BANCO|saidaB[19]~19_combout\ : std_logic;
SIGNAL \BANCO|saidaB[20]~20_combout\ : std_logic;
SIGNAL \BANCO|saidaB[21]~21_combout\ : std_logic;
SIGNAL \BANCO|saidaB[22]~22_combout\ : std_logic;
SIGNAL \BANCO|saidaB[23]~23_combout\ : std_logic;
SIGNAL \BANCO|saidaB[24]~24_combout\ : std_logic;
SIGNAL \BANCO|saidaB[25]~25_combout\ : std_logic;
SIGNAL \BANCO|saidaB[26]~26_combout\ : std_logic;
SIGNAL \BANCO|saidaB[27]~27_combout\ : std_logic;
SIGNAL \BANCO|saidaB[28]~28_combout\ : std_logic;
SIGNAL \BANCO|saidaB[29]~29_combout\ : std_logic;
SIGNAL \BANCO|saidaB[30]~30_combout\ : std_logic;
SIGNAL \BANCO|saidaB[31]~31_combout\ : std_logic;
SIGNAL \ROM|memROM~7_combout\ : std_logic;
SIGNAL \RAM|ram_s~1735feeder_combout\ : std_logic;
SIGNAL \we~input_o\ : std_logic;
SIGNAL \RAM|ram_s~3438_combout\ : std_logic;
SIGNAL \RAM|ram_s~3506_combout\ : std_logic;
SIGNAL \RAM|ram_s~1735_q\ : std_logic;
SIGNAL \RAM|ram_s~3448_combout\ : std_logic;
SIGNAL \RAM|ram_s~3507_combout\ : std_logic;
SIGNAL \RAM|ram_s~1607_q\ : std_logic;
SIGNAL \RAM|ram_s~2120_combout\ : std_logic;
SIGNAL \RAM|ram_s~1863feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3488_combout\ : std_logic;
SIGNAL \RAM|ram_s~3505_combout\ : std_logic;
SIGNAL \RAM|ram_s~1863_q\ : std_logic;
SIGNAL \RAM|ram_s~3466_combout\ : std_logic;
SIGNAL \RAM|ram_s~3508_combout\ : std_logic;
SIGNAL \RAM|ram_s~1991_q\ : std_logic;
SIGNAL \RAM|ram_s~2121_combout\ : std_logic;
SIGNAL \RAM|ram_s~1831feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3473_combout\ : std_logic;
SIGNAL \RAM|ram_s~3510_combout\ : std_logic;
SIGNAL \RAM|ram_s~1831_q\ : std_logic;
SIGNAL \RAM|ram_s~3511_combout\ : std_logic;
SIGNAL \RAM|ram_s~3512_combout\ : std_logic;
SIGNAL \RAM|ram_s~1575_q\ : std_logic;
SIGNAL \RAM|ram_s~2122_combout\ : std_logic;
SIGNAL \RAM|ram_s~3458_combout\ : std_logic;
SIGNAL \RAM|ram_s~3513_combout\ : std_logic;
SIGNAL \RAM|ram_s~1959_q\ : std_logic;
SIGNAL \RAM|ram_s~1703feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3442_combout\ : std_logic;
SIGNAL \RAM|ram_s~3509_combout\ : std_logic;
SIGNAL \RAM|ram_s~1703_q\ : std_logic;
SIGNAL \RAM|ram_s~2123_combout\ : std_logic;
SIGNAL \RAM|ram_s~2124_combout\ : std_logic;
SIGNAL \RAM|ram_s~1895feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3431_combout\ : std_logic;
SIGNAL \RAM|ram_s~3502_combout\ : std_logic;
SIGNAL \RAM|ram_s~1895_q\ : std_logic;
SIGNAL \RAM|ram_s~3446_combout\ : std_logic;
SIGNAL \RAM|ram_s~3503_combout\ : std_logic;
SIGNAL \RAM|ram_s~1639_q\ : std_logic;
SIGNAL \RAM|ram_s~2118_combout\ : std_logic;
SIGNAL \RAM|ram_s~3456_combout\ : std_logic;
SIGNAL \RAM|ram_s~3504_combout\ : std_logic;
SIGNAL \RAM|ram_s~2023_q\ : std_logic;
SIGNAL \RAM|ram_s~1767feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3440_combout\ : std_logic;
SIGNAL \RAM|ram_s~3501_combout\ : std_logic;
SIGNAL \RAM|ram_s~1767_q\ : std_logic;
SIGNAL \RAM|ram_s~2119_combout\ : std_logic;
SIGNAL \RAM|ram_s~3460_combout\ : std_logic;
SIGNAL \RAM|ram_s~3518_combout\ : std_logic;
SIGNAL \RAM|ram_s~2055_q\ : std_logic;
SIGNAL \RAM|ram_s~1799feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3444_combout\ : std_logic;
SIGNAL \RAM|ram_s~3516_combout\ : std_logic;
SIGNAL \RAM|ram_s~1799_q\ : std_logic;
SIGNAL \RAM|ram_s~3452_combout\ : std_logic;
SIGNAL \RAM|ram_s~3517_combout\ : std_logic;
SIGNAL \RAM|ram_s~1671_q\ : std_logic;
SIGNAL \RAM|ram_s~2125_combout\ : std_logic;
SIGNAL \RAM|ram_s~3514_combout\ : std_logic;
SIGNAL \RAM|ram_s~3515_combout\ : std_logic;
SIGNAL \RAM|ram_s~1927_q\ : std_logic;
SIGNAL \RAM|ram_s~2126_combout\ : std_logic;
SIGNAL \RAM|ram_s~2127_combout\ : std_logic;
SIGNAL \RAM|ram_s~1255feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3441_combout\ : std_logic;
SIGNAL \RAM|ram_s~1255_q\ : std_logic;
SIGNAL \RAM|ram_s~3443_combout\ : std_logic;
SIGNAL \RAM|ram_s~1191_q\ : std_logic;
SIGNAL \RAM|ram_s~2089_combout\ : std_logic;
SIGNAL \RAM|ram_s~1223feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3439_combout\ : std_logic;
SIGNAL \RAM|ram_s~1223_q\ : std_logic;
SIGNAL \RAM|ram_s~3445_combout\ : std_logic;
SIGNAL \RAM|ram_s~1287_q\ : std_logic;
SIGNAL \RAM|ram_s~2090_combout\ : std_logic;
SIGNAL \RAM|ram_s~3450_combout\ : std_logic;
SIGNAL \RAM|ram_s~3451_combout\ : std_logic;
SIGNAL \RAM|ram_s~1063_q\ : std_logic;
SIGNAL \RAM|ram_s~1095feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3449_combout\ : std_logic;
SIGNAL \RAM|ram_s~1095_q\ : std_logic;
SIGNAL \RAM|ram_s~2091_combout\ : std_logic;
SIGNAL \RAM|ram_s~3453_combout\ : std_logic;
SIGNAL \RAM|ram_s~1159_q\ : std_logic;
SIGNAL \RAM|ram_s~1127feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3447_combout\ : std_logic;
SIGNAL \RAM|ram_s~1127_q\ : std_logic;
SIGNAL \RAM|ram_s~2092_combout\ : std_logic;
SIGNAL \RAM|ram_s~2093_combout\ : std_logic;
SIGNAL \RAM|ram_s~1383feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3432_combout\ : std_logic;
SIGNAL \RAM|ram_s~1383_q\ : std_logic;
SIGNAL \RAM|ram_s~3436_combout\ : std_logic;
SIGNAL \RAM|ram_s~3437_combout\ : std_logic;
SIGNAL \RAM|ram_s~1415_q\ : std_logic;
SIGNAL \RAM|ram_s~3433_combout\ : std_logic;
SIGNAL \RAM|ram_s~3435_combout\ : std_logic;
SIGNAL \RAM|ram_s~1319_q\ : std_logic;
SIGNAL \RAM|ram_s~1351feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3434_combout\ : std_logic;
SIGNAL \RAM|ram_s~1351_q\ : std_logic;
SIGNAL \RAM|ram_s~2087_combout\ : std_logic;
SIGNAL \RAM|ram_s~2088_combout\ : std_logic;
SIGNAL \RAM|ram_s~1479feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3454_combout\ : std_logic;
SIGNAL \RAM|ram_s~3455_combout\ : std_logic;
SIGNAL \RAM|ram_s~1479_q\ : std_logic;
SIGNAL \RAM|ram_s~3461_combout\ : std_logic;
SIGNAL \RAM|ram_s~1543_q\ : std_logic;
SIGNAL \RAM|ram_s~3459_combout\ : std_logic;
SIGNAL \RAM|ram_s~1447_q\ : std_logic;
SIGNAL \RAM|ram_s~1511feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3457_combout\ : std_logic;
SIGNAL \RAM|ram_s~1511_q\ : std_logic;
SIGNAL \RAM|ram_s~2094_combout\ : std_logic;
SIGNAL \RAM|ram_s~2095_combout\ : std_logic;
SIGNAL \RAM|ram_s~2096_combout\ : std_logic;
SIGNAL \RAM|ram_s~871feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3468_combout\ : std_logic;
SIGNAL \RAM|ram_s~871_q\ : std_logic;
SIGNAL \RAM|ram_s~3471_combout\ : std_logic;
SIGNAL \RAM|ram_s~3472_combout\ : std_logic;
SIGNAL \RAM|ram_s~999_q\ : std_logic;
SIGNAL \RAM|ram_s~743feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3469_combout\ : std_logic;
SIGNAL \RAM|ram_s~743_q\ : std_logic;
SIGNAL \RAM|ram_s~3470_combout\ : std_logic;
SIGNAL \RAM|ram_s~615_q\ : std_logic;
SIGNAL \RAM|ram_s~2099_combout\ : std_logic;
SIGNAL \RAM|ram_s~2100_combout\ : std_logic;
SIGNAL \RAM|ram_s~807feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3474_combout\ : std_logic;
SIGNAL \RAM|ram_s~807_q\ : std_logic;
SIGNAL \RAM|ram_s~3477_combout\ : std_logic;
SIGNAL \RAM|ram_s~935_q\ : std_logic;
SIGNAL \RAM|ram_s~3476_combout\ : std_logic;
SIGNAL \RAM|ram_s~551_q\ : std_logic;
SIGNAL \RAM|ram_s~679feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3475_combout\ : std_logic;
SIGNAL \RAM|ram_s~679_q\ : std_logic;
SIGNAL \RAM|ram_s~2101_combout\ : std_logic;
SIGNAL \RAM|ram_s~2102_combout\ : std_logic;
SIGNAL \RAM|ram_s~2103_combout\ : std_logic;
SIGNAL \RAM|ram_s~711feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3462_combout\ : std_logic;
SIGNAL \RAM|ram_s~711_q\ : std_logic;
SIGNAL \RAM|ram_s~3467_combout\ : std_logic;
SIGNAL \RAM|ram_s~967_q\ : std_logic;
SIGNAL \RAM|ram_s~3465_combout\ : std_logic;
SIGNAL \RAM|ram_s~583_q\ : std_logic;
SIGNAL \RAM|ram_s~839feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3463_combout\ : std_logic;
SIGNAL \RAM|ram_s~3464_combout\ : std_logic;
SIGNAL \RAM|ram_s~839_q\ : std_logic;
SIGNAL \RAM|ram_s~2097_combout\ : std_logic;
SIGNAL \RAM|ram_s~2098_combout\ : std_logic;
SIGNAL \RAM|ram_s~3480_combout\ : std_logic;
SIGNAL \RAM|ram_s~647_q\ : std_logic;
SIGNAL \RAM|ram_s~903feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3479_combout\ : std_logic;
SIGNAL \RAM|ram_s~903_q\ : std_logic;
SIGNAL \RAM|ram_s~2104_combout\ : std_logic;
SIGNAL \RAM|ram_s~3481_combout\ : std_logic;
SIGNAL \RAM|ram_s~1031_q\ : std_logic;
SIGNAL \RAM|ram_s~775feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3478_combout\ : std_logic;
SIGNAL \RAM|ram_s~775_q\ : std_logic;
SIGNAL \RAM|ram_s~2105_combout\ : std_logic;
SIGNAL \RAM|ram_s~2106_combout\ : std_logic;
SIGNAL \RAM|ram_s~231feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3482_combout\ : std_logic;
SIGNAL \RAM|ram_s~3483_combout\ : std_logic;
SIGNAL \RAM|ram_s~231_q\ : std_logic;
SIGNAL \RAM|ram_s~3487_combout\ : std_logic;
SIGNAL \RAM|ram_s~263_q\ : std_logic;
SIGNAL \RAM|ram_s~199feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3484_combout\ : std_logic;
SIGNAL \RAM|ram_s~199_q\ : std_logic;
SIGNAL \RAM|ram_s~3485_combout\ : std_logic;
SIGNAL \RAM|ram_s~3486_combout\ : std_logic;
SIGNAL \RAM|ram_s~167_q\ : std_logic;
SIGNAL \RAM|ram_s~2107_combout\ : std_logic;
SIGNAL \RAM|ram_s~2108_combout\ : std_logic;
SIGNAL \RAM|ram_s~487feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3497_combout\ : std_logic;
SIGNAL \RAM|ram_s~487_q\ : std_logic;
SIGNAL \RAM|ram_s~3500_combout\ : std_logic;
SIGNAL \RAM|ram_s~519_q\ : std_logic;
SIGNAL \RAM|ram_s~3499_combout\ : std_logic;
SIGNAL \RAM|ram_s~423_q\ : std_logic;
SIGNAL \RAM|ram_s~455feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3498_combout\ : std_logic;
SIGNAL \RAM|ram_s~455_q\ : std_logic;
SIGNAL \RAM|ram_s~2114_combout\ : std_logic;
SIGNAL \RAM|ram_s~2115_combout\ : std_logic;
SIGNAL \RAM|ram_s~3491_combout\ : std_logic;
SIGNAL \RAM|ram_s~295_q\ : std_logic;
SIGNAL \RAM|ram_s~359feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3490_combout\ : std_logic;
SIGNAL \RAM|ram_s~359_q\ : std_logic;
SIGNAL \RAM|ram_s~2109_combout\ : std_logic;
SIGNAL \RAM|ram_s~3492_combout\ : std_logic;
SIGNAL \RAM|ram_s~391_q\ : std_logic;
SIGNAL \RAM|ram_s~327feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3489_combout\ : std_logic;
SIGNAL \RAM|ram_s~327_q\ : std_logic;
SIGNAL \RAM|ram_s~2110_combout\ : std_logic;
SIGNAL \RAM|ram_s~71feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3493_combout\ : std_logic;
SIGNAL \RAM|ram_s~71_q\ : std_logic;
SIGNAL \RAM|ram_s~3496_combout\ : std_logic;
SIGNAL \RAM|ram_s~135_q\ : std_logic;
SIGNAL \RAM|ram_s~3495_combout\ : std_logic;
SIGNAL \RAM|ram_s~39_q\ : std_logic;
SIGNAL \RAM|ram_s~103feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~3494_combout\ : std_logic;
SIGNAL \RAM|ram_s~103_q\ : std_logic;
SIGNAL \RAM|ram_s~2111_combout\ : std_logic;
SIGNAL \RAM|ram_s~2112_combout\ : std_logic;
SIGNAL \RAM|ram_s~2113_combout\ : std_logic;
SIGNAL \RAM|ram_s~2116_combout\ : std_logic;
SIGNAL \RAM|ram_s~2117_combout\ : std_logic;
SIGNAL \RAM|ram_s~2128_combout\ : std_logic;
SIGNAL \RAM|ram_s~1704feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1704_q\ : std_logic;
SIGNAL \RAM|ram_s~1576_q\ : std_logic;
SIGNAL \RAM|ram_s~1832feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1832_q\ : std_logic;
SIGNAL \RAM|ram_s~2164_combout\ : std_logic;
SIGNAL \RAM|ram_s~1960_q\ : std_logic;
SIGNAL \RAM|ram_s~2165_combout\ : std_logic;
SIGNAL \RAM|ram_s~1608_q\ : std_logic;
SIGNAL \RAM|ram_s~1736feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1736_q\ : std_logic;
SIGNAL \RAM|ram_s~2162_combout\ : std_logic;
SIGNAL \RAM|ram_s~1992_q\ : std_logic;
SIGNAL \RAM|ram_s~1864feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1864_q\ : std_logic;
SIGNAL \RAM|ram_s~2163_combout\ : std_logic;
SIGNAL \RAM|ram_s~2166_combout\ : std_logic;
SIGNAL \RAM|ram_s~2056feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2056_q\ : std_logic;
SIGNAL \RAM|ram_s~1800feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1800_q\ : std_logic;
SIGNAL \RAM|ram_s~1672_q\ : std_logic;
SIGNAL \RAM|ram_s~2167_combout\ : std_logic;
SIGNAL \RAM|ram_s~1928_q\ : std_logic;
SIGNAL \RAM|ram_s~2168_combout\ : std_logic;
SIGNAL \RAM|ram_s~1640_q\ : std_logic;
SIGNAL \RAM|ram_s~1896feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1896_q\ : std_logic;
SIGNAL \RAM|ram_s~2160_combout\ : std_logic;
SIGNAL \RAM|ram_s~2024_q\ : std_logic;
SIGNAL \RAM|ram_s~1768feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1768_q\ : std_logic;
SIGNAL \RAM|ram_s~2161_combout\ : std_logic;
SIGNAL \RAM|ram_s~2169_combout\ : std_logic;
SIGNAL \RAM|ram_s~456feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~456_q\ : std_logic;
SIGNAL \RAM|ram_s~424_q\ : std_logic;
SIGNAL \RAM|ram_s~2156_combout\ : std_logic;
SIGNAL \RAM|ram_s~520_q\ : std_logic;
SIGNAL \RAM|ram_s~488feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~488_q\ : std_logic;
SIGNAL \RAM|ram_s~2157_combout\ : std_logic;
SIGNAL \RAM|ram_s~328feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~328_q\ : std_logic;
SIGNAL \RAM|ram_s~392_q\ : std_logic;
SIGNAL \RAM|ram_s~296_q\ : std_logic;
SIGNAL \RAM|ram_s~360feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~360_q\ : std_logic;
SIGNAL \RAM|ram_s~2151_combout\ : std_logic;
SIGNAL \RAM|ram_s~2152_combout\ : std_logic;
SIGNAL \RAM|ram_s~72feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~72_q\ : std_logic;
SIGNAL \RAM|ram_s~104feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~104_q\ : std_logic;
SIGNAL \RAM|ram_s~40_q\ : std_logic;
SIGNAL \RAM|ram_s~2153_combout\ : std_logic;
SIGNAL \RAM|ram_s~136_q\ : std_logic;
SIGNAL \RAM|ram_s~2154_combout\ : std_logic;
SIGNAL \RAM|ram_s~2155_combout\ : std_logic;
SIGNAL \RAM|ram_s~232feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~232_q\ : std_logic;
SIGNAL \RAM|ram_s~264_q\ : std_logic;
SIGNAL \RAM|ram_s~168_q\ : std_logic;
SIGNAL \RAM|ram_s~200feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~200_q\ : std_logic;
SIGNAL \RAM|ram_s~2149_combout\ : std_logic;
SIGNAL \RAM|ram_s~2150_combout\ : std_logic;
SIGNAL \RAM|ram_s~2158_combout\ : std_logic;
SIGNAL \RAM|ram_s~1064_q\ : std_logic;
SIGNAL \RAM|ram_s~1096feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1096_q\ : std_logic;
SIGNAL \RAM|ram_s~2143_combout\ : std_logic;
SIGNAL \RAM|ram_s~1160_q\ : std_logic;
SIGNAL \RAM|ram_s~1128feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1128_q\ : std_logic;
SIGNAL \RAM|ram_s~2144_combout\ : std_logic;
SIGNAL \RAM|ram_s~1256feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1256_q\ : std_logic;
SIGNAL \RAM|ram_s~1192_q\ : std_logic;
SIGNAL \RAM|ram_s~2141_combout\ : std_logic;
SIGNAL \RAM|ram_s~1288_q\ : std_logic;
SIGNAL \RAM|ram_s~1224feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1224_q\ : std_logic;
SIGNAL \RAM|ram_s~2142_combout\ : std_logic;
SIGNAL \RAM|ram_s~2145_combout\ : std_logic;
SIGNAL \RAM|ram_s~1320_q\ : std_logic;
SIGNAL \RAM|ram_s~1352feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1352_q\ : std_logic;
SIGNAL \RAM|ram_s~2139_combout\ : std_logic;
SIGNAL \RAM|ram_s~1416_q\ : std_logic;
SIGNAL \RAM|ram_s~1384feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1384_q\ : std_logic;
SIGNAL \RAM|ram_s~2140_combout\ : std_logic;
SIGNAL \RAM|ram_s~1480feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1480_q\ : std_logic;
SIGNAL \RAM|ram_s~1544_q\ : std_logic;
SIGNAL \RAM|ram_s~1448_q\ : std_logic;
SIGNAL \RAM|ram_s~1512feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1512_q\ : std_logic;
SIGNAL \RAM|ram_s~2146_combout\ : std_logic;
SIGNAL \RAM|ram_s~2147_combout\ : std_logic;
SIGNAL \RAM|ram_s~2148_combout\ : std_logic;
SIGNAL \RAM|ram_s~2159_combout\ : std_logic;
SIGNAL \RAM|ram_s~680feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~680_q\ : std_logic;
SIGNAL \RAM|ram_s~552_q\ : std_logic;
SIGNAL \RAM|ram_s~2133_combout\ : std_logic;
SIGNAL \RAM|ram_s~808feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~808_q\ : std_logic;
SIGNAL \RAM|ram_s~936_q\ : std_logic;
SIGNAL \RAM|ram_s~2134_combout\ : std_logic;
SIGNAL \RAM|ram_s~872feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~872_q\ : std_logic;
SIGNAL \RAM|ram_s~1000_q\ : std_logic;
SIGNAL \RAM|ram_s~616_q\ : std_logic;
SIGNAL \RAM|ram_s~744feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~744_q\ : std_logic;
SIGNAL \RAM|ram_s~2131_combout\ : std_logic;
SIGNAL \RAM|ram_s~2132_combout\ : std_logic;
SIGNAL \RAM|ram_s~2135_combout\ : std_logic;
SIGNAL \RAM|ram_s~584_q\ : std_logic;
SIGNAL \RAM|ram_s~840feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~840_q\ : std_logic;
SIGNAL \RAM|ram_s~2129_combout\ : std_logic;
SIGNAL \RAM|ram_s~968_q\ : std_logic;
SIGNAL \RAM|ram_s~712feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~712_q\ : std_logic;
SIGNAL \RAM|ram_s~2130_combout\ : std_logic;
SIGNAL \RAM|ram_s~904feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~904_q\ : std_logic;
SIGNAL \RAM|ram_s~648_q\ : std_logic;
SIGNAL \RAM|ram_s~2136_combout\ : std_logic;
SIGNAL \RAM|ram_s~1032_q\ : std_logic;
SIGNAL \RAM|ram_s~776feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~776_q\ : std_logic;
SIGNAL \RAM|ram_s~2137_combout\ : std_logic;
SIGNAL \RAM|ram_s~2138_combout\ : std_logic;
SIGNAL \RAM|ram_s~2170_combout\ : std_logic;
SIGNAL \RAM|ram_s~1065_q\ : std_logic;
SIGNAL \RAM|ram_s~1097feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1097_q\ : std_logic;
SIGNAL \RAM|ram_s~2175_combout\ : std_logic;
SIGNAL \RAM|ram_s~1161_q\ : std_logic;
SIGNAL \RAM|ram_s~1129feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1129_q\ : std_logic;
SIGNAL \RAM|ram_s~2176_combout\ : std_logic;
SIGNAL \RAM|ram_s~1257feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1257_q\ : std_logic;
SIGNAL \RAM|ram_s~1193_q\ : std_logic;
SIGNAL \RAM|ram_s~2173_combout\ : std_logic;
SIGNAL \RAM|ram_s~1289_q\ : std_logic;
SIGNAL \RAM|ram_s~1225feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1225_q\ : std_logic;
SIGNAL \RAM|ram_s~2174_combout\ : std_logic;
SIGNAL \RAM|ram_s~2177_combout\ : std_logic;
SIGNAL \RAM|ram_s~1481feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1481_q\ : std_logic;
SIGNAL \RAM|ram_s~1545_q\ : std_logic;
SIGNAL \RAM|ram_s~1513feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1513_q\ : std_logic;
SIGNAL \RAM|ram_s~1449_q\ : std_logic;
SIGNAL \RAM|ram_s~2178_combout\ : std_logic;
SIGNAL \RAM|ram_s~2179_combout\ : std_logic;
SIGNAL \RAM|ram_s~1385feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1385_q\ : std_logic;
SIGNAL \RAM|ram_s~1417_q\ : std_logic;
SIGNAL \RAM|ram_s~1321_q\ : std_logic;
SIGNAL \RAM|ram_s~1353feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1353_q\ : std_logic;
SIGNAL \RAM|ram_s~2171_combout\ : std_logic;
SIGNAL \RAM|ram_s~2172_combout\ : std_logic;
SIGNAL \RAM|ram_s~2180_combout\ : std_logic;
SIGNAL \RAM|ram_s~1865feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1865_q\ : std_logic;
SIGNAL \RAM|ram_s~1993_q\ : std_logic;
SIGNAL \RAM|ram_s~1737feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1737_q\ : std_logic;
SIGNAL \RAM|ram_s~1609_q\ : std_logic;
SIGNAL \RAM|ram_s~2204_combout\ : std_logic;
SIGNAL \RAM|ram_s~2205_combout\ : std_logic;
SIGNAL \RAM|ram_s~1705feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1705_q\ : std_logic;
SIGNAL \RAM|ram_s~1961_q\ : std_logic;
SIGNAL \RAM|ram_s~1833feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1833_q\ : std_logic;
SIGNAL \RAM|ram_s~1577_q\ : std_logic;
SIGNAL \RAM|ram_s~2206_combout\ : std_logic;
SIGNAL \RAM|ram_s~2207_combout\ : std_logic;
SIGNAL \RAM|ram_s~2208_combout\ : std_logic;
SIGNAL \RAM|ram_s~2057_q\ : std_logic;
SIGNAL \RAM|ram_s~1929_q\ : std_logic;
SIGNAL \RAM|ram_s~1801feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1801_q\ : std_logic;
SIGNAL \RAM|ram_s~1673_q\ : std_logic;
SIGNAL \RAM|ram_s~2209_combout\ : std_logic;
SIGNAL \RAM|ram_s~2210_combout\ : std_logic;
SIGNAL \RAM|ram_s~1641_q\ : std_logic;
SIGNAL \RAM|ram_s~1897feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1897_q\ : std_logic;
SIGNAL \RAM|ram_s~2202_combout\ : std_logic;
SIGNAL \RAM|ram_s~1769feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1769_q\ : std_logic;
SIGNAL \RAM|ram_s~2025_q\ : std_logic;
SIGNAL \RAM|ram_s~2203_combout\ : std_logic;
SIGNAL \RAM|ram_s~2211_combout\ : std_logic;
SIGNAL \RAM|ram_s~169_q\ : std_logic;
SIGNAL \RAM|ram_s~201feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~201_q\ : std_logic;
SIGNAL \RAM|ram_s~2191_combout\ : std_logic;
SIGNAL \RAM|ram_s~265_q\ : std_logic;
SIGNAL \RAM|ram_s~233feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~233_q\ : std_logic;
SIGNAL \RAM|ram_s~2192_combout\ : std_logic;
SIGNAL \RAM|ram_s~105feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~105_q\ : std_logic;
SIGNAL \RAM|ram_s~41_q\ : std_logic;
SIGNAL \RAM|ram_s~2195_combout\ : std_logic;
SIGNAL \RAM|ram_s~137_q\ : std_logic;
SIGNAL \RAM|ram_s~73feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~73_q\ : std_logic;
SIGNAL \RAM|ram_s~2196_combout\ : std_logic;
SIGNAL \RAM|ram_s~297_q\ : std_logic;
SIGNAL \RAM|ram_s~361feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~361_q\ : std_logic;
SIGNAL \RAM|ram_s~2193_combout\ : std_logic;
SIGNAL \RAM|ram_s~393_q\ : std_logic;
SIGNAL \RAM|ram_s~329feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~329_q\ : std_logic;
SIGNAL \RAM|ram_s~2194_combout\ : std_logic;
SIGNAL \RAM|ram_s~2197_combout\ : std_logic;
SIGNAL \RAM|ram_s~457feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~457_q\ : std_logic;
SIGNAL \RAM|ram_s~425_q\ : std_logic;
SIGNAL \RAM|ram_s~2198_combout\ : std_logic;
SIGNAL \RAM|ram_s~521_q\ : std_logic;
SIGNAL \RAM|ram_s~489feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~489_q\ : std_logic;
SIGNAL \RAM|ram_s~2199_combout\ : std_logic;
SIGNAL \RAM|ram_s~2200_combout\ : std_logic;
SIGNAL \RAM|ram_s~553_q\ : std_logic;
SIGNAL \RAM|ram_s~681feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~681_q\ : std_logic;
SIGNAL \RAM|ram_s~2185_combout\ : std_logic;
SIGNAL \RAM|ram_s~937_q\ : std_logic;
SIGNAL \RAM|ram_s~809feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~809_q\ : std_logic;
SIGNAL \RAM|ram_s~2186_combout\ : std_logic;
SIGNAL \RAM|ram_s~873feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~873_q\ : std_logic;
SIGNAL \RAM|ram_s~1001_q\ : std_logic;
SIGNAL \RAM|ram_s~617_q\ : std_logic;
SIGNAL \RAM|ram_s~745feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~745_q\ : std_logic;
SIGNAL \RAM|ram_s~2183_combout\ : std_logic;
SIGNAL \RAM|ram_s~2184_combout\ : std_logic;
SIGNAL \RAM|ram_s~2187_combout\ : std_logic;
SIGNAL \RAM|ram_s~905feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~905_q\ : std_logic;
SIGNAL \RAM|ram_s~649_q\ : std_logic;
SIGNAL \RAM|ram_s~2188_combout\ : std_logic;
SIGNAL \RAM|ram_s~777feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~777_q\ : std_logic;
SIGNAL \RAM|ram_s~1033_q\ : std_logic;
SIGNAL \RAM|ram_s~2189_combout\ : std_logic;
SIGNAL \RAM|ram_s~713feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~713_q\ : std_logic;
SIGNAL \RAM|ram_s~969_q\ : std_logic;
SIGNAL \RAM|ram_s~841feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~841_q\ : std_logic;
SIGNAL \RAM|ram_s~585_q\ : std_logic;
SIGNAL \RAM|ram_s~2181_combout\ : std_logic;
SIGNAL \RAM|ram_s~2182_combout\ : std_logic;
SIGNAL \RAM|ram_s~2190_combout\ : std_logic;
SIGNAL \RAM|ram_s~2201_combout\ : std_logic;
SIGNAL \RAM|ram_s~2212_combout\ : std_logic;
SIGNAL \RAM|ram_s~1866feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1866_q\ : std_logic;
SIGNAL \RAM|ram_s~1994_q\ : std_logic;
SIGNAL \RAM|ram_s~1610_q\ : std_logic;
SIGNAL \RAM|ram_s~1738feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1738_q\ : std_logic;
SIGNAL \RAM|ram_s~2246_combout\ : std_logic;
SIGNAL \RAM|ram_s~2247_combout\ : std_logic;
SIGNAL \RAM|ram_s~1578_q\ : std_logic;
SIGNAL \RAM|ram_s~1834feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1834_q\ : std_logic;
SIGNAL \RAM|ram_s~2248_combout\ : std_logic;
SIGNAL \RAM|ram_s~1706feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1706_q\ : std_logic;
SIGNAL \RAM|ram_s~1962_q\ : std_logic;
SIGNAL \RAM|ram_s~2249_combout\ : std_logic;
SIGNAL \RAM|ram_s~2250_combout\ : std_logic;
SIGNAL \RAM|ram_s~1898feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1898_q\ : std_logic;
SIGNAL \RAM|ram_s~1642_q\ : std_logic;
SIGNAL \RAM|ram_s~2244_combout\ : std_logic;
SIGNAL \RAM|ram_s~1770feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1770_q\ : std_logic;
SIGNAL \RAM|ram_s~2026_q\ : std_logic;
SIGNAL \RAM|ram_s~2245_combout\ : std_logic;
SIGNAL \RAM|ram_s~1802feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1802_q\ : std_logic;
SIGNAL \RAM|ram_s~1674_q\ : std_logic;
SIGNAL \RAM|ram_s~2251_combout\ : std_logic;
SIGNAL \RAM|ram_s~1930_q\ : std_logic;
SIGNAL \RAM|ram_s~2058_q\ : std_logic;
SIGNAL \RAM|ram_s~2252_combout\ : std_logic;
SIGNAL \RAM|ram_s~2253_combout\ : std_logic;
SIGNAL \RAM|ram_s~682feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~682_q\ : std_logic;
SIGNAL \RAM|ram_s~554_q\ : std_logic;
SIGNAL \RAM|ram_s~2217_combout\ : std_logic;
SIGNAL \RAM|ram_s~810feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~810_q\ : std_logic;
SIGNAL \RAM|ram_s~938_q\ : std_logic;
SIGNAL \RAM|ram_s~2218_combout\ : std_logic;
SIGNAL \RAM|ram_s~746feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~746_q\ : std_logic;
SIGNAL \RAM|ram_s~618_q\ : std_logic;
SIGNAL \RAM|ram_s~2215_combout\ : std_logic;
SIGNAL \RAM|ram_s~1002_q\ : std_logic;
SIGNAL \RAM|ram_s~874feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~874_q\ : std_logic;
SIGNAL \RAM|ram_s~2216_combout\ : std_logic;
SIGNAL \RAM|ram_s~2219_combout\ : std_logic;
SIGNAL \RAM|ram_s~714feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~714_q\ : std_logic;
SIGNAL \RAM|ram_s~586_q\ : std_logic;
SIGNAL \RAM|ram_s~842feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~842_q\ : std_logic;
SIGNAL \RAM|ram_s~2213_combout\ : std_logic;
SIGNAL \RAM|ram_s~970_q\ : std_logic;
SIGNAL \RAM|ram_s~2214_combout\ : std_logic;
SIGNAL \RAM|ram_s~778feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~778_q\ : std_logic;
SIGNAL \RAM|ram_s~906feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~906_q\ : std_logic;
SIGNAL \RAM|ram_s~650_q\ : std_logic;
SIGNAL \RAM|ram_s~2220_combout\ : std_logic;
SIGNAL \RAM|ram_s~1034_q\ : std_logic;
SIGNAL \RAM|ram_s~2221_combout\ : std_logic;
SIGNAL \RAM|ram_s~2222_combout\ : std_logic;
SIGNAL \RAM|ram_s~490feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~490_q\ : std_logic;
SIGNAL \RAM|ram_s~522_q\ : std_logic;
SIGNAL \RAM|ram_s~458feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~458_q\ : std_logic;
SIGNAL \RAM|ram_s~426_q\ : std_logic;
SIGNAL \RAM|ram_s~2240_combout\ : std_logic;
SIGNAL \RAM|ram_s~2241_combout\ : std_logic;
SIGNAL \RAM|ram_s~330feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~330_q\ : std_logic;
SIGNAL \RAM|ram_s~394_q\ : std_logic;
SIGNAL \RAM|ram_s~362feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~362_q\ : std_logic;
SIGNAL \RAM|ram_s~298_q\ : std_logic;
SIGNAL \RAM|ram_s~2235_combout\ : std_logic;
SIGNAL \RAM|ram_s~2236_combout\ : std_logic;
SIGNAL \RAM|ram_s~74feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~74_q\ : std_logic;
SIGNAL \RAM|ram_s~138_q\ : std_logic;
SIGNAL \RAM|ram_s~106feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~106_q\ : std_logic;
SIGNAL \RAM|ram_s~42_q\ : std_logic;
SIGNAL \RAM|ram_s~2237_combout\ : std_logic;
SIGNAL \RAM|ram_s~2238_combout\ : std_logic;
SIGNAL \RAM|ram_s~2239_combout\ : std_logic;
SIGNAL \RAM|ram_s~234feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~234_q\ : std_logic;
SIGNAL \RAM|ram_s~266_q\ : std_logic;
SIGNAL \RAM|ram_s~170_q\ : std_logic;
SIGNAL \RAM|ram_s~202feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~202_q\ : std_logic;
SIGNAL \RAM|ram_s~2233_combout\ : std_logic;
SIGNAL \RAM|ram_s~2234_combout\ : std_logic;
SIGNAL \RAM|ram_s~2242_combout\ : std_logic;
SIGNAL \RAM|ram_s~1482feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1482_q\ : std_logic;
SIGNAL \RAM|ram_s~1546_q\ : std_logic;
SIGNAL \RAM|ram_s~1450_q\ : std_logic;
SIGNAL \RAM|ram_s~1514feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1514_q\ : std_logic;
SIGNAL \RAM|ram_s~2230_combout\ : std_logic;
SIGNAL \RAM|ram_s~2231_combout\ : std_logic;
SIGNAL \RAM|ram_s~1322_q\ : std_logic;
SIGNAL \RAM|ram_s~1354feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1354_q\ : std_logic;
SIGNAL \RAM|ram_s~2223_combout\ : std_logic;
SIGNAL \RAM|ram_s~1418_q\ : std_logic;
SIGNAL \RAM|ram_s~1386feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1386_q\ : std_logic;
SIGNAL \RAM|ram_s~2224_combout\ : std_logic;
SIGNAL \RAM|ram_s~1066_q\ : std_logic;
SIGNAL \RAM|ram_s~1098feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1098_q\ : std_logic;
SIGNAL \RAM|ram_s~2227_combout\ : std_logic;
SIGNAL \RAM|ram_s~1162_q\ : std_logic;
SIGNAL \RAM|ram_s~1130feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1130_q\ : std_logic;
SIGNAL \RAM|ram_s~2228_combout\ : std_logic;
SIGNAL \RAM|ram_s~1194_q\ : std_logic;
SIGNAL \RAM|ram_s~1258feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1258_q\ : std_logic;
SIGNAL \RAM|ram_s~2225_combout\ : std_logic;
SIGNAL \RAM|ram_s~1290_q\ : std_logic;
SIGNAL \RAM|ram_s~1226feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1226_q\ : std_logic;
SIGNAL \RAM|ram_s~2226_combout\ : std_logic;
SIGNAL \RAM|ram_s~2229_combout\ : std_logic;
SIGNAL \RAM|ram_s~2232_combout\ : std_logic;
SIGNAL \RAM|ram_s~2243_combout\ : std_logic;
SIGNAL \RAM|ram_s~2254_combout\ : std_logic;
SIGNAL \RAM|ram_s~1707feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1707_q\ : std_logic;
SIGNAL \RAM|ram_s~1579_q\ : std_logic;
SIGNAL \RAM|ram_s~1835feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1835_q\ : std_logic;
SIGNAL \RAM|ram_s~2290_combout\ : std_logic;
SIGNAL \RAM|ram_s~1963_q\ : std_logic;
SIGNAL \RAM|ram_s~2291_combout\ : std_logic;
SIGNAL \RAM|ram_s~1739feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1739_q\ : std_logic;
SIGNAL \RAM|ram_s~1611_q\ : std_logic;
SIGNAL \RAM|ram_s~2288_combout\ : std_logic;
SIGNAL \RAM|ram_s~1995_q\ : std_logic;
SIGNAL \RAM|ram_s~1867feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1867_q\ : std_logic;
SIGNAL \RAM|ram_s~2289_combout\ : std_logic;
SIGNAL \RAM|ram_s~2292_combout\ : std_logic;
SIGNAL \RAM|ram_s~1771feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1771_q\ : std_logic;
SIGNAL \RAM|ram_s~2027_q\ : std_logic;
SIGNAL \RAM|ram_s~1643_q\ : std_logic;
SIGNAL \RAM|ram_s~1899feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1899_q\ : std_logic;
SIGNAL \RAM|ram_s~2286_combout\ : std_logic;
SIGNAL \RAM|ram_s~2287_combout\ : std_logic;
SIGNAL \RAM|ram_s~1675_q\ : std_logic;
SIGNAL \RAM|ram_s~1803feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1803_q\ : std_logic;
SIGNAL \RAM|ram_s~2293_combout\ : std_logic;
SIGNAL \RAM|ram_s~1931_q\ : std_logic;
SIGNAL \RAM|ram_s~2059_q\ : std_logic;
SIGNAL \RAM|ram_s~2294_combout\ : std_logic;
SIGNAL \RAM|ram_s~2295_combout\ : std_logic;
SIGNAL \RAM|ram_s~619_q\ : std_logic;
SIGNAL \RAM|ram_s~747feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~747_q\ : std_logic;
SIGNAL \RAM|ram_s~2267_combout\ : std_logic;
SIGNAL \RAM|ram_s~1003_q\ : std_logic;
SIGNAL \RAM|ram_s~875feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~875_q\ : std_logic;
SIGNAL \RAM|ram_s~2268_combout\ : std_logic;
SIGNAL \RAM|ram_s~555_q\ : std_logic;
SIGNAL \RAM|ram_s~683feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~683_q\ : std_logic;
SIGNAL \RAM|ram_s~2269_combout\ : std_logic;
SIGNAL \RAM|ram_s~939_q\ : std_logic;
SIGNAL \RAM|ram_s~811feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~811_q\ : std_logic;
SIGNAL \RAM|ram_s~2270_combout\ : std_logic;
SIGNAL \RAM|ram_s~2271_combout\ : std_logic;
SIGNAL \RAM|ram_s~651_q\ : std_logic;
SIGNAL \RAM|ram_s~907feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~907_q\ : std_logic;
SIGNAL \RAM|ram_s~2272_combout\ : std_logic;
SIGNAL \RAM|ram_s~779feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~779_q\ : std_logic;
SIGNAL \RAM|ram_s~1035_q\ : std_logic;
SIGNAL \RAM|ram_s~2273_combout\ : std_logic;
SIGNAL \RAM|ram_s~843feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~843_q\ : std_logic;
SIGNAL \RAM|ram_s~587_q\ : std_logic;
SIGNAL \RAM|ram_s~2265_combout\ : std_logic;
SIGNAL \RAM|ram_s~971_q\ : std_logic;
SIGNAL \RAM|ram_s~715feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~715_q\ : std_logic;
SIGNAL \RAM|ram_s~2266_combout\ : std_logic;
SIGNAL \RAM|ram_s~2274_combout\ : std_logic;
SIGNAL \RAM|ram_s~203feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~203_q\ : std_logic;
SIGNAL \RAM|ram_s~171_q\ : std_logic;
SIGNAL \RAM|ram_s~2275_combout\ : std_logic;
SIGNAL \RAM|ram_s~267_q\ : std_logic;
SIGNAL \RAM|ram_s~235feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~235_q\ : std_logic;
SIGNAL \RAM|ram_s~2276_combout\ : std_logic;
SIGNAL \RAM|ram_s~299_q\ : std_logic;
SIGNAL \RAM|ram_s~363feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~363_q\ : std_logic;
SIGNAL \RAM|ram_s~2277_combout\ : std_logic;
SIGNAL \RAM|ram_s~395_q\ : std_logic;
SIGNAL \RAM|ram_s~331feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~331_q\ : std_logic;
SIGNAL \RAM|ram_s~2278_combout\ : std_logic;
SIGNAL \RAM|ram_s~75feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~75_q\ : std_logic;
SIGNAL \RAM|ram_s~43_q\ : std_logic;
SIGNAL \RAM|ram_s~107feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~107_q\ : std_logic;
SIGNAL \RAM|ram_s~2279_combout\ : std_logic;
SIGNAL \RAM|ram_s~139_q\ : std_logic;
SIGNAL \RAM|ram_s~2280_combout\ : std_logic;
SIGNAL \RAM|ram_s~2281_combout\ : std_logic;
SIGNAL \RAM|ram_s~491feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~491_q\ : std_logic;
SIGNAL \RAM|ram_s~523_q\ : std_logic;
SIGNAL \RAM|ram_s~459feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~459_q\ : std_logic;
SIGNAL \RAM|ram_s~427_q\ : std_logic;
SIGNAL \RAM|ram_s~2282_combout\ : std_logic;
SIGNAL \RAM|ram_s~2283_combout\ : std_logic;
SIGNAL \RAM|ram_s~2284_combout\ : std_logic;
SIGNAL \RAM|ram_s~2285_combout\ : std_logic;
SIGNAL \RAM|ram_s~1227feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1227_q\ : std_logic;
SIGNAL \RAM|ram_s~1291_q\ : std_logic;
SIGNAL \RAM|ram_s~1195_q\ : std_logic;
SIGNAL \RAM|ram_s~1259feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1259_q\ : std_logic;
SIGNAL \RAM|ram_s~2257_combout\ : std_logic;
SIGNAL \RAM|ram_s~2258_combout\ : std_logic;
SIGNAL \RAM|ram_s~1067_q\ : std_logic;
SIGNAL \RAM|ram_s~1099feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1099_q\ : std_logic;
SIGNAL \RAM|ram_s~2259_combout\ : std_logic;
SIGNAL \RAM|ram_s~1163_q\ : std_logic;
SIGNAL \RAM|ram_s~1131feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1131_q\ : std_logic;
SIGNAL \RAM|ram_s~2260_combout\ : std_logic;
SIGNAL \RAM|ram_s~2261_combout\ : std_logic;
SIGNAL \RAM|ram_s~1387feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1387_q\ : std_logic;
SIGNAL \RAM|ram_s~1419_q\ : std_logic;
SIGNAL \RAM|ram_s~1323_q\ : std_logic;
SIGNAL \RAM|ram_s~1355feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1355_q\ : std_logic;
SIGNAL \RAM|ram_s~2255_combout\ : std_logic;
SIGNAL \RAM|ram_s~2256_combout\ : std_logic;
SIGNAL \RAM|ram_s~1515feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1515_q\ : std_logic;
SIGNAL \RAM|ram_s~1451_q\ : std_logic;
SIGNAL \RAM|ram_s~2262_combout\ : std_logic;
SIGNAL \RAM|ram_s~1483feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1483_q\ : std_logic;
SIGNAL \RAM|ram_s~1547_q\ : std_logic;
SIGNAL \RAM|ram_s~2263_combout\ : std_logic;
SIGNAL \RAM|ram_s~2264_combout\ : std_logic;
SIGNAL \RAM|ram_s~2296_combout\ : std_logic;
SIGNAL \RAM|ram_s~236feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~236_q\ : std_logic;
SIGNAL \RAM|ram_s~268_q\ : std_logic;
SIGNAL \RAM|ram_s~172_q\ : std_logic;
SIGNAL \RAM|ram_s~204feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~204_q\ : std_logic;
SIGNAL \RAM|ram_s~2317_combout\ : std_logic;
SIGNAL \RAM|ram_s~2318_combout\ : std_logic;
SIGNAL \RAM|ram_s~492feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~492_q\ : std_logic;
SIGNAL \RAM|ram_s~524_q\ : std_logic;
SIGNAL \RAM|ram_s~460feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~460_q\ : std_logic;
SIGNAL \RAM|ram_s~428_q\ : std_logic;
SIGNAL \RAM|ram_s~2324_combout\ : std_logic;
SIGNAL \RAM|ram_s~2325_combout\ : std_logic;
SIGNAL \RAM|ram_s~44_q\ : std_logic;
SIGNAL \RAM|ram_s~108feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~108_q\ : std_logic;
SIGNAL \RAM|ram_s~2321_combout\ : std_logic;
SIGNAL \RAM|ram_s~140_q\ : std_logic;
SIGNAL \RAM|ram_s~76feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~76_q\ : std_logic;
SIGNAL \RAM|ram_s~2322_combout\ : std_logic;
SIGNAL \RAM|ram_s~332feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~332_q\ : std_logic;
SIGNAL \RAM|ram_s~396_q\ : std_logic;
SIGNAL \RAM|ram_s~364feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~364_q\ : std_logic;
SIGNAL \RAM|ram_s~300_q\ : std_logic;
SIGNAL \RAM|ram_s~2319_combout\ : std_logic;
SIGNAL \RAM|ram_s~2320_combout\ : std_logic;
SIGNAL \RAM|ram_s~2323_combout\ : std_logic;
SIGNAL \RAM|ram_s~2326_combout\ : std_logic;
SIGNAL \RAM|ram_s~1324_q\ : std_logic;
SIGNAL \RAM|ram_s~1356feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1356_q\ : std_logic;
SIGNAL \RAM|ram_s~2307_combout\ : std_logic;
SIGNAL \RAM|ram_s~1420_q\ : std_logic;
SIGNAL \RAM|ram_s~1388feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1388_q\ : std_logic;
SIGNAL \RAM|ram_s~2308_combout\ : std_logic;
SIGNAL \RAM|ram_s~1132feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1132_q\ : std_logic;
SIGNAL \RAM|ram_s~1068_q\ : std_logic;
SIGNAL \RAM|ram_s~1100feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1100_q\ : std_logic;
SIGNAL \RAM|ram_s~2311_combout\ : std_logic;
SIGNAL \RAM|ram_s~1164_q\ : std_logic;
SIGNAL \RAM|ram_s~2312_combout\ : std_logic;
SIGNAL \RAM|ram_s~1260feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1260_q\ : std_logic;
SIGNAL \RAM|ram_s~1196_q\ : std_logic;
SIGNAL \RAM|ram_s~2309_combout\ : std_logic;
SIGNAL \RAM|ram_s~1228feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1228_q\ : std_logic;
SIGNAL \RAM|ram_s~1292_q\ : std_logic;
SIGNAL \RAM|ram_s~2310_combout\ : std_logic;
SIGNAL \RAM|ram_s~2313_combout\ : std_logic;
SIGNAL \RAM|ram_s~1484feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1484_q\ : std_logic;
SIGNAL \RAM|ram_s~1548_q\ : std_logic;
SIGNAL \RAM|ram_s~1452_q\ : std_logic;
SIGNAL \RAM|ram_s~1516feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1516_q\ : std_logic;
SIGNAL \RAM|ram_s~2314_combout\ : std_logic;
SIGNAL \RAM|ram_s~2315_combout\ : std_logic;
SIGNAL \RAM|ram_s~2316_combout\ : std_logic;
SIGNAL \RAM|ram_s~2327_combout\ : std_logic;
SIGNAL \RAM|ram_s~1804feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1804_q\ : std_logic;
SIGNAL \RAM|ram_s~1676_q\ : std_logic;
SIGNAL \RAM|ram_s~2335_combout\ : std_logic;
SIGNAL \RAM|ram_s~2060feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2060_q\ : std_logic;
SIGNAL \RAM|ram_s~1932_q\ : std_logic;
SIGNAL \RAM|ram_s~2336_combout\ : std_logic;
SIGNAL \RAM|ram_s~1644_q\ : std_logic;
SIGNAL \RAM|ram_s~1900feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1900_q\ : std_logic;
SIGNAL \RAM|ram_s~2328_combout\ : std_logic;
SIGNAL \RAM|ram_s~2028_q\ : std_logic;
SIGNAL \RAM|ram_s~1772feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1772_q\ : std_logic;
SIGNAL \RAM|ram_s~2329_combout\ : std_logic;
SIGNAL \RAM|ram_s~1708feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1708_q\ : std_logic;
SIGNAL \RAM|ram_s~1836feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1836_q\ : std_logic;
SIGNAL \RAM|ram_s~1580_q\ : std_logic;
SIGNAL \RAM|ram_s~2332_combout\ : std_logic;
SIGNAL \RAM|ram_s~1964_q\ : std_logic;
SIGNAL \RAM|ram_s~2333_combout\ : std_logic;
SIGNAL \RAM|ram_s~1868feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1868_q\ : std_logic;
SIGNAL \RAM|ram_s~1996_q\ : std_logic;
SIGNAL \RAM|ram_s~1740feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1740_q\ : std_logic;
SIGNAL \RAM|ram_s~1612_q\ : std_logic;
SIGNAL \RAM|ram_s~2330_combout\ : std_logic;
SIGNAL \RAM|ram_s~2331_combout\ : std_logic;
SIGNAL \RAM|ram_s~2334_combout\ : std_logic;
SIGNAL \RAM|ram_s~2337_combout\ : std_logic;
SIGNAL \RAM|ram_s~780feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~780_q\ : std_logic;
SIGNAL \RAM|ram_s~1036_q\ : std_logic;
SIGNAL \RAM|ram_s~908feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~908_q\ : std_logic;
SIGNAL \RAM|ram_s~652_q\ : std_logic;
SIGNAL \RAM|ram_s~2304_combout\ : std_logic;
SIGNAL \RAM|ram_s~2305_combout\ : std_logic;
SIGNAL \RAM|ram_s~588_q\ : std_logic;
SIGNAL \RAM|ram_s~844feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~844_q\ : std_logic;
SIGNAL \RAM|ram_s~2297_combout\ : std_logic;
SIGNAL \RAM|ram_s~972_q\ : std_logic;
SIGNAL \RAM|ram_s~716feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~716_q\ : std_logic;
SIGNAL \RAM|ram_s~2298_combout\ : std_logic;
SIGNAL \RAM|ram_s~684_q\ : std_logic;
SIGNAL \RAM|ram_s~556_q\ : std_logic;
SIGNAL \RAM|ram_s~2301_combout\ : std_logic;
SIGNAL \RAM|ram_s~812feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~812_q\ : std_logic;
SIGNAL \RAM|ram_s~940_q\ : std_logic;
SIGNAL \RAM|ram_s~2302_combout\ : std_logic;
SIGNAL \RAM|ram_s~620_q\ : std_logic;
SIGNAL \RAM|ram_s~748feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~748_q\ : std_logic;
SIGNAL \RAM|ram_s~2299_combout\ : std_logic;
SIGNAL \RAM|ram_s~1004_q\ : std_logic;
SIGNAL \RAM|ram_s~876feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~876_q\ : std_logic;
SIGNAL \RAM|ram_s~2300_combout\ : std_logic;
SIGNAL \RAM|ram_s~2303_combout\ : std_logic;
SIGNAL \RAM|ram_s~2306_combout\ : std_logic;
SIGNAL \RAM|ram_s~2338_combout\ : std_logic;
SIGNAL \RAM|ram_s~1645_q\ : std_logic;
SIGNAL \RAM|ram_s~1901feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1901_q\ : std_logic;
SIGNAL \RAM|ram_s~2370_combout\ : std_logic;
SIGNAL \RAM|ram_s~1773feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1773_q\ : std_logic;
SIGNAL \RAM|ram_s~2029_q\ : std_logic;
SIGNAL \RAM|ram_s~2371_combout\ : std_logic;
SIGNAL \RAM|ram_s~1869feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1869_q\ : std_logic;
SIGNAL \RAM|ram_s~1997_q\ : std_logic;
SIGNAL \RAM|ram_s~1741feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1741_q\ : std_logic;
SIGNAL \RAM|ram_s~1613_q\ : std_logic;
SIGNAL \RAM|ram_s~2372_combout\ : std_logic;
SIGNAL \RAM|ram_s~2373_combout\ : std_logic;
SIGNAL \RAM|ram_s~1709feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1709_q\ : std_logic;
SIGNAL \RAM|ram_s~1965_q\ : std_logic;
SIGNAL \RAM|ram_s~1837feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1837_q\ : std_logic;
SIGNAL \RAM|ram_s~1581_q\ : std_logic;
SIGNAL \RAM|ram_s~2374_combout\ : std_logic;
SIGNAL \RAM|ram_s~2375_combout\ : std_logic;
SIGNAL \RAM|ram_s~2376_combout\ : std_logic;
SIGNAL \RAM|ram_s~2061_q\ : std_logic;
SIGNAL \RAM|ram_s~1933_q\ : std_logic;
SIGNAL \RAM|ram_s~1805feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1805_q\ : std_logic;
SIGNAL \RAM|ram_s~1677_q\ : std_logic;
SIGNAL \RAM|ram_s~2377_combout\ : std_logic;
SIGNAL \RAM|ram_s~2378_combout\ : std_logic;
SIGNAL \RAM|ram_s~2379_combout\ : std_logic;
SIGNAL \RAM|ram_s~717feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~717_q\ : std_logic;
SIGNAL \RAM|ram_s~845feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~845_q\ : std_logic;
SIGNAL \RAM|ram_s~589_q\ : std_logic;
SIGNAL \RAM|ram_s~2349_combout\ : std_logic;
SIGNAL \RAM|ram_s~973_q\ : std_logic;
SIGNAL \RAM|ram_s~2350_combout\ : std_logic;
SIGNAL \RAM|ram_s~909feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~909_q\ : std_logic;
SIGNAL \RAM|ram_s~653_q\ : std_logic;
SIGNAL \RAM|ram_s~2356_combout\ : std_logic;
SIGNAL \RAM|ram_s~781feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~781_q\ : std_logic;
SIGNAL \RAM|ram_s~1037_q\ : std_logic;
SIGNAL \RAM|ram_s~2357_combout\ : std_logic;
SIGNAL \RAM|ram_s~749feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~749_q\ : std_logic;
SIGNAL \RAM|ram_s~621_q\ : std_logic;
SIGNAL \RAM|ram_s~2351_combout\ : std_logic;
SIGNAL \RAM|ram_s~1005_q\ : std_logic;
SIGNAL \RAM|ram_s~877feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~877_q\ : std_logic;
SIGNAL \RAM|ram_s~2352_combout\ : std_logic;
SIGNAL \RAM|ram_s~557_q\ : std_logic;
SIGNAL \RAM|ram_s~685feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~685_q\ : std_logic;
SIGNAL \RAM|ram_s~2353_combout\ : std_logic;
SIGNAL \RAM|ram_s~813feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~813_q\ : std_logic;
SIGNAL \RAM|ram_s~941_q\ : std_logic;
SIGNAL \RAM|ram_s~2354_combout\ : std_logic;
SIGNAL \RAM|ram_s~2355_combout\ : std_logic;
SIGNAL \RAM|ram_s~2358_combout\ : std_logic;
SIGNAL \RAM|ram_s~301_q\ : std_logic;
SIGNAL \RAM|ram_s~365feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~365_q\ : std_logic;
SIGNAL \RAM|ram_s~2361_combout\ : std_logic;
SIGNAL \RAM|ram_s~397_q\ : std_logic;
SIGNAL \RAM|ram_s~333feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~333_q\ : std_logic;
SIGNAL \RAM|ram_s~2362_combout\ : std_logic;
SIGNAL \RAM|ram_s~77feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~77_q\ : std_logic;
SIGNAL \RAM|ram_s~141_q\ : std_logic;
SIGNAL \RAM|ram_s~109feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~109_q\ : std_logic;
SIGNAL \RAM|ram_s~45_q\ : std_logic;
SIGNAL \RAM|ram_s~2363_combout\ : std_logic;
SIGNAL \RAM|ram_s~2364_combout\ : std_logic;
SIGNAL \RAM|ram_s~2365_combout\ : std_logic;
SIGNAL \RAM|ram_s~173_q\ : std_logic;
SIGNAL \RAM|ram_s~205feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~205_q\ : std_logic;
SIGNAL \RAM|ram_s~2359_combout\ : std_logic;
SIGNAL \RAM|ram_s~269_q\ : std_logic;
SIGNAL \RAM|ram_s~237feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~237_q\ : std_logic;
SIGNAL \RAM|ram_s~2360_combout\ : std_logic;
SIGNAL \RAM|ram_s~493feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~493_q\ : std_logic;
SIGNAL \RAM|ram_s~525_q\ : std_logic;
SIGNAL \RAM|ram_s~429_q\ : std_logic;
SIGNAL \RAM|ram_s~461feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~461_q\ : std_logic;
SIGNAL \RAM|ram_s~2366_combout\ : std_logic;
SIGNAL \RAM|ram_s~2367_combout\ : std_logic;
SIGNAL \RAM|ram_s~2368_combout\ : std_logic;
SIGNAL \RAM|ram_s~2369_combout\ : std_logic;
SIGNAL \RAM|ram_s~1261feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1261_q\ : std_logic;
SIGNAL \RAM|ram_s~1197_q\ : std_logic;
SIGNAL \RAM|ram_s~2341_combout\ : std_logic;
SIGNAL \RAM|ram_s~1293_q\ : std_logic;
SIGNAL \RAM|ram_s~1229feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1229_q\ : std_logic;
SIGNAL \RAM|ram_s~2342_combout\ : std_logic;
SIGNAL \RAM|ram_s~1133feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1133_q\ : std_logic;
SIGNAL \RAM|ram_s~1069_q\ : std_logic;
SIGNAL \RAM|ram_s~1101feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1101_q\ : std_logic;
SIGNAL \RAM|ram_s~2343_combout\ : std_logic;
SIGNAL \RAM|ram_s~1165_q\ : std_logic;
SIGNAL \RAM|ram_s~2344_combout\ : std_logic;
SIGNAL \RAM|ram_s~2345_combout\ : std_logic;
SIGNAL \RAM|ram_s~1453_q\ : std_logic;
SIGNAL \RAM|ram_s~1517feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1517_q\ : std_logic;
SIGNAL \RAM|ram_s~2346_combout\ : std_logic;
SIGNAL \RAM|ram_s~1549_q\ : std_logic;
SIGNAL \RAM|ram_s~1485feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1485_q\ : std_logic;
SIGNAL \RAM|ram_s~2347_combout\ : std_logic;
SIGNAL \RAM|ram_s~1325_q\ : std_logic;
SIGNAL \RAM|ram_s~1357feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1357_q\ : std_logic;
SIGNAL \RAM|ram_s~2339_combout\ : std_logic;
SIGNAL \RAM|ram_s~1421_q\ : std_logic;
SIGNAL \RAM|ram_s~1389feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1389_q\ : std_logic;
SIGNAL \RAM|ram_s~2340_combout\ : std_logic;
SIGNAL \RAM|ram_s~2348_combout\ : std_logic;
SIGNAL \RAM|ram_s~2380_combout\ : std_logic;
SIGNAL \RAM|ram_s~910feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~910_q\ : std_logic;
SIGNAL \RAM|ram_s~654_q\ : std_logic;
SIGNAL \RAM|ram_s~2388_combout\ : std_logic;
SIGNAL \RAM|ram_s~1038_q\ : std_logic;
SIGNAL \RAM|ram_s~782feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~782_q\ : std_logic;
SIGNAL \RAM|ram_s~2389_combout\ : std_logic;
SIGNAL \RAM|ram_s~590_q\ : std_logic;
SIGNAL \RAM|ram_s~846feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~846_q\ : std_logic;
SIGNAL \RAM|ram_s~2381_combout\ : std_logic;
SIGNAL \RAM|ram_s~974_q\ : std_logic;
SIGNAL \RAM|ram_s~718feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~718_q\ : std_logic;
SIGNAL \RAM|ram_s~2382_combout\ : std_logic;
SIGNAL \RAM|ram_s~558_q\ : std_logic;
SIGNAL \RAM|ram_s~686feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~686_q\ : std_logic;
SIGNAL \RAM|ram_s~2385_combout\ : std_logic;
SIGNAL \RAM|ram_s~814feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~814_q\ : std_logic;
SIGNAL \RAM|ram_s~942_q\ : std_logic;
SIGNAL \RAM|ram_s~2386_combout\ : std_logic;
SIGNAL \RAM|ram_s~622_q\ : std_logic;
SIGNAL \RAM|ram_s~750feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~750_q\ : std_logic;
SIGNAL \RAM|ram_s~2383_combout\ : std_logic;
SIGNAL \RAM|ram_s~1006_q\ : std_logic;
SIGNAL \RAM|ram_s~878feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~878_q\ : std_logic;
SIGNAL \RAM|ram_s~2384_combout\ : std_logic;
SIGNAL \RAM|ram_s~2387_combout\ : std_logic;
SIGNAL \RAM|ram_s~2390_combout\ : std_logic;
SIGNAL \RAM|ram_s~494feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~494_q\ : std_logic;
SIGNAL \RAM|ram_s~526_q\ : std_logic;
SIGNAL \RAM|ram_s~462feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~462_q\ : std_logic;
SIGNAL \RAM|ram_s~430_q\ : std_logic;
SIGNAL \RAM|ram_s~2408_combout\ : std_logic;
SIGNAL \RAM|ram_s~2409_combout\ : std_logic;
SIGNAL \RAM|ram_s~110feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~110_q\ : std_logic;
SIGNAL \RAM|ram_s~46_q\ : std_logic;
SIGNAL \RAM|ram_s~2405_combout\ : std_logic;
SIGNAL \RAM|ram_s~142_q\ : std_logic;
SIGNAL \RAM|ram_s~78feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~78_q\ : std_logic;
SIGNAL \RAM|ram_s~2406_combout\ : std_logic;
SIGNAL \RAM|ram_s~334feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~334_q\ : std_logic;
SIGNAL \RAM|ram_s~398_q\ : std_logic;
SIGNAL \RAM|ram_s~302_q\ : std_logic;
SIGNAL \RAM|ram_s~366feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~366_q\ : std_logic;
SIGNAL \RAM|ram_s~2403_combout\ : std_logic;
SIGNAL \RAM|ram_s~2404_combout\ : std_logic;
SIGNAL \RAM|ram_s~2407_combout\ : std_logic;
SIGNAL \RAM|ram_s~238feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~238_q\ : std_logic;
SIGNAL \RAM|ram_s~270_q\ : std_logic;
SIGNAL \RAM|ram_s~174_q\ : std_logic;
SIGNAL \RAM|ram_s~206feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~206_q\ : std_logic;
SIGNAL \RAM|ram_s~2401_combout\ : std_logic;
SIGNAL \RAM|ram_s~2402_combout\ : std_logic;
SIGNAL \RAM|ram_s~2410_combout\ : std_logic;
SIGNAL \RAM|ram_s~1390feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1390_q\ : std_logic;
SIGNAL \RAM|ram_s~1422_q\ : std_logic;
SIGNAL \RAM|ram_s~1326_q\ : std_logic;
SIGNAL \RAM|ram_s~1358feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1358_q\ : std_logic;
SIGNAL \RAM|ram_s~2391_combout\ : std_logic;
SIGNAL \RAM|ram_s~2392_combout\ : std_logic;
SIGNAL \RAM|ram_s~1070_q\ : std_logic;
SIGNAL \RAM|ram_s~1102feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1102_q\ : std_logic;
SIGNAL \RAM|ram_s~2395_combout\ : std_logic;
SIGNAL \RAM|ram_s~1134feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1134_q\ : std_logic;
SIGNAL \RAM|ram_s~1166_q\ : std_logic;
SIGNAL \RAM|ram_s~2396_combout\ : std_logic;
SIGNAL \RAM|ram_s~1230feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1230_q\ : std_logic;
SIGNAL \RAM|ram_s~1294_q\ : std_logic;
SIGNAL \RAM|ram_s~1262feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1262_q\ : std_logic;
SIGNAL \RAM|ram_s~1198_q\ : std_logic;
SIGNAL \RAM|ram_s~2393_combout\ : std_logic;
SIGNAL \RAM|ram_s~2394_combout\ : std_logic;
SIGNAL \RAM|ram_s~2397_combout\ : std_logic;
SIGNAL \RAM|ram_s~1486feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1486_q\ : std_logic;
SIGNAL \RAM|ram_s~1550_q\ : std_logic;
SIGNAL \RAM|ram_s~1454_q\ : std_logic;
SIGNAL \RAM|ram_s~1518feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1518_q\ : std_logic;
SIGNAL \RAM|ram_s~2398_combout\ : std_logic;
SIGNAL \RAM|ram_s~2399_combout\ : std_logic;
SIGNAL \RAM|ram_s~2400_combout\ : std_logic;
SIGNAL \RAM|ram_s~2411_combout\ : std_logic;
SIGNAL \RAM|ram_s~2062_q\ : std_logic;
SIGNAL \RAM|ram_s~1934_q\ : std_logic;
SIGNAL \RAM|ram_s~1678_q\ : std_logic;
SIGNAL \RAM|ram_s~1806feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1806_q\ : std_logic;
SIGNAL \RAM|ram_s~2419_combout\ : std_logic;
SIGNAL \RAM|ram_s~2420_combout\ : std_logic;
SIGNAL \RAM|ram_s~1902feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1902_q\ : std_logic;
SIGNAL \RAM|ram_s~1646_q\ : std_logic;
SIGNAL \RAM|ram_s~2412_combout\ : std_logic;
SIGNAL \RAM|ram_s~1774feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1774_q\ : std_logic;
SIGNAL \RAM|ram_s~2030_q\ : std_logic;
SIGNAL \RAM|ram_s~2413_combout\ : std_logic;
SIGNAL \RAM|ram_s~1838feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1838_q\ : std_logic;
SIGNAL \RAM|ram_s~1582_q\ : std_logic;
SIGNAL \RAM|ram_s~2416_combout\ : std_logic;
SIGNAL \RAM|ram_s~1710feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1710_q\ : std_logic;
SIGNAL \RAM|ram_s~1966_q\ : std_logic;
SIGNAL \RAM|ram_s~2417_combout\ : std_logic;
SIGNAL \RAM|ram_s~1614_q\ : std_logic;
SIGNAL \RAM|ram_s~1742feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1742_q\ : std_logic;
SIGNAL \RAM|ram_s~2414_combout\ : std_logic;
SIGNAL \RAM|ram_s~1998_q\ : std_logic;
SIGNAL \RAM|ram_s~1870feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1870_q\ : std_logic;
SIGNAL \RAM|ram_s~2415_combout\ : std_logic;
SIGNAL \RAM|ram_s~2418_combout\ : std_logic;
SIGNAL \RAM|ram_s~2421_combout\ : std_logic;
SIGNAL \RAM|ram_s~2422_combout\ : std_logic;
SIGNAL \RAM|ram_s~239feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~239_q\ : std_logic;
SIGNAL \RAM|ram_s~271_q\ : std_logic;
SIGNAL \RAM|ram_s~175_q\ : std_logic;
SIGNAL \RAM|ram_s~207feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~207_q\ : std_logic;
SIGNAL \RAM|ram_s~2443_combout\ : std_logic;
SIGNAL \RAM|ram_s~2444_combout\ : std_logic;
SIGNAL \RAM|ram_s~335feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~335_q\ : std_logic;
SIGNAL \RAM|ram_s~399_q\ : std_logic;
SIGNAL \RAM|ram_s~303_q\ : std_logic;
SIGNAL \RAM|ram_s~367feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~367_q\ : std_logic;
SIGNAL \RAM|ram_s~2445_combout\ : std_logic;
SIGNAL \RAM|ram_s~2446_combout\ : std_logic;
SIGNAL \RAM|ram_s~79feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~79_q\ : std_logic;
SIGNAL \RAM|ram_s~143_q\ : std_logic;
SIGNAL \RAM|ram_s~111feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~111_q\ : std_logic;
SIGNAL \RAM|ram_s~47_q\ : std_logic;
SIGNAL \RAM|ram_s~2447_combout\ : std_logic;
SIGNAL \RAM|ram_s~2448_combout\ : std_logic;
SIGNAL \RAM|ram_s~2449_combout\ : std_logic;
SIGNAL \RAM|ram_s~463feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~463_q\ : std_logic;
SIGNAL \RAM|ram_s~431_q\ : std_logic;
SIGNAL \RAM|ram_s~2450_combout\ : std_logic;
SIGNAL \RAM|ram_s~527_q\ : std_logic;
SIGNAL \RAM|ram_s~495feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~495_q\ : std_logic;
SIGNAL \RAM|ram_s~2451_combout\ : std_logic;
SIGNAL \RAM|ram_s~2452_combout\ : std_logic;
SIGNAL \RAM|ram_s~623_q\ : std_logic;
SIGNAL \RAM|ram_s~751feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~751_q\ : std_logic;
SIGNAL \RAM|ram_s~2435_combout\ : std_logic;
SIGNAL \RAM|ram_s~1007_q\ : std_logic;
SIGNAL \RAM|ram_s~879feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~879_q\ : std_logic;
SIGNAL \RAM|ram_s~2436_combout\ : std_logic;
SIGNAL \RAM|ram_s~687feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~687_q\ : std_logic;
SIGNAL \RAM|ram_s~559_q\ : std_logic;
SIGNAL \RAM|ram_s~2437_combout\ : std_logic;
SIGNAL \RAM|ram_s~815feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~815_q\ : std_logic;
SIGNAL \RAM|ram_s~943_q\ : std_logic;
SIGNAL \RAM|ram_s~2438_combout\ : std_logic;
SIGNAL \RAM|ram_s~2439_combout\ : std_logic;
SIGNAL \RAM|ram_s~911feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~911_q\ : std_logic;
SIGNAL \RAM|ram_s~655_q\ : std_logic;
SIGNAL \RAM|ram_s~2440_combout\ : std_logic;
SIGNAL \RAM|ram_s~1039_q\ : std_logic;
SIGNAL \RAM|ram_s~783feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~783_q\ : std_logic;
SIGNAL \RAM|ram_s~2441_combout\ : std_logic;
SIGNAL \RAM|ram_s~719feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~719_q\ : std_logic;
SIGNAL \RAM|ram_s~847feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~847_q\ : std_logic;
SIGNAL \RAM|ram_s~591_q\ : std_logic;
SIGNAL \RAM|ram_s~2433_combout\ : std_logic;
SIGNAL \RAM|ram_s~975_q\ : std_logic;
SIGNAL \RAM|ram_s~2434_combout\ : std_logic;
SIGNAL \RAM|ram_s~2442_combout\ : std_logic;
SIGNAL \RAM|ram_s~2453_combout\ : std_logic;
SIGNAL \RAM|ram_s~1327_q\ : std_logic;
SIGNAL \RAM|ram_s~1359feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1359_q\ : std_logic;
SIGNAL \RAM|ram_s~2423_combout\ : std_logic;
SIGNAL \RAM|ram_s~1423_q\ : std_logic;
SIGNAL \RAM|ram_s~1391feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1391_q\ : std_logic;
SIGNAL \RAM|ram_s~2424_combout\ : std_logic;
SIGNAL \RAM|ram_s~1487feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1487_q\ : std_logic;
SIGNAL \RAM|ram_s~1551_q\ : std_logic;
SIGNAL \RAM|ram_s~1455_q\ : std_logic;
SIGNAL \RAM|ram_s~1519feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1519_q\ : std_logic;
SIGNAL \RAM|ram_s~2430_combout\ : std_logic;
SIGNAL \RAM|ram_s~2431_combout\ : std_logic;
SIGNAL \RAM|ram_s~1135feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1135_q\ : std_logic;
SIGNAL \RAM|ram_s~1167_q\ : std_logic;
SIGNAL \RAM|ram_s~1103_q\ : std_logic;
SIGNAL \RAM|ram_s~1071_q\ : std_logic;
SIGNAL \RAM|ram_s~2427_combout\ : std_logic;
SIGNAL \RAM|ram_s~2428_combout\ : std_logic;
SIGNAL \RAM|ram_s~1263feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1263_q\ : std_logic;
SIGNAL \RAM|ram_s~1199_q\ : std_logic;
SIGNAL \RAM|ram_s~2425_combout\ : std_logic;
SIGNAL \RAM|ram_s~1295_q\ : std_logic;
SIGNAL \RAM|ram_s~1231feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1231_q\ : std_logic;
SIGNAL \RAM|ram_s~2426_combout\ : std_logic;
SIGNAL \RAM|ram_s~2429_combout\ : std_logic;
SIGNAL \RAM|ram_s~2432_combout\ : std_logic;
SIGNAL \RAM|ram_s~1871feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1871_q\ : std_logic;
SIGNAL \RAM|ram_s~1999_q\ : std_logic;
SIGNAL \RAM|ram_s~1743feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1743_q\ : std_logic;
SIGNAL \RAM|ram_s~1615_q\ : std_logic;
SIGNAL \RAM|ram_s~2456_combout\ : std_logic;
SIGNAL \RAM|ram_s~2457_combout\ : std_logic;
SIGNAL \RAM|ram_s~1711feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1711_q\ : std_logic;
SIGNAL \RAM|ram_s~1839feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1839_q\ : std_logic;
SIGNAL \RAM|ram_s~1583_q\ : std_logic;
SIGNAL \RAM|ram_s~2458_combout\ : std_logic;
SIGNAL \RAM|ram_s~1967_q\ : std_logic;
SIGNAL \RAM|ram_s~2459_combout\ : std_logic;
SIGNAL \RAM|ram_s~2460_combout\ : std_logic;
SIGNAL \RAM|ram_s~1647_q\ : std_logic;
SIGNAL \RAM|ram_s~1903feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1903_q\ : std_logic;
SIGNAL \RAM|ram_s~2454_combout\ : std_logic;
SIGNAL \RAM|ram_s~1775feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1775_q\ : std_logic;
SIGNAL \RAM|ram_s~2031_q\ : std_logic;
SIGNAL \RAM|ram_s~2455_combout\ : std_logic;
SIGNAL \RAM|ram_s~1679feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1679_q\ : std_logic;
SIGNAL \RAM|ram_s~1807_q\ : std_logic;
SIGNAL \RAM|ram_s~2461_combout\ : std_logic;
SIGNAL \RAM|ram_s~1935_q\ : std_logic;
SIGNAL \RAM|ram_s~2063_q\ : std_logic;
SIGNAL \RAM|ram_s~2462_combout\ : std_logic;
SIGNAL \RAM|ram_s~2463_combout\ : std_logic;
SIGNAL \RAM|ram_s~2464_combout\ : std_logic;
SIGNAL \RAM|ram_s~1360feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1360_q\ : std_logic;
SIGNAL \RAM|ram_s~1328_q\ : std_logic;
SIGNAL \RAM|ram_s~2475_combout\ : std_logic;
SIGNAL \RAM|ram_s~1424_q\ : std_logic;
SIGNAL \RAM|ram_s~1392feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1392_q\ : std_logic;
SIGNAL \RAM|ram_s~2476_combout\ : std_logic;
SIGNAL \RAM|ram_s~1136feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1136_q\ : std_logic;
SIGNAL \RAM|ram_s~1104feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1104_q\ : std_logic;
SIGNAL \RAM|ram_s~1072_q\ : std_logic;
SIGNAL \RAM|ram_s~2479_combout\ : std_logic;
SIGNAL \RAM|ram_s~1168_q\ : std_logic;
SIGNAL \RAM|ram_s~2480_combout\ : std_logic;
SIGNAL \RAM|ram_s~1264feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1264_q\ : std_logic;
SIGNAL \RAM|ram_s~1200_q\ : std_logic;
SIGNAL \RAM|ram_s~2477_combout\ : std_logic;
SIGNAL \RAM|ram_s~1296_q\ : std_logic;
SIGNAL \RAM|ram_s~1232feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1232_q\ : std_logic;
SIGNAL \RAM|ram_s~2478_combout\ : std_logic;
SIGNAL \RAM|ram_s~2481_combout\ : std_logic;
SIGNAL \RAM|ram_s~1456_q\ : std_logic;
SIGNAL \RAM|ram_s~1520feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1520_q\ : std_logic;
SIGNAL \RAM|ram_s~2482_combout\ : std_logic;
SIGNAL \RAM|ram_s~1552_q\ : std_logic;
SIGNAL \RAM|ram_s~1488feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1488_q\ : std_logic;
SIGNAL \RAM|ram_s~2483_combout\ : std_logic;
SIGNAL \RAM|ram_s~2484_combout\ : std_logic;
SIGNAL \RAM|ram_s~240feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~240_q\ : std_logic;
SIGNAL \RAM|ram_s~272_q\ : std_logic;
SIGNAL \RAM|ram_s~176_q\ : std_logic;
SIGNAL \RAM|ram_s~208feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~208_q\ : std_logic;
SIGNAL \RAM|ram_s~2485_combout\ : std_logic;
SIGNAL \RAM|ram_s~2486_combout\ : std_logic;
SIGNAL \RAM|ram_s~80feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~80_q\ : std_logic;
SIGNAL \RAM|ram_s~144_q\ : std_logic;
SIGNAL \RAM|ram_s~48_q\ : std_logic;
SIGNAL \RAM|ram_s~112feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~112_q\ : std_logic;
SIGNAL \RAM|ram_s~2489_combout\ : std_logic;
SIGNAL \RAM|ram_s~2490_combout\ : std_logic;
SIGNAL \RAM|ram_s~304_q\ : std_logic;
SIGNAL \RAM|ram_s~368feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~368_q\ : std_logic;
SIGNAL \RAM|ram_s~2487_combout\ : std_logic;
SIGNAL \RAM|ram_s~400_q\ : std_logic;
SIGNAL \RAM|ram_s~336feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~336_q\ : std_logic;
SIGNAL \RAM|ram_s~2488_combout\ : std_logic;
SIGNAL \RAM|ram_s~2491_combout\ : std_logic;
SIGNAL \RAM|ram_s~464feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~464_q\ : std_logic;
SIGNAL \RAM|ram_s~432_q\ : std_logic;
SIGNAL \RAM|ram_s~2492_combout\ : std_logic;
SIGNAL \RAM|ram_s~528_q\ : std_logic;
SIGNAL \RAM|ram_s~496feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~496_q\ : std_logic;
SIGNAL \RAM|ram_s~2493_combout\ : std_logic;
SIGNAL \RAM|ram_s~2494_combout\ : std_logic;
SIGNAL \RAM|ram_s~2495_combout\ : std_logic;
SIGNAL \RAM|ram_s~880feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~880_q\ : std_logic;
SIGNAL \RAM|ram_s~1008_q\ : std_logic;
SIGNAL \RAM|ram_s~624_q\ : std_logic;
SIGNAL \RAM|ram_s~752feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~752_q\ : std_logic;
SIGNAL \RAM|ram_s~2467_combout\ : std_logic;
SIGNAL \RAM|ram_s~2468_combout\ : std_logic;
SIGNAL \RAM|ram_s~560_q\ : std_logic;
SIGNAL \RAM|ram_s~688feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~688_q\ : std_logic;
SIGNAL \RAM|ram_s~2469_combout\ : std_logic;
SIGNAL \RAM|ram_s~944_q\ : std_logic;
SIGNAL \RAM|ram_s~816feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~816_q\ : std_logic;
SIGNAL \RAM|ram_s~2470_combout\ : std_logic;
SIGNAL \RAM|ram_s~2471_combout\ : std_logic;
SIGNAL \RAM|ram_s~656_q\ : std_logic;
SIGNAL \RAM|ram_s~912feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~912_q\ : std_logic;
SIGNAL \RAM|ram_s~2472_combout\ : std_logic;
SIGNAL \RAM|ram_s~784feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~784_q\ : std_logic;
SIGNAL \RAM|ram_s~1040_q\ : std_logic;
SIGNAL \RAM|ram_s~2473_combout\ : std_logic;
SIGNAL \RAM|ram_s~720feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~720_q\ : std_logic;
SIGNAL \RAM|ram_s~592_q\ : std_logic;
SIGNAL \RAM|ram_s~848feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~848_q\ : std_logic;
SIGNAL \RAM|ram_s~2465_combout\ : std_logic;
SIGNAL \RAM|ram_s~976_q\ : std_logic;
SIGNAL \RAM|ram_s~2466_combout\ : std_logic;
SIGNAL \RAM|ram_s~2474_combout\ : std_logic;
SIGNAL \RAM|ram_s~1648_q\ : std_logic;
SIGNAL \RAM|ram_s~1904feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1904_q\ : std_logic;
SIGNAL \RAM|ram_s~2496_combout\ : std_logic;
SIGNAL \RAM|ram_s~1776feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1776_q\ : std_logic;
SIGNAL \RAM|ram_s~2032_q\ : std_logic;
SIGNAL \RAM|ram_s~2497_combout\ : std_logic;
SIGNAL \RAM|ram_s~2064feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2064_q\ : std_logic;
SIGNAL \RAM|ram_s~1808feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1808_q\ : std_logic;
SIGNAL \RAM|ram_s~1680_q\ : std_logic;
SIGNAL \RAM|ram_s~2503_combout\ : std_logic;
SIGNAL \RAM|ram_s~1936_q\ : std_logic;
SIGNAL \RAM|ram_s~2504_combout\ : std_logic;
SIGNAL \RAM|ram_s~1616_q\ : std_logic;
SIGNAL \RAM|ram_s~1744feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1744_q\ : std_logic;
SIGNAL \RAM|ram_s~2498_combout\ : std_logic;
SIGNAL \RAM|ram_s~2000_q\ : std_logic;
SIGNAL \RAM|ram_s~1872feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1872_q\ : std_logic;
SIGNAL \RAM|ram_s~2499_combout\ : std_logic;
SIGNAL \RAM|ram_s~1584_q\ : std_logic;
SIGNAL \RAM|ram_s~1840feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1840_q\ : std_logic;
SIGNAL \RAM|ram_s~2500_combout\ : std_logic;
SIGNAL \RAM|ram_s~1712feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1712_q\ : std_logic;
SIGNAL \RAM|ram_s~1968_q\ : std_logic;
SIGNAL \RAM|ram_s~2501_combout\ : std_logic;
SIGNAL \RAM|ram_s~2502_combout\ : std_logic;
SIGNAL \RAM|ram_s~2505_combout\ : std_logic;
SIGNAL \RAM|ram_s~2506_combout\ : std_logic;
SIGNAL \RAM|ram_s~1905feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1905_q\ : std_logic;
SIGNAL \RAM|ram_s~1649_q\ : std_logic;
SIGNAL \RAM|ram_s~2538_combout\ : std_logic;
SIGNAL \RAM|ram_s~2033_q\ : std_logic;
SIGNAL \RAM|ram_s~1777feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1777_q\ : std_logic;
SIGNAL \RAM|ram_s~2539_combout\ : std_logic;
SIGNAL \RAM|ram_s~1585_q\ : std_logic;
SIGNAL \RAM|ram_s~1841feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1841_q\ : std_logic;
SIGNAL \RAM|ram_s~2542_combout\ : std_logic;
SIGNAL \RAM|ram_s~1969_q\ : std_logic;
SIGNAL \RAM|ram_s~1713feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1713_q\ : std_logic;
SIGNAL \RAM|ram_s~2543_combout\ : std_logic;
SIGNAL \RAM|ram_s~1873feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1873_q\ : std_logic;
SIGNAL \RAM|ram_s~2001_q\ : std_logic;
SIGNAL \RAM|ram_s~1745feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1745_q\ : std_logic;
SIGNAL \RAM|ram_s~1617_q\ : std_logic;
SIGNAL \RAM|ram_s~2540_combout\ : std_logic;
SIGNAL \RAM|ram_s~2541_combout\ : std_logic;
SIGNAL \RAM|ram_s~2544_combout\ : std_logic;
SIGNAL \RAM|ram_s~1809feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1809_q\ : std_logic;
SIGNAL \RAM|ram_s~1681_q\ : std_logic;
SIGNAL \RAM|ram_s~2545_combout\ : std_logic;
SIGNAL \RAM|ram_s~1937_q\ : std_logic;
SIGNAL \RAM|ram_s~2065feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2065_q\ : std_logic;
SIGNAL \RAM|ram_s~2546_combout\ : std_logic;
SIGNAL \RAM|ram_s~2547_combout\ : std_logic;
SIGNAL \RAM|ram_s~721feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~721_q\ : std_logic;
SIGNAL \RAM|ram_s~593_q\ : std_logic;
SIGNAL \RAM|ram_s~849feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~849_q\ : std_logic;
SIGNAL \RAM|ram_s~2517_combout\ : std_logic;
SIGNAL \RAM|ram_s~977_q\ : std_logic;
SIGNAL \RAM|ram_s~2518_combout\ : std_logic;
SIGNAL \RAM|ram_s~625_q\ : std_logic;
SIGNAL \RAM|ram_s~753feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~753_q\ : std_logic;
SIGNAL \RAM|ram_s~2519_combout\ : std_logic;
SIGNAL \RAM|ram_s~1009_q\ : std_logic;
SIGNAL \RAM|ram_s~881feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~881_q\ : std_logic;
SIGNAL \RAM|ram_s~2520_combout\ : std_logic;
SIGNAL \RAM|ram_s~689feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~689_q\ : std_logic;
SIGNAL \RAM|ram_s~561_q\ : std_logic;
SIGNAL \RAM|ram_s~2521_combout\ : std_logic;
SIGNAL \RAM|ram_s~945_q\ : std_logic;
SIGNAL \RAM|ram_s~817feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~817_q\ : std_logic;
SIGNAL \RAM|ram_s~2522_combout\ : std_logic;
SIGNAL \RAM|ram_s~2523_combout\ : std_logic;
SIGNAL \RAM|ram_s~785feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~785_q\ : std_logic;
SIGNAL \RAM|ram_s~1041_q\ : std_logic;
SIGNAL \RAM|ram_s~657_q\ : std_logic;
SIGNAL \RAM|ram_s~913feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~913_q\ : std_logic;
SIGNAL \RAM|ram_s~2524_combout\ : std_logic;
SIGNAL \RAM|ram_s~2525_combout\ : std_logic;
SIGNAL \RAM|ram_s~2526_combout\ : std_logic;
SIGNAL \RAM|ram_s~241feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~241_q\ : std_logic;
SIGNAL \RAM|ram_s~273_q\ : std_logic;
SIGNAL \RAM|ram_s~209feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~209_q\ : std_logic;
SIGNAL \RAM|ram_s~177_q\ : std_logic;
SIGNAL \RAM|ram_s~2527_combout\ : std_logic;
SIGNAL \RAM|ram_s~2528_combout\ : std_logic;
SIGNAL \RAM|ram_s~113feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~113_q\ : std_logic;
SIGNAL \RAM|ram_s~49_q\ : std_logic;
SIGNAL \RAM|ram_s~2531_combout\ : std_logic;
SIGNAL \RAM|ram_s~145_q\ : std_logic;
SIGNAL \RAM|ram_s~81feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~81_q\ : std_logic;
SIGNAL \RAM|ram_s~2532_combout\ : std_logic;
SIGNAL \RAM|ram_s~369feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~369_q\ : std_logic;
SIGNAL \RAM|ram_s~305_q\ : std_logic;
SIGNAL \RAM|ram_s~2529_combout\ : std_logic;
SIGNAL \RAM|ram_s~337feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~337_q\ : std_logic;
SIGNAL \RAM|ram_s~401_q\ : std_logic;
SIGNAL \RAM|ram_s~2530_combout\ : std_logic;
SIGNAL \RAM|ram_s~2533_combout\ : std_logic;
SIGNAL \RAM|ram_s~497feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~497_q\ : std_logic;
SIGNAL \RAM|ram_s~433_q\ : std_logic;
SIGNAL \RAM|ram_s~465feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~465_q\ : std_logic;
SIGNAL \RAM|ram_s~2534_combout\ : std_logic;
SIGNAL \RAM|ram_s~529_q\ : std_logic;
SIGNAL \RAM|ram_s~2535_combout\ : std_logic;
SIGNAL \RAM|ram_s~2536_combout\ : std_logic;
SIGNAL \RAM|ram_s~2537_combout\ : std_logic;
SIGNAL \RAM|ram_s~1329_q\ : std_logic;
SIGNAL \RAM|ram_s~1361feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1361_q\ : std_logic;
SIGNAL \RAM|ram_s~2507_combout\ : std_logic;
SIGNAL \RAM|ram_s~1425_q\ : std_logic;
SIGNAL \RAM|ram_s~1393feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1393_q\ : std_logic;
SIGNAL \RAM|ram_s~2508_combout\ : std_logic;
SIGNAL \RAM|ram_s~1073_q\ : std_logic;
SIGNAL \RAM|ram_s~1105feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1105_q\ : std_logic;
SIGNAL \RAM|ram_s~2511_combout\ : std_logic;
SIGNAL \RAM|ram_s~1169_q\ : std_logic;
SIGNAL \RAM|ram_s~1137feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1137_q\ : std_logic;
SIGNAL \RAM|ram_s~2512_combout\ : std_logic;
SIGNAL \RAM|ram_s~1265feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1265_q\ : std_logic;
SIGNAL \RAM|ram_s~1201_q\ : std_logic;
SIGNAL \RAM|ram_s~2509_combout\ : std_logic;
SIGNAL \RAM|ram_s~1297_q\ : std_logic;
SIGNAL \RAM|ram_s~1233feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1233_q\ : std_logic;
SIGNAL \RAM|ram_s~2510_combout\ : std_logic;
SIGNAL \RAM|ram_s~2513_combout\ : std_logic;
SIGNAL \RAM|ram_s~1489feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1489_q\ : std_logic;
SIGNAL \RAM|ram_s~1553_q\ : std_logic;
SIGNAL \RAM|ram_s~1457_q\ : std_logic;
SIGNAL \RAM|ram_s~1521feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1521_q\ : std_logic;
SIGNAL \RAM|ram_s~2514_combout\ : std_logic;
SIGNAL \RAM|ram_s~2515_combout\ : std_logic;
SIGNAL \RAM|ram_s~2516_combout\ : std_logic;
SIGNAL \RAM|ram_s~2548_combout\ : std_logic;
SIGNAL \RAM|ram_s~722feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~722_q\ : std_logic;
SIGNAL \RAM|ram_s~978_q\ : std_logic;
SIGNAL \RAM|ram_s~594_q\ : std_logic;
SIGNAL \RAM|ram_s~850feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~850_q\ : std_logic;
SIGNAL \RAM|ram_s~2549_combout\ : std_logic;
SIGNAL \RAM|ram_s~2550_combout\ : std_logic;
SIGNAL \RAM|ram_s~786feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~786_q\ : std_logic;
SIGNAL \RAM|ram_s~1042_q\ : std_logic;
SIGNAL \RAM|ram_s~658_q\ : std_logic;
SIGNAL \RAM|ram_s~914feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~914_q\ : std_logic;
SIGNAL \RAM|ram_s~2556_combout\ : std_logic;
SIGNAL \RAM|ram_s~2557_combout\ : std_logic;
SIGNAL \RAM|ram_s~626_q\ : std_logic;
SIGNAL \RAM|ram_s~754feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~754_q\ : std_logic;
SIGNAL \RAM|ram_s~2551_combout\ : std_logic;
SIGNAL \RAM|ram_s~1010_q\ : std_logic;
SIGNAL \RAM|ram_s~882feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~882_q\ : std_logic;
SIGNAL \RAM|ram_s~2552_combout\ : std_logic;
SIGNAL \RAM|ram_s~818feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~818_q\ : std_logic;
SIGNAL \RAM|ram_s~946_q\ : std_logic;
SIGNAL \RAM|ram_s~690feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~690_q\ : std_logic;
SIGNAL \RAM|ram_s~562_q\ : std_logic;
SIGNAL \RAM|ram_s~2553_combout\ : std_logic;
SIGNAL \RAM|ram_s~2554_combout\ : std_logic;
SIGNAL \RAM|ram_s~2555_combout\ : std_logic;
SIGNAL \RAM|ram_s~2558_combout\ : std_logic;
SIGNAL \RAM|ram_s~1458_q\ : std_logic;
SIGNAL \RAM|ram_s~1522feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1522_q\ : std_logic;
SIGNAL \RAM|ram_s~2566_combout\ : std_logic;
SIGNAL \RAM|ram_s~1554_q\ : std_logic;
SIGNAL \RAM|ram_s~1490feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1490_q\ : std_logic;
SIGNAL \RAM|ram_s~2567_combout\ : std_logic;
SIGNAL \RAM|ram_s~1330_q\ : std_logic;
SIGNAL \RAM|ram_s~1362feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1362_q\ : std_logic;
SIGNAL \RAM|ram_s~2559_combout\ : std_logic;
SIGNAL \RAM|ram_s~1426_q\ : std_logic;
SIGNAL \RAM|ram_s~1394feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1394_q\ : std_logic;
SIGNAL \RAM|ram_s~2560_combout\ : std_logic;
SIGNAL \RAM|ram_s~1138feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1138_q\ : std_logic;
SIGNAL \RAM|ram_s~1074_q\ : std_logic;
SIGNAL \RAM|ram_s~1106feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1106_q\ : std_logic;
SIGNAL \RAM|ram_s~2563_combout\ : std_logic;
SIGNAL \RAM|ram_s~1170_q\ : std_logic;
SIGNAL \RAM|ram_s~2564_combout\ : std_logic;
SIGNAL \RAM|ram_s~1234feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1234_q\ : std_logic;
SIGNAL \RAM|ram_s~1298_q\ : std_logic;
SIGNAL \RAM|ram_s~1202_q\ : std_logic;
SIGNAL \RAM|ram_s~1266feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1266_q\ : std_logic;
SIGNAL \RAM|ram_s~2561_combout\ : std_logic;
SIGNAL \RAM|ram_s~2562_combout\ : std_logic;
SIGNAL \RAM|ram_s~2565_combout\ : std_logic;
SIGNAL \RAM|ram_s~2568_combout\ : std_logic;
SIGNAL \RAM|ram_s~498feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~498_q\ : std_logic;
SIGNAL \RAM|ram_s~530_q\ : std_logic;
SIGNAL \RAM|ram_s~434_q\ : std_logic;
SIGNAL \RAM|ram_s~466feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~466_q\ : std_logic;
SIGNAL \RAM|ram_s~2576_combout\ : std_logic;
SIGNAL \RAM|ram_s~2577_combout\ : std_logic;
SIGNAL \RAM|ram_s~82feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~82_q\ : std_logic;
SIGNAL \RAM|ram_s~50_q\ : std_logic;
SIGNAL \RAM|ram_s~114feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~114_q\ : std_logic;
SIGNAL \RAM|ram_s~2573_combout\ : std_logic;
SIGNAL \RAM|ram_s~146_q\ : std_logic;
SIGNAL \RAM|ram_s~2574_combout\ : std_logic;
SIGNAL \RAM|ram_s~306_q\ : std_logic;
SIGNAL \RAM|ram_s~370feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~370_q\ : std_logic;
SIGNAL \RAM|ram_s~2571_combout\ : std_logic;
SIGNAL \RAM|ram_s~338feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~338_q\ : std_logic;
SIGNAL \RAM|ram_s~402_q\ : std_logic;
SIGNAL \RAM|ram_s~2572_combout\ : std_logic;
SIGNAL \RAM|ram_s~2575_combout\ : std_logic;
SIGNAL \RAM|ram_s~178feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~178_q\ : std_logic;
SIGNAL \RAM|ram_s~210feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~210_q\ : std_logic;
SIGNAL \RAM|ram_s~2569_combout\ : std_logic;
SIGNAL \RAM|ram_s~274_q\ : std_logic;
SIGNAL \RAM|ram_s~242feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~242_q\ : std_logic;
SIGNAL \RAM|ram_s~2570_combout\ : std_logic;
SIGNAL \RAM|ram_s~2578_combout\ : std_logic;
SIGNAL \RAM|ram_s~2579_combout\ : std_logic;
SIGNAL \RAM|ram_s~1650_q\ : std_logic;
SIGNAL \RAM|ram_s~1906feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1906_q\ : std_logic;
SIGNAL \RAM|ram_s~2580_combout\ : std_logic;
SIGNAL \RAM|ram_s~1778feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1778_q\ : std_logic;
SIGNAL \RAM|ram_s~2034_q\ : std_logic;
SIGNAL \RAM|ram_s~2581_combout\ : std_logic;
SIGNAL \RAM|ram_s~2066_q\ : std_logic;
SIGNAL \RAM|ram_s~1810feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1810_q\ : std_logic;
SIGNAL \RAM|ram_s~1682_q\ : std_logic;
SIGNAL \RAM|ram_s~2587_combout\ : std_logic;
SIGNAL \RAM|ram_s~1938_q\ : std_logic;
SIGNAL \RAM|ram_s~2588_combout\ : std_logic;
SIGNAL \RAM|ram_s~1874feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1874_q\ : std_logic;
SIGNAL \RAM|ram_s~2002_q\ : std_logic;
SIGNAL \RAM|ram_s~1618_q\ : std_logic;
SIGNAL \RAM|ram_s~1746feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1746_q\ : std_logic;
SIGNAL \RAM|ram_s~2582_combout\ : std_logic;
SIGNAL \RAM|ram_s~2583_combout\ : std_logic;
SIGNAL \RAM|ram_s~1714feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1714_q\ : std_logic;
SIGNAL \RAM|ram_s~1970_q\ : std_logic;
SIGNAL \RAM|ram_s~1586_q\ : std_logic;
SIGNAL \RAM|ram_s~1842feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1842_q\ : std_logic;
SIGNAL \RAM|ram_s~2584_combout\ : std_logic;
SIGNAL \RAM|ram_s~2585_combout\ : std_logic;
SIGNAL \RAM|ram_s~2586_combout\ : std_logic;
SIGNAL \RAM|ram_s~2589_combout\ : std_logic;
SIGNAL \RAM|ram_s~2590_combout\ : std_logic;
SIGNAL \RAM|ram_s~211feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~211_q\ : std_logic;
SIGNAL \RAM|ram_s~179_q\ : std_logic;
SIGNAL \RAM|ram_s~2611_combout\ : std_logic;
SIGNAL \RAM|ram_s~275_q\ : std_logic;
SIGNAL \RAM|ram_s~243feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~243_q\ : std_logic;
SIGNAL \RAM|ram_s~2612_combout\ : std_logic;
SIGNAL \RAM|ram_s~499feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~499_q\ : std_logic;
SIGNAL \RAM|ram_s~531_q\ : std_logic;
SIGNAL \RAM|ram_s~467feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~467_q\ : std_logic;
SIGNAL \RAM|ram_s~435_q\ : std_logic;
SIGNAL \RAM|ram_s~2618_combout\ : std_logic;
SIGNAL \RAM|ram_s~2619_combout\ : std_logic;
SIGNAL \RAM|ram_s~339feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~339_q\ : std_logic;
SIGNAL \RAM|ram_s~371feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~371_q\ : std_logic;
SIGNAL \RAM|ram_s~307_q\ : std_logic;
SIGNAL \RAM|ram_s~2613_combout\ : std_logic;
SIGNAL \RAM|ram_s~403_q\ : std_logic;
SIGNAL \RAM|ram_s~2614_combout\ : std_logic;
SIGNAL \RAM|ram_s~83feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~83_q\ : std_logic;
SIGNAL \RAM|ram_s~115_q\ : std_logic;
SIGNAL \RAM|ram_s~51_q\ : std_logic;
SIGNAL \RAM|ram_s~2615_combout\ : std_logic;
SIGNAL \RAM|ram_s~147_q\ : std_logic;
SIGNAL \RAM|ram_s~2616_combout\ : std_logic;
SIGNAL \RAM|ram_s~2617_combout\ : std_logic;
SIGNAL \RAM|ram_s~2620_combout\ : std_logic;
SIGNAL \RAM|ram_s~723feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~723_q\ : std_logic;
SIGNAL \RAM|ram_s~979_q\ : std_logic;
SIGNAL \RAM|ram_s~595_q\ : std_logic;
SIGNAL \RAM|ram_s~851feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~851_q\ : std_logic;
SIGNAL \RAM|ram_s~2601_combout\ : std_logic;
SIGNAL \RAM|ram_s~2602_combout\ : std_logic;
SIGNAL \RAM|ram_s~915feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~915_q\ : std_logic;
SIGNAL \RAM|ram_s~659_q\ : std_logic;
SIGNAL \RAM|ram_s~2608_combout\ : std_logic;
SIGNAL \RAM|ram_s~1043_q\ : std_logic;
SIGNAL \RAM|ram_s~787feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~787_q\ : std_logic;
SIGNAL \RAM|ram_s~2609_combout\ : std_logic;
SIGNAL \RAM|ram_s~819feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~819_q\ : std_logic;
SIGNAL \RAM|ram_s~947_q\ : std_logic;
SIGNAL \RAM|ram_s~563_q\ : std_logic;
SIGNAL \RAM|ram_s~691feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~691_q\ : std_logic;
SIGNAL \RAM|ram_s~2605_combout\ : std_logic;
SIGNAL \RAM|ram_s~2606_combout\ : std_logic;
SIGNAL \RAM|ram_s~755feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~755_q\ : std_logic;
SIGNAL \RAM|ram_s~627_q\ : std_logic;
SIGNAL \RAM|ram_s~2603_combout\ : std_logic;
SIGNAL \RAM|ram_s~1011_q\ : std_logic;
SIGNAL \RAM|ram_s~883feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~883_q\ : std_logic;
SIGNAL \RAM|ram_s~2604_combout\ : std_logic;
SIGNAL \RAM|ram_s~2607_combout\ : std_logic;
SIGNAL \RAM|ram_s~2610_combout\ : std_logic;
SIGNAL \RAM|ram_s~2621_combout\ : std_logic;
SIGNAL \RAM|ram_s~1107feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1107_q\ : std_logic;
SIGNAL \RAM|ram_s~1075_q\ : std_logic;
SIGNAL \RAM|ram_s~2595_combout\ : std_logic;
SIGNAL \RAM|ram_s~1171_q\ : std_logic;
SIGNAL \RAM|ram_s~1139feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1139_q\ : std_logic;
SIGNAL \RAM|ram_s~2596_combout\ : std_logic;
SIGNAL \RAM|ram_s~1235feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1235_q\ : std_logic;
SIGNAL \RAM|ram_s~1267feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1267_q\ : std_logic;
SIGNAL \RAM|ram_s~1203_q\ : std_logic;
SIGNAL \RAM|ram_s~2593_combout\ : std_logic;
SIGNAL \RAM|ram_s~1299_q\ : std_logic;
SIGNAL \RAM|ram_s~2594_combout\ : std_logic;
SIGNAL \RAM|ram_s~2597_combout\ : std_logic;
SIGNAL \RAM|ram_s~1331_q\ : std_logic;
SIGNAL \RAM|ram_s~1363feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1363_q\ : std_logic;
SIGNAL \RAM|ram_s~2591_combout\ : std_logic;
SIGNAL \RAM|ram_s~1427_q\ : std_logic;
SIGNAL \RAM|ram_s~1395feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1395_q\ : std_logic;
SIGNAL \RAM|ram_s~2592_combout\ : std_logic;
SIGNAL \RAM|ram_s~1491feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1491_q\ : std_logic;
SIGNAL \RAM|ram_s~1555_q\ : std_logic;
SIGNAL \RAM|ram_s~1459_q\ : std_logic;
SIGNAL \RAM|ram_s~1523feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1523_q\ : std_logic;
SIGNAL \RAM|ram_s~2598_combout\ : std_logic;
SIGNAL \RAM|ram_s~2599_combout\ : std_logic;
SIGNAL \RAM|ram_s~2600_combout\ : std_logic;
SIGNAL \RAM|ram_s~1779feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1779_q\ : std_logic;
SIGNAL \RAM|ram_s~2035_q\ : std_logic;
SIGNAL \RAM|ram_s~1651_q\ : std_logic;
SIGNAL \RAM|ram_s~1907feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1907_q\ : std_logic;
SIGNAL \RAM|ram_s~2622_combout\ : std_logic;
SIGNAL \RAM|ram_s~2623_combout\ : std_logic;
SIGNAL \RAM|ram_s~1875feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1875_q\ : std_logic;
SIGNAL \RAM|ram_s~2003_q\ : std_logic;
SIGNAL \RAM|ram_s~1747feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1747_q\ : std_logic;
SIGNAL \RAM|ram_s~1619_q\ : std_logic;
SIGNAL \RAM|ram_s~2624_combout\ : std_logic;
SIGNAL \RAM|ram_s~2625_combout\ : std_logic;
SIGNAL \RAM|ram_s~1587_q\ : std_logic;
SIGNAL \RAM|ram_s~1843feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1843_q\ : std_logic;
SIGNAL \RAM|ram_s~2626_combout\ : std_logic;
SIGNAL \RAM|ram_s~1715feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1715_q\ : std_logic;
SIGNAL \RAM|ram_s~1971_q\ : std_logic;
SIGNAL \RAM|ram_s~2627_combout\ : std_logic;
SIGNAL \RAM|ram_s~2628_combout\ : std_logic;
SIGNAL \RAM|ram_s~2067feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2067_q\ : std_logic;
SIGNAL \RAM|ram_s~1939_q\ : std_logic;
SIGNAL \RAM|ram_s~1683_q\ : std_logic;
SIGNAL \RAM|ram_s~1811feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1811_q\ : std_logic;
SIGNAL \RAM|ram_s~2629_combout\ : std_logic;
SIGNAL \RAM|ram_s~2630_combout\ : std_logic;
SIGNAL \RAM|ram_s~2631_combout\ : std_logic;
SIGNAL \RAM|ram_s~2632_combout\ : std_logic;
SIGNAL \RAM|ram_s~180_q\ : std_logic;
SIGNAL \RAM|ram_s~212feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~212_q\ : std_logic;
SIGNAL \RAM|ram_s~2653_combout\ : std_logic;
SIGNAL \RAM|ram_s~276_q\ : std_logic;
SIGNAL \RAM|ram_s~244feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~244_q\ : std_logic;
SIGNAL \RAM|ram_s~2654_combout\ : std_logic;
SIGNAL \RAM|ram_s~500feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~500_q\ : std_logic;
SIGNAL \RAM|ram_s~532_q\ : std_logic;
SIGNAL \RAM|ram_s~436_q\ : std_logic;
SIGNAL \RAM|ram_s~468feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~468_q\ : std_logic;
SIGNAL \RAM|ram_s~2660_combout\ : std_logic;
SIGNAL \RAM|ram_s~2661_combout\ : std_logic;
SIGNAL \RAM|ram_s~84feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~84_q\ : std_logic;
SIGNAL \RAM|ram_s~52_q\ : std_logic;
SIGNAL \RAM|ram_s~116feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~116_q\ : std_logic;
SIGNAL \RAM|ram_s~2657_combout\ : std_logic;
SIGNAL \RAM|ram_s~148_q\ : std_logic;
SIGNAL \RAM|ram_s~2658_combout\ : std_logic;
SIGNAL \RAM|ram_s~308_q\ : std_logic;
SIGNAL \RAM|ram_s~372feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~372_q\ : std_logic;
SIGNAL \RAM|ram_s~2655_combout\ : std_logic;
SIGNAL \RAM|ram_s~404_q\ : std_logic;
SIGNAL \RAM|ram_s~340feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~340_q\ : std_logic;
SIGNAL \RAM|ram_s~2656_combout\ : std_logic;
SIGNAL \RAM|ram_s~2659_combout\ : std_logic;
SIGNAL \RAM|ram_s~2662_combout\ : std_logic;
SIGNAL \RAM|ram_s~1332_q\ : std_logic;
SIGNAL \RAM|ram_s~1364feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1364_q\ : std_logic;
SIGNAL \RAM|ram_s~2643_combout\ : std_logic;
SIGNAL \RAM|ram_s~1428_q\ : std_logic;
SIGNAL \RAM|ram_s~1396feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1396_q\ : std_logic;
SIGNAL \RAM|ram_s~2644_combout\ : std_logic;
SIGNAL \RAM|ram_s~1524feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1524_q\ : std_logic;
SIGNAL \RAM|ram_s~1460_q\ : std_logic;
SIGNAL \RAM|ram_s~2650_combout\ : std_logic;
SIGNAL \RAM|ram_s~1556_q\ : std_logic;
SIGNAL \RAM|ram_s~1492feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1492_q\ : std_logic;
SIGNAL \RAM|ram_s~2651_combout\ : std_logic;
SIGNAL \RAM|ram_s~1204_q\ : std_logic;
SIGNAL \RAM|ram_s~1268feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1268_q\ : std_logic;
SIGNAL \RAM|ram_s~2645_combout\ : std_logic;
SIGNAL \RAM|ram_s~1300_q\ : std_logic;
SIGNAL \RAM|ram_s~1236feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1236_q\ : std_logic;
SIGNAL \RAM|ram_s~2646_combout\ : std_logic;
SIGNAL \RAM|ram_s~1076_q\ : std_logic;
SIGNAL \RAM|ram_s~1108feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1108_q\ : std_logic;
SIGNAL \RAM|ram_s~2647_combout\ : std_logic;
SIGNAL \RAM|ram_s~1172_q\ : std_logic;
SIGNAL \RAM|ram_s~1140feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1140_q\ : std_logic;
SIGNAL \RAM|ram_s~2648_combout\ : std_logic;
SIGNAL \RAM|ram_s~2649_combout\ : std_logic;
SIGNAL \RAM|ram_s~2652_combout\ : std_logic;
SIGNAL \RAM|ram_s~2663_combout\ : std_logic;
SIGNAL \RAM|ram_s~2068_q\ : std_logic;
SIGNAL \RAM|ram_s~1684_q\ : std_logic;
SIGNAL \RAM|ram_s~1812feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1812_q\ : std_logic;
SIGNAL \RAM|ram_s~2671_combout\ : std_logic;
SIGNAL \RAM|ram_s~1940_q\ : std_logic;
SIGNAL \RAM|ram_s~2672_combout\ : std_logic;
SIGNAL \RAM|ram_s~1588_q\ : std_logic;
SIGNAL \RAM|ram_s~1844feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1844_q\ : std_logic;
SIGNAL \RAM|ram_s~2668_combout\ : std_logic;
SIGNAL \RAM|ram_s~1716feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1716_q\ : std_logic;
SIGNAL \RAM|ram_s~1972_q\ : std_logic;
SIGNAL \RAM|ram_s~2669_combout\ : std_logic;
SIGNAL \RAM|ram_s~1748feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1748_q\ : std_logic;
SIGNAL \RAM|ram_s~1620_q\ : std_logic;
SIGNAL \RAM|ram_s~2666_combout\ : std_logic;
SIGNAL \RAM|ram_s~2004_q\ : std_logic;
SIGNAL \RAM|ram_s~1876feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1876_q\ : std_logic;
SIGNAL \RAM|ram_s~2667_combout\ : std_logic;
SIGNAL \RAM|ram_s~2670_combout\ : std_logic;
SIGNAL \RAM|ram_s~1652_q\ : std_logic;
SIGNAL \RAM|ram_s~1908feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1908_q\ : std_logic;
SIGNAL \RAM|ram_s~2664_combout\ : std_logic;
SIGNAL \RAM|ram_s~1780feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1780_q\ : std_logic;
SIGNAL \RAM|ram_s~2036_q\ : std_logic;
SIGNAL \RAM|ram_s~2665_combout\ : std_logic;
SIGNAL \RAM|ram_s~2673_combout\ : std_logic;
SIGNAL \RAM|ram_s~692feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~692_q\ : std_logic;
SIGNAL \RAM|ram_s~564_q\ : std_logic;
SIGNAL \RAM|ram_s~2637_combout\ : std_logic;
SIGNAL \RAM|ram_s~948_q\ : std_logic;
SIGNAL \RAM|ram_s~820feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~820_q\ : std_logic;
SIGNAL \RAM|ram_s~2638_combout\ : std_logic;
SIGNAL \RAM|ram_s~628_q\ : std_logic;
SIGNAL \RAM|ram_s~756feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~756_q\ : std_logic;
SIGNAL \RAM|ram_s~2635_combout\ : std_logic;
SIGNAL \RAM|ram_s~1012_q\ : std_logic;
SIGNAL \RAM|ram_s~884feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~884_q\ : std_logic;
SIGNAL \RAM|ram_s~2636_combout\ : std_logic;
SIGNAL \RAM|ram_s~2639_combout\ : std_logic;
SIGNAL \RAM|ram_s~724feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~724_q\ : std_logic;
SIGNAL \RAM|ram_s~980_q\ : std_logic;
SIGNAL \RAM|ram_s~852feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~852_q\ : std_logic;
SIGNAL \RAM|ram_s~596_q\ : std_logic;
SIGNAL \RAM|ram_s~2633_combout\ : std_logic;
SIGNAL \RAM|ram_s~2634_combout\ : std_logic;
SIGNAL \RAM|ram_s~660_q\ : std_logic;
SIGNAL \RAM|ram_s~916feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~916_q\ : std_logic;
SIGNAL \RAM|ram_s~2640_combout\ : std_logic;
SIGNAL \RAM|ram_s~1044_q\ : std_logic;
SIGNAL \RAM|ram_s~788feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~788_q\ : std_logic;
SIGNAL \RAM|ram_s~2641_combout\ : std_logic;
SIGNAL \RAM|ram_s~2642_combout\ : std_logic;
SIGNAL \RAM|ram_s~2674_combout\ : std_logic;
SIGNAL \RAM|ram_s~213feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~213_q\ : std_logic;
SIGNAL \RAM|ram_s~181_q\ : std_logic;
SIGNAL \RAM|ram_s~2695_combout\ : std_logic;
SIGNAL \RAM|ram_s~277_q\ : std_logic;
SIGNAL \RAM|ram_s~245feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~245_q\ : std_logic;
SIGNAL \RAM|ram_s~2696_combout\ : std_logic;
SIGNAL \RAM|ram_s~469feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~469_q\ : std_logic;
SIGNAL \RAM|ram_s~437_q\ : std_logic;
SIGNAL \RAM|ram_s~2702_combout\ : std_logic;
SIGNAL \RAM|ram_s~533_q\ : std_logic;
SIGNAL \RAM|ram_s~501feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~501_q\ : std_logic;
SIGNAL \RAM|ram_s~2703_combout\ : std_logic;
SIGNAL \RAM|ram_s~85feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~85_q\ : std_logic;
SIGNAL \RAM|ram_s~149_q\ : std_logic;
SIGNAL \RAM|ram_s~117_q\ : std_logic;
SIGNAL \RAM|ram_s~53_q\ : std_logic;
SIGNAL \RAM|ram_s~2699_combout\ : std_logic;
SIGNAL \RAM|ram_s~2700_combout\ : std_logic;
SIGNAL \RAM|ram_s~309_q\ : std_logic;
SIGNAL \RAM|ram_s~373feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~373_q\ : std_logic;
SIGNAL \RAM|ram_s~2697_combout\ : std_logic;
SIGNAL \RAM|ram_s~341feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~341_q\ : std_logic;
SIGNAL \RAM|ram_s~405_q\ : std_logic;
SIGNAL \RAM|ram_s~2698_combout\ : std_logic;
SIGNAL \RAM|ram_s~2701_combout\ : std_logic;
SIGNAL \RAM|ram_s~2704_combout\ : std_logic;
SIGNAL \RAM|ram_s~789feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~789_q\ : std_logic;
SIGNAL \RAM|ram_s~917feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~917_q\ : std_logic;
SIGNAL \RAM|ram_s~661_q\ : std_logic;
SIGNAL \RAM|ram_s~2692_combout\ : std_logic;
SIGNAL \RAM|ram_s~1045_q\ : std_logic;
SIGNAL \RAM|ram_s~2693_combout\ : std_logic;
SIGNAL \RAM|ram_s~597_q\ : std_logic;
SIGNAL \RAM|ram_s~853feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~853_q\ : std_logic;
SIGNAL \RAM|ram_s~2685_combout\ : std_logic;
SIGNAL \RAM|ram_s~725feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~725_q\ : std_logic;
SIGNAL \RAM|ram_s~981_q\ : std_logic;
SIGNAL \RAM|ram_s~2686_combout\ : std_logic;
SIGNAL \RAM|ram_s~757feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~757_q\ : std_logic;
SIGNAL \RAM|ram_s~629_q\ : std_logic;
SIGNAL \RAM|ram_s~2687_combout\ : std_logic;
SIGNAL \RAM|ram_s~885_q\ : std_logic;
SIGNAL \RAM|ram_s~1013feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1013_q\ : std_logic;
SIGNAL \RAM|ram_s~2688_combout\ : std_logic;
SIGNAL \RAM|ram_s~821feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~821_q\ : std_logic;
SIGNAL \RAM|ram_s~949_q\ : std_logic;
SIGNAL \RAM|ram_s~693feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~693_q\ : std_logic;
SIGNAL \RAM|ram_s~565_q\ : std_logic;
SIGNAL \RAM|ram_s~2689_combout\ : std_logic;
SIGNAL \RAM|ram_s~2690_combout\ : std_logic;
SIGNAL \RAM|ram_s~2691_combout\ : std_logic;
SIGNAL \RAM|ram_s~2694_combout\ : std_logic;
SIGNAL \RAM|ram_s~2705_combout\ : std_logic;
SIGNAL \RAM|ram_s~1653_q\ : std_logic;
SIGNAL \RAM|ram_s~1909feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1909_q\ : std_logic;
SIGNAL \RAM|ram_s~2706_combout\ : std_logic;
SIGNAL \RAM|ram_s~2037_q\ : std_logic;
SIGNAL \RAM|ram_s~1781feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1781_q\ : std_logic;
SIGNAL \RAM|ram_s~2707_combout\ : std_logic;
SIGNAL \RAM|ram_s~1813feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1813_q\ : std_logic;
SIGNAL \RAM|ram_s~1685_q\ : std_logic;
SIGNAL \RAM|ram_s~2713_combout\ : std_logic;
SIGNAL \RAM|ram_s~1941_q\ : std_logic;
SIGNAL \RAM|ram_s~2069_q\ : std_logic;
SIGNAL \RAM|ram_s~2714_combout\ : std_logic;
SIGNAL \RAM|ram_s~1877feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1877_q\ : std_logic;
SIGNAL \RAM|ram_s~2005_q\ : std_logic;
SIGNAL \RAM|ram_s~1749feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1749_q\ : std_logic;
SIGNAL \RAM|ram_s~1621_q\ : std_logic;
SIGNAL \RAM|ram_s~2708_combout\ : std_logic;
SIGNAL \RAM|ram_s~2709_combout\ : std_logic;
SIGNAL \RAM|ram_s~1717feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1717_q\ : std_logic;
SIGNAL \RAM|ram_s~1973_q\ : std_logic;
SIGNAL \RAM|ram_s~1589_q\ : std_logic;
SIGNAL \RAM|ram_s~1845feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1845_q\ : std_logic;
SIGNAL \RAM|ram_s~2710_combout\ : std_logic;
SIGNAL \RAM|ram_s~2711_combout\ : std_logic;
SIGNAL \RAM|ram_s~2712_combout\ : std_logic;
SIGNAL \RAM|ram_s~2715_combout\ : std_logic;
SIGNAL \RAM|ram_s~1397feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1397_q\ : std_logic;
SIGNAL \RAM|ram_s~1429_q\ : std_logic;
SIGNAL \RAM|ram_s~1333_q\ : std_logic;
SIGNAL \RAM|ram_s~1365feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1365_q\ : std_logic;
SIGNAL \RAM|ram_s~2675_combout\ : std_logic;
SIGNAL \RAM|ram_s~2676_combout\ : std_logic;
SIGNAL \RAM|ram_s~1269feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1269_q\ : std_logic;
SIGNAL \RAM|ram_s~1205_q\ : std_logic;
SIGNAL \RAM|ram_s~2677_combout\ : std_logic;
SIGNAL \RAM|ram_s~1301_q\ : std_logic;
SIGNAL \RAM|ram_s~1237feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1237_q\ : std_logic;
SIGNAL \RAM|ram_s~2678_combout\ : std_logic;
SIGNAL \RAM|ram_s~1141feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1141_q\ : std_logic;
SIGNAL \RAM|ram_s~1109_q\ : std_logic;
SIGNAL \RAM|ram_s~1077_q\ : std_logic;
SIGNAL \RAM|ram_s~2679_combout\ : std_logic;
SIGNAL \RAM|ram_s~1173_q\ : std_logic;
SIGNAL \RAM|ram_s~2680_combout\ : std_logic;
SIGNAL \RAM|ram_s~2681_combout\ : std_logic;
SIGNAL \RAM|ram_s~1461_q\ : std_logic;
SIGNAL \RAM|ram_s~1525feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1525_q\ : std_logic;
SIGNAL \RAM|ram_s~2682_combout\ : std_logic;
SIGNAL \RAM|ram_s~1557_q\ : std_logic;
SIGNAL \RAM|ram_s~1493feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1493_q\ : std_logic;
SIGNAL \RAM|ram_s~2683_combout\ : std_logic;
SIGNAL \RAM|ram_s~2684_combout\ : std_logic;
SIGNAL \RAM|ram_s~2716_combout\ : std_logic;
SIGNAL \RAM|ram_s~1110feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1110_q\ : std_logic;
SIGNAL \RAM|ram_s~1078_q\ : std_logic;
SIGNAL \RAM|ram_s~2731_combout\ : std_logic;
SIGNAL \RAM|ram_s~1142feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1142_q\ : std_logic;
SIGNAL \RAM|ram_s~1174_q\ : std_logic;
SIGNAL \RAM|ram_s~2732_combout\ : std_logic;
SIGNAL \RAM|ram_s~1270feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1270_q\ : std_logic;
SIGNAL \RAM|ram_s~1206_q\ : std_logic;
SIGNAL \RAM|ram_s~2729_combout\ : std_logic;
SIGNAL \RAM|ram_s~1238feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1238_q\ : std_logic;
SIGNAL \RAM|ram_s~1302_q\ : std_logic;
SIGNAL \RAM|ram_s~2730_combout\ : std_logic;
SIGNAL \RAM|ram_s~2733_combout\ : std_logic;
SIGNAL \RAM|ram_s~1494feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1494_q\ : std_logic;
SIGNAL \RAM|ram_s~1558_q\ : std_logic;
SIGNAL \RAM|ram_s~1526feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1526_q\ : std_logic;
SIGNAL \RAM|ram_s~1462_q\ : std_logic;
SIGNAL \RAM|ram_s~2734_combout\ : std_logic;
SIGNAL \RAM|ram_s~2735_combout\ : std_logic;
SIGNAL \RAM|ram_s~1398feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1398_q\ : std_logic;
SIGNAL \RAM|ram_s~1430_q\ : std_logic;
SIGNAL \RAM|ram_s~1366feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1366_q\ : std_logic;
SIGNAL \RAM|ram_s~1334_q\ : std_logic;
SIGNAL \RAM|ram_s~2727_combout\ : std_logic;
SIGNAL \RAM|ram_s~2728_combout\ : std_logic;
SIGNAL \RAM|ram_s~2736_combout\ : std_logic;
SIGNAL \RAM|ram_s~470feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~470_q\ : std_logic;
SIGNAL \RAM|ram_s~438_q\ : std_logic;
SIGNAL \RAM|ram_s~2744_combout\ : std_logic;
SIGNAL \RAM|ram_s~534_q\ : std_logic;
SIGNAL \RAM|ram_s~502feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~502_q\ : std_logic;
SIGNAL \RAM|ram_s~2745_combout\ : std_logic;
SIGNAL \RAM|ram_s~86feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~86_q\ : std_logic;
SIGNAL \RAM|ram_s~118_q\ : std_logic;
SIGNAL \RAM|ram_s~54_q\ : std_logic;
SIGNAL \RAM|ram_s~2741_combout\ : std_logic;
SIGNAL \RAM|ram_s~150_q\ : std_logic;
SIGNAL \RAM|ram_s~2742_combout\ : std_logic;
SIGNAL \RAM|ram_s~342feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~342_q\ : std_logic;
SIGNAL \RAM|ram_s~406_q\ : std_logic;
SIGNAL \RAM|ram_s~310_q\ : std_logic;
SIGNAL \RAM|ram_s~374feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~374_q\ : std_logic;
SIGNAL \RAM|ram_s~2739_combout\ : std_logic;
SIGNAL \RAM|ram_s~2740_combout\ : std_logic;
SIGNAL \RAM|ram_s~2743_combout\ : std_logic;
SIGNAL \RAM|ram_s~246feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~246_q\ : std_logic;
SIGNAL \RAM|ram_s~278_q\ : std_logic;
SIGNAL \RAM|ram_s~214feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~214_q\ : std_logic;
SIGNAL \RAM|ram_s~182_q\ : std_logic;
SIGNAL \RAM|ram_s~2737_combout\ : std_logic;
SIGNAL \RAM|ram_s~2738_combout\ : std_logic;
SIGNAL \RAM|ram_s~2746_combout\ : std_logic;
SIGNAL \RAM|ram_s~2747_combout\ : std_logic;
SIGNAL \RAM|ram_s~1622_q\ : std_logic;
SIGNAL \RAM|ram_s~1750feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1750_q\ : std_logic;
SIGNAL \RAM|ram_s~2750_combout\ : std_logic;
SIGNAL \RAM|ram_s~2006_q\ : std_logic;
SIGNAL \RAM|ram_s~1878feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1878_q\ : std_logic;
SIGNAL \RAM|ram_s~2751_combout\ : std_logic;
SIGNAL \RAM|ram_s~1718feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1718_q\ : std_logic;
SIGNAL \RAM|ram_s~1974_q\ : std_logic;
SIGNAL \RAM|ram_s~1590_q\ : std_logic;
SIGNAL \RAM|ram_s~1846feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1846_q\ : std_logic;
SIGNAL \RAM|ram_s~2752_combout\ : std_logic;
SIGNAL \RAM|ram_s~2753_combout\ : std_logic;
SIGNAL \RAM|ram_s~2754_combout\ : std_logic;
SIGNAL \RAM|ram_s~1814feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1814_q\ : std_logic;
SIGNAL \RAM|ram_s~1686_q\ : std_logic;
SIGNAL \RAM|ram_s~2755_combout\ : std_logic;
SIGNAL \RAM|ram_s~1942_q\ : std_logic;
SIGNAL \RAM|ram_s~2070feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2070_q\ : std_logic;
SIGNAL \RAM|ram_s~2756_combout\ : std_logic;
SIGNAL \RAM|ram_s~1654_q\ : std_logic;
SIGNAL \RAM|ram_s~1910feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1910_q\ : std_logic;
SIGNAL \RAM|ram_s~2748_combout\ : std_logic;
SIGNAL \RAM|ram_s~2038_q\ : std_logic;
SIGNAL \RAM|ram_s~1782feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1782_q\ : std_logic;
SIGNAL \RAM|ram_s~2749_combout\ : std_logic;
SIGNAL \RAM|ram_s~2757_combout\ : std_logic;
SIGNAL \RAM|ram_s~790feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~790_q\ : std_logic;
SIGNAL \RAM|ram_s~1046_q\ : std_logic;
SIGNAL \RAM|ram_s~918feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~918_q\ : std_logic;
SIGNAL \RAM|ram_s~662_q\ : std_logic;
SIGNAL \RAM|ram_s~2724_combout\ : std_logic;
SIGNAL \RAM|ram_s~2725_combout\ : std_logic;
SIGNAL \RAM|ram_s~886feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~886_q\ : std_logic;
SIGNAL \RAM|ram_s~1014_q\ : std_logic;
SIGNAL \RAM|ram_s~758feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~758_q\ : std_logic;
SIGNAL \RAM|ram_s~630_q\ : std_logic;
SIGNAL \RAM|ram_s~2719_combout\ : std_logic;
SIGNAL \RAM|ram_s~2720_combout\ : std_logic;
SIGNAL \RAM|ram_s~822feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~822_q\ : std_logic;
SIGNAL \RAM|ram_s~950_q\ : std_logic;
SIGNAL \RAM|ram_s~694feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~694_q\ : std_logic;
SIGNAL \RAM|ram_s~566_q\ : std_logic;
SIGNAL \RAM|ram_s~2721_combout\ : std_logic;
SIGNAL \RAM|ram_s~2722_combout\ : std_logic;
SIGNAL \RAM|ram_s~2723_combout\ : std_logic;
SIGNAL \RAM|ram_s~598_q\ : std_logic;
SIGNAL \RAM|ram_s~854feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~854_q\ : std_logic;
SIGNAL \RAM|ram_s~2717_combout\ : std_logic;
SIGNAL \RAM|ram_s~982_q\ : std_logic;
SIGNAL \RAM|ram_s~726feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~726_q\ : std_logic;
SIGNAL \RAM|ram_s~2718_combout\ : std_logic;
SIGNAL \RAM|ram_s~2726_combout\ : std_logic;
SIGNAL \RAM|ram_s~2758_combout\ : std_logic;
SIGNAL \RAM|ram_s~1527feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1527_q\ : std_logic;
SIGNAL \RAM|ram_s~1463_q\ : std_logic;
SIGNAL \RAM|ram_s~2766_combout\ : std_logic;
SIGNAL \RAM|ram_s~1559_q\ : std_logic;
SIGNAL \RAM|ram_s~1495feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1495_q\ : std_logic;
SIGNAL \RAM|ram_s~2767_combout\ : std_logic;
SIGNAL \RAM|ram_s~1143feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1143_q\ : std_logic;
SIGNAL \RAM|ram_s~1111feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1111_q\ : std_logic;
SIGNAL \RAM|ram_s~1079_q\ : std_logic;
SIGNAL \RAM|ram_s~2763_combout\ : std_logic;
SIGNAL \RAM|ram_s~1175_q\ : std_logic;
SIGNAL \RAM|ram_s~2764_combout\ : std_logic;
SIGNAL \RAM|ram_s~1271feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1271_q\ : std_logic;
SIGNAL \RAM|ram_s~1207_q\ : std_logic;
SIGNAL \RAM|ram_s~2761_combout\ : std_logic;
SIGNAL \RAM|ram_s~1303_q\ : std_logic;
SIGNAL \RAM|ram_s~1239feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1239_q\ : std_logic;
SIGNAL \RAM|ram_s~2762_combout\ : std_logic;
SIGNAL \RAM|ram_s~2765_combout\ : std_logic;
SIGNAL \RAM|ram_s~1335_q\ : std_logic;
SIGNAL \RAM|ram_s~1367feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1367_q\ : std_logic;
SIGNAL \RAM|ram_s~2759_combout\ : std_logic;
SIGNAL \RAM|ram_s~1399_q\ : std_logic;
SIGNAL \RAM|ram_s~1431_q\ : std_logic;
SIGNAL \RAM|ram_s~2760_combout\ : std_logic;
SIGNAL \RAM|ram_s~2768_combout\ : std_logic;
SIGNAL \RAM|ram_s~887feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~887_q\ : std_logic;
SIGNAL \RAM|ram_s~1015_q\ : std_logic;
SIGNAL \RAM|ram_s~631_q\ : std_logic;
SIGNAL \RAM|ram_s~759feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~759_q\ : std_logic;
SIGNAL \RAM|ram_s~2771_combout\ : std_logic;
SIGNAL \RAM|ram_s~2772_combout\ : std_logic;
SIGNAL \RAM|ram_s~567_q\ : std_logic;
SIGNAL \RAM|ram_s~695feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~695_q\ : std_logic;
SIGNAL \RAM|ram_s~2773_combout\ : std_logic;
SIGNAL \RAM|ram_s~823feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~823_q\ : std_logic;
SIGNAL \RAM|ram_s~951_q\ : std_logic;
SIGNAL \RAM|ram_s~2774_combout\ : std_logic;
SIGNAL \RAM|ram_s~2775_combout\ : std_logic;
SIGNAL \RAM|ram_s~727feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~727_q\ : std_logic;
SIGNAL \RAM|ram_s~599_q\ : std_logic;
SIGNAL \RAM|ram_s~855feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~855_q\ : std_logic;
SIGNAL \RAM|ram_s~2769_combout\ : std_logic;
SIGNAL \RAM|ram_s~983_q\ : std_logic;
SIGNAL \RAM|ram_s~2770_combout\ : std_logic;
SIGNAL \RAM|ram_s~919_q\ : std_logic;
SIGNAL \RAM|ram_s~663_q\ : std_logic;
SIGNAL \RAM|ram_s~2776_combout\ : std_logic;
SIGNAL \RAM|ram_s~1047_q\ : std_logic;
SIGNAL \RAM|ram_s~791feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~791_q\ : std_logic;
SIGNAL \RAM|ram_s~2777_combout\ : std_logic;
SIGNAL \RAM|ram_s~2778_combout\ : std_logic;
SIGNAL \RAM|ram_s~183_q\ : std_logic;
SIGNAL \RAM|ram_s~215feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~215_q\ : std_logic;
SIGNAL \RAM|ram_s~2779_combout\ : std_logic;
SIGNAL \RAM|ram_s~279_q\ : std_logic;
SIGNAL \RAM|ram_s~247feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~247_q\ : std_logic;
SIGNAL \RAM|ram_s~2780_combout\ : std_logic;
SIGNAL \RAM|ram_s~343feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~343_q\ : std_logic;
SIGNAL \RAM|ram_s~407_q\ : std_logic;
SIGNAL \RAM|ram_s~311_q\ : std_logic;
SIGNAL \RAM|ram_s~375feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~375_q\ : std_logic;
SIGNAL \RAM|ram_s~2781_combout\ : std_logic;
SIGNAL \RAM|ram_s~2782_combout\ : std_logic;
SIGNAL \RAM|ram_s~55_q\ : std_logic;
SIGNAL \RAM|ram_s~119_q\ : std_logic;
SIGNAL \RAM|ram_s~2783_combout\ : std_logic;
SIGNAL \RAM|ram_s~151_q\ : std_logic;
SIGNAL \RAM|ram_s~87feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~87_q\ : std_logic;
SIGNAL \RAM|ram_s~2784_combout\ : std_logic;
SIGNAL \RAM|ram_s~2785_combout\ : std_logic;
SIGNAL \RAM|ram_s~471feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~471_q\ : std_logic;
SIGNAL \RAM|ram_s~439_q\ : std_logic;
SIGNAL \RAM|ram_s~2786_combout\ : std_logic;
SIGNAL \RAM|ram_s~535_q\ : std_logic;
SIGNAL \RAM|ram_s~503feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~503_q\ : std_logic;
SIGNAL \RAM|ram_s~2787_combout\ : std_logic;
SIGNAL \RAM|ram_s~2788_combout\ : std_logic;
SIGNAL \RAM|ram_s~2789_combout\ : std_logic;
SIGNAL \RAM|ram_s~1655_q\ : std_logic;
SIGNAL \RAM|ram_s~1911feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1911_q\ : std_logic;
SIGNAL \RAM|ram_s~2790_combout\ : std_logic;
SIGNAL \RAM|ram_s~2039_q\ : std_logic;
SIGNAL \RAM|ram_s~1783feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1783_q\ : std_logic;
SIGNAL \RAM|ram_s~2791_combout\ : std_logic;
SIGNAL \RAM|ram_s~1751feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1751_q\ : std_logic;
SIGNAL \RAM|ram_s~1623_q\ : std_logic;
SIGNAL \RAM|ram_s~2792_combout\ : std_logic;
SIGNAL \RAM|ram_s~2007_q\ : std_logic;
SIGNAL \RAM|ram_s~1879feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1879_q\ : std_logic;
SIGNAL \RAM|ram_s~2793_combout\ : std_logic;
SIGNAL \RAM|ram_s~1591_q\ : std_logic;
SIGNAL \RAM|ram_s~1847feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1847_q\ : std_logic;
SIGNAL \RAM|ram_s~2794_combout\ : std_logic;
SIGNAL \RAM|ram_s~1975_q\ : std_logic;
SIGNAL \RAM|ram_s~1719feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1719_q\ : std_logic;
SIGNAL \RAM|ram_s~2795_combout\ : std_logic;
SIGNAL \RAM|ram_s~2796_combout\ : std_logic;
SIGNAL \RAM|ram_s~1815feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1815_q\ : std_logic;
SIGNAL \RAM|ram_s~1687_q\ : std_logic;
SIGNAL \RAM|ram_s~2797_combout\ : std_logic;
SIGNAL \RAM|ram_s~1943_q\ : std_logic;
SIGNAL \RAM|ram_s~2071feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2071_q\ : std_logic;
SIGNAL \RAM|ram_s~2798_combout\ : std_logic;
SIGNAL \RAM|ram_s~2799_combout\ : std_logic;
SIGNAL \RAM|ram_s~2800_combout\ : std_logic;
SIGNAL \RAM|ram_s~1432feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1432_q\ : std_logic;
SIGNAL \RAM|ram_s~1944_q\ : std_logic;
SIGNAL \RAM|ram_s~408_q\ : std_logic;
SIGNAL \RAM|ram_s~920feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~920_q\ : std_logic;
SIGNAL \RAM|ram_s~2832_combout\ : std_logic;
SIGNAL \RAM|ram_s~2833_combout\ : std_logic;
SIGNAL \RAM|ram_s~1176_q\ : std_logic;
SIGNAL \RAM|ram_s~152_q\ : std_logic;
SIGNAL \RAM|ram_s~664_q\ : std_logic;
SIGNAL \RAM|ram_s~2836_combout\ : std_logic;
SIGNAL \RAM|ram_s~1688_q\ : std_logic;
SIGNAL \RAM|ram_s~2837_combout\ : std_logic;
SIGNAL \RAM|ram_s~1304feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1304_q\ : std_logic;
SIGNAL \RAM|ram_s~280_q\ : std_logic;
SIGNAL \RAM|ram_s~2834_combout\ : std_logic;
SIGNAL \RAM|ram_s~1816_q\ : std_logic;
SIGNAL \RAM|ram_s~792feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~792_q\ : std_logic;
SIGNAL \RAM|ram_s~2835_combout\ : std_logic;
SIGNAL \RAM|ram_s~2838_combout\ : std_logic;
SIGNAL \RAM|ram_s~2072feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2072_q\ : std_logic;
SIGNAL \RAM|ram_s~1048_q\ : std_logic;
SIGNAL \RAM|ram_s~536_q\ : std_logic;
SIGNAL \RAM|ram_s~1560feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1560_q\ : std_logic;
SIGNAL \RAM|ram_s~2839_combout\ : std_logic;
SIGNAL \RAM|ram_s~2840_combout\ : std_logic;
SIGNAL \RAM|ram_s~2841_combout\ : std_logic;
SIGNAL \RAM|ram_s~984feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~984_q\ : std_logic;
SIGNAL \RAM|ram_s~2008_q\ : std_logic;
SIGNAL \RAM|ram_s~472_q\ : std_logic;
SIGNAL \RAM|ram_s~1496feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1496_q\ : std_logic;
SIGNAL \RAM|ram_s~2818_combout\ : std_logic;
SIGNAL \RAM|ram_s~2819_combout\ : std_logic;
SIGNAL \RAM|ram_s~1368feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1368_q\ : std_logic;
SIGNAL \RAM|ram_s~1880_q\ : std_logic;
SIGNAL \RAM|ram_s~344_q\ : std_logic;
SIGNAL \RAM|ram_s~856feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~856_q\ : std_logic;
SIGNAL \RAM|ram_s~2811_combout\ : std_logic;
SIGNAL \RAM|ram_s~2812_combout\ : std_logic;
SIGNAL \RAM|ram_s~1240feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1240_q\ : std_logic;
SIGNAL \RAM|ram_s~216_q\ : std_logic;
SIGNAL \RAM|ram_s~2813_combout\ : std_logic;
SIGNAL \RAM|ram_s~1752_q\ : std_logic;
SIGNAL \RAM|ram_s~728feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~728_q\ : std_logic;
SIGNAL \RAM|ram_s~2814_combout\ : std_logic;
SIGNAL \RAM|ram_s~1112feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1112_q\ : std_logic;
SIGNAL \RAM|ram_s~1624_q\ : std_logic;
SIGNAL \RAM|ram_s~600feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~600_q\ : std_logic;
SIGNAL \RAM|ram_s~88_q\ : std_logic;
SIGNAL \RAM|ram_s~2815_combout\ : std_logic;
SIGNAL \RAM|ram_s~2816_combout\ : std_logic;
SIGNAL \RAM|ram_s~2817_combout\ : std_logic;
SIGNAL \RAM|ram_s~2820_combout\ : std_logic;
SIGNAL \RAM|ram_s~952feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~952_q\ : std_logic;
SIGNAL \RAM|ram_s~1464feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1464_q\ : std_logic;
SIGNAL \RAM|ram_s~440_q\ : std_logic;
SIGNAL \RAM|ram_s~2828_combout\ : std_logic;
SIGNAL \RAM|ram_s~1976_q\ : std_logic;
SIGNAL \RAM|ram_s~2829_combout\ : std_logic;
SIGNAL \RAM|ram_s~696feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~696_q\ : std_logic;
SIGNAL \RAM|ram_s~1720_q\ : std_logic;
SIGNAL \RAM|ram_s~1208feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1208_q\ : std_logic;
SIGNAL \RAM|ram_s~184_q\ : std_logic;
SIGNAL \RAM|ram_s~2821_combout\ : std_logic;
SIGNAL \RAM|ram_s~2822_combout\ : std_logic;
SIGNAL \RAM|ram_s~824feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~824_q\ : std_logic;
SIGNAL \RAM|ram_s~312_q\ : std_logic;
SIGNAL \RAM|ram_s~2823_combout\ : std_logic;
SIGNAL \RAM|ram_s~1848_q\ : std_logic;
SIGNAL \RAM|ram_s~1336feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1336_q\ : std_logic;
SIGNAL \RAM|ram_s~2824_combout\ : std_logic;
SIGNAL \RAM|ram_s~56_q\ : std_logic;
SIGNAL \RAM|ram_s~568feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~568_q\ : std_logic;
SIGNAL \RAM|ram_s~2825_combout\ : std_logic;
SIGNAL \RAM|ram_s~1080feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1080_q\ : std_logic;
SIGNAL \RAM|ram_s~1592_q\ : std_logic;
SIGNAL \RAM|ram_s~2826_combout\ : std_logic;
SIGNAL \RAM|ram_s~2827_combout\ : std_logic;
SIGNAL \RAM|ram_s~2830_combout\ : std_logic;
SIGNAL \RAM|ram_s~2831_combout\ : std_logic;
SIGNAL \RAM|ram_s~1272feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1272_q\ : std_logic;
SIGNAL \RAM|ram_s~248_q\ : std_logic;
SIGNAL \RAM|ram_s~2801_combout\ : std_logic;
SIGNAL \RAM|ram_s~1784_q\ : std_logic;
SIGNAL \RAM|ram_s~760_q\ : std_logic;
SIGNAL \RAM|ram_s~2802_combout\ : std_logic;
SIGNAL \RAM|ram_s~1144feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1144_q\ : std_logic;
SIGNAL \RAM|ram_s~1656_q\ : std_logic;
SIGNAL \RAM|ram_s~632feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~632_q\ : std_logic;
SIGNAL \RAM|ram_s~120_q\ : std_logic;
SIGNAL \RAM|ram_s~2805_combout\ : std_logic;
SIGNAL \RAM|ram_s~2806_combout\ : std_logic;
SIGNAL \RAM|ram_s~888feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~888_q\ : std_logic;
SIGNAL \RAM|ram_s~376_q\ : std_logic;
SIGNAL \RAM|ram_s~2803_combout\ : std_logic;
SIGNAL \RAM|ram_s~1912_q\ : std_logic;
SIGNAL \RAM|ram_s~1400feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1400_q\ : std_logic;
SIGNAL \RAM|ram_s~2804_combout\ : std_logic;
SIGNAL \RAM|ram_s~2807_combout\ : std_logic;
SIGNAL \RAM|ram_s~1016feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1016_q\ : std_logic;
SIGNAL \RAM|ram_s~2040_q\ : std_logic;
SIGNAL \RAM|ram_s~504_q\ : std_logic;
SIGNAL \RAM|ram_s~1528feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1528_q\ : std_logic;
SIGNAL \RAM|ram_s~2808_combout\ : std_logic;
SIGNAL \RAM|ram_s~2809_combout\ : std_logic;
SIGNAL \RAM|ram_s~2810_combout\ : std_logic;
SIGNAL \RAM|ram_s~2842_combout\ : std_logic;
SIGNAL \RAM|ram_s~1113_q\ : std_logic;
SIGNAL \RAM|ram_s~89_q\ : std_logic;
SIGNAL \RAM|ram_s~2863_combout\ : std_logic;
SIGNAL \RAM|ram_s~1625_q\ : std_logic;
SIGNAL \RAM|ram_s~601feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~601_q\ : std_logic;
SIGNAL \RAM|ram_s~2864_combout\ : std_logic;
SIGNAL \RAM|ram_s~633feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~633_q\ : std_logic;
SIGNAL \RAM|ram_s~121_q\ : std_logic;
SIGNAL \RAM|ram_s~2865_combout\ : std_logic;
SIGNAL \RAM|ram_s~1657_q\ : std_logic;
SIGNAL \RAM|ram_s~1145feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1145_q\ : std_logic;
SIGNAL \RAM|ram_s~2866_combout\ : std_logic;
SIGNAL \RAM|ram_s~57_q\ : std_logic;
SIGNAL \RAM|ram_s~569feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~569_q\ : std_logic;
SIGNAL \RAM|ram_s~2867_combout\ : std_logic;
SIGNAL \RAM|ram_s~1593_q\ : std_logic;
SIGNAL \RAM|ram_s~1081feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1081_q\ : std_logic;
SIGNAL \RAM|ram_s~2868_combout\ : std_logic;
SIGNAL \RAM|ram_s~2869_combout\ : std_logic;
SIGNAL \RAM|ram_s~153_q\ : std_logic;
SIGNAL \RAM|ram_s~1177feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1177_q\ : std_logic;
SIGNAL \RAM|ram_s~2870_combout\ : std_logic;
SIGNAL \RAM|ram_s~665feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~665_q\ : std_logic;
SIGNAL \RAM|ram_s~1689_q\ : std_logic;
SIGNAL \RAM|ram_s~2871_combout\ : std_logic;
SIGNAL \RAM|ram_s~2872_combout\ : std_logic;
SIGNAL \RAM|ram_s~249_q\ : std_logic;
SIGNAL \RAM|ram_s~761feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~761_q\ : std_logic;
SIGNAL \RAM|ram_s~2853_combout\ : std_logic;
SIGNAL \RAM|ram_s~1273feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1273_q\ : std_logic;
SIGNAL \RAM|ram_s~1785_q\ : std_logic;
SIGNAL \RAM|ram_s~2854_combout\ : std_logic;
SIGNAL \RAM|ram_s~1209feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1209_q\ : std_logic;
SIGNAL \RAM|ram_s~185_q\ : std_logic;
SIGNAL \RAM|ram_s~697feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~697_q\ : std_logic;
SIGNAL \RAM|ram_s~2857_combout\ : std_logic;
SIGNAL \RAM|ram_s~1721_q\ : std_logic;
SIGNAL \RAM|ram_s~2858_combout\ : std_logic;
SIGNAL \RAM|ram_s~729feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~729_q\ : std_logic;
SIGNAL \RAM|ram_s~1753_q\ : std_logic;
SIGNAL \RAM|ram_s~217_q\ : std_logic;
SIGNAL \RAM|ram_s~1241feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1241_q\ : std_logic;
SIGNAL \RAM|ram_s~2855_combout\ : std_logic;
SIGNAL \RAM|ram_s~2856_combout\ : std_logic;
SIGNAL \RAM|ram_s~2859_combout\ : std_logic;
SIGNAL \RAM|ram_s~1305feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1305_q\ : std_logic;
SIGNAL \RAM|ram_s~281_q\ : std_logic;
SIGNAL \RAM|ram_s~2860_combout\ : std_logic;
SIGNAL \RAM|ram_s~1817_q\ : std_logic;
SIGNAL \RAM|ram_s~793feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~793_q\ : std_logic;
SIGNAL \RAM|ram_s~2861_combout\ : std_logic;
SIGNAL \RAM|ram_s~2862_combout\ : std_logic;
SIGNAL \RAM|ram_s~2873_combout\ : std_logic;
SIGNAL \RAM|ram_s~1433feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1433_q\ : std_logic;
SIGNAL \RAM|ram_s~409_q\ : std_logic;
SIGNAL \RAM|ram_s~2850_combout\ : std_logic;
SIGNAL \RAM|ram_s~921feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~921_q\ : std_logic;
SIGNAL \RAM|ram_s~1945_q\ : std_logic;
SIGNAL \RAM|ram_s~2851_combout\ : std_logic;
SIGNAL \RAM|ram_s~1369feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1369_q\ : std_logic;
SIGNAL \RAM|ram_s~345_q\ : std_logic;
SIGNAL \RAM|ram_s~2843_combout\ : std_logic;
SIGNAL \RAM|ram_s~1881_q\ : std_logic;
SIGNAL \RAM|ram_s~857feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~857_q\ : std_logic;
SIGNAL \RAM|ram_s~2844_combout\ : std_logic;
SIGNAL \RAM|ram_s~889feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~889_q\ : std_logic;
SIGNAL \RAM|ram_s~377_q\ : std_logic;
SIGNAL \RAM|ram_s~2845_combout\ : std_logic;
SIGNAL \RAM|ram_s~1913_q\ : std_logic;
SIGNAL \RAM|ram_s~1401feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1401_q\ : std_logic;
SIGNAL \RAM|ram_s~2846_combout\ : std_logic;
SIGNAL \RAM|ram_s~313_q\ : std_logic;
SIGNAL \RAM|ram_s~825feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~825_q\ : std_logic;
SIGNAL \RAM|ram_s~2847_combout\ : std_logic;
SIGNAL \RAM|ram_s~1849_q\ : std_logic;
SIGNAL \RAM|ram_s~1337feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1337_q\ : std_logic;
SIGNAL \RAM|ram_s~2848_combout\ : std_logic;
SIGNAL \RAM|ram_s~2849_combout\ : std_logic;
SIGNAL \RAM|ram_s~2852_combout\ : std_logic;
SIGNAL \RAM|ram_s~1017feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1017_q\ : std_logic;
SIGNAL \RAM|ram_s~505_q\ : std_logic;
SIGNAL \RAM|ram_s~2874_combout\ : std_logic;
SIGNAL \RAM|ram_s~2041_q\ : std_logic;
SIGNAL \RAM|ram_s~1529feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1529_q\ : std_logic;
SIGNAL \RAM|ram_s~2875_combout\ : std_logic;
SIGNAL \RAM|ram_s~1561feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1561_q\ : std_logic;
SIGNAL \RAM|ram_s~537_q\ : std_logic;
SIGNAL \RAM|ram_s~2881_combout\ : std_logic;
SIGNAL \RAM|ram_s~1049_q\ : std_logic;
SIGNAL \RAM|ram_s~2073_q\ : std_logic;
SIGNAL \RAM|ram_s~2882_combout\ : std_logic;
SIGNAL \RAM|ram_s~953feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~953_q\ : std_logic;
SIGNAL \RAM|ram_s~441_q\ : std_logic;
SIGNAL \RAM|ram_s~2878_combout\ : std_logic;
SIGNAL \RAM|ram_s~1977_q\ : std_logic;
SIGNAL \RAM|ram_s~1465feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1465_q\ : std_logic;
SIGNAL \RAM|ram_s~2879_combout\ : std_logic;
SIGNAL \RAM|ram_s~473_q\ : std_logic;
SIGNAL \RAM|ram_s~1497feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1497_q\ : std_logic;
SIGNAL \RAM|ram_s~2876_combout\ : std_logic;
SIGNAL \RAM|ram_s~2009_q\ : std_logic;
SIGNAL \RAM|ram_s~985feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~985_q\ : std_logic;
SIGNAL \RAM|ram_s~2877_combout\ : std_logic;
SIGNAL \RAM|ram_s~2880_combout\ : std_logic;
SIGNAL \RAM|ram_s~2883_combout\ : std_logic;
SIGNAL \RAM|ram_s~2884_combout\ : std_logic;
SIGNAL \RAM|ram_s~1786feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1786_q\ : std_logic;
SIGNAL \RAM|ram_s~1914feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1914_q\ : std_logic;
SIGNAL \RAM|ram_s~1658_q\ : std_logic;
SIGNAL \RAM|ram_s~2916_combout\ : std_logic;
SIGNAL \RAM|ram_s~2042_q\ : std_logic;
SIGNAL \RAM|ram_s~2917_combout\ : std_logic;
SIGNAL \RAM|ram_s~1626_q\ : std_logic;
SIGNAL \RAM|ram_s~1754feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1754_q\ : std_logic;
SIGNAL \RAM|ram_s~2918_combout\ : std_logic;
SIGNAL \RAM|ram_s~1882feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1882_q\ : std_logic;
SIGNAL \RAM|ram_s~2010_q\ : std_logic;
SIGNAL \RAM|ram_s~2919_combout\ : std_logic;
SIGNAL \RAM|ram_s~1722feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1722_q\ : std_logic;
SIGNAL \RAM|ram_s~1978_q\ : std_logic;
SIGNAL \RAM|ram_s~1850feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1850_q\ : std_logic;
SIGNAL \RAM|ram_s~1594_q\ : std_logic;
SIGNAL \RAM|ram_s~2920_combout\ : std_logic;
SIGNAL \RAM|ram_s~2921_combout\ : std_logic;
SIGNAL \RAM|ram_s~2922_combout\ : std_logic;
SIGNAL \RAM|ram_s~1690_q\ : std_logic;
SIGNAL \RAM|ram_s~1818feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1818_q\ : std_logic;
SIGNAL \RAM|ram_s~2923_combout\ : std_logic;
SIGNAL \RAM|ram_s~2074_q\ : std_logic;
SIGNAL \RAM|ram_s~1946_q\ : std_logic;
SIGNAL \RAM|ram_s~2924_combout\ : std_logic;
SIGNAL \RAM|ram_s~2925_combout\ : std_logic;
SIGNAL \RAM|ram_s~794feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~794_q\ : std_logic;
SIGNAL \RAM|ram_s~1050_q\ : std_logic;
SIGNAL \RAM|ram_s~922feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~922_q\ : std_logic;
SIGNAL \RAM|ram_s~666_q\ : std_logic;
SIGNAL \RAM|ram_s~2892_combout\ : std_logic;
SIGNAL \RAM|ram_s~2893_combout\ : std_logic;
SIGNAL \RAM|ram_s~826feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~826_q\ : std_logic;
SIGNAL \RAM|ram_s~954feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~954_q\ : std_logic;
SIGNAL \RAM|ram_s~698feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~698_q\ : std_logic;
SIGNAL \RAM|ram_s~570_q\ : std_logic;
SIGNAL \RAM|ram_s~2889_combout\ : std_logic;
SIGNAL \RAM|ram_s~2890_combout\ : std_logic;
SIGNAL \RAM|ram_s~890feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~890_q\ : std_logic;
SIGNAL \RAM|ram_s~1018_q\ : std_logic;
SIGNAL \RAM|ram_s~762feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~762_q\ : std_logic;
SIGNAL \RAM|ram_s~634_q\ : std_logic;
SIGNAL \RAM|ram_s~2887_combout\ : std_logic;
SIGNAL \RAM|ram_s~2888_combout\ : std_logic;
SIGNAL \RAM|ram_s~2891_combout\ : std_logic;
SIGNAL \RAM|ram_s~730feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~730_q\ : std_logic;
SIGNAL \RAM|ram_s~986_q\ : std_logic;
SIGNAL \RAM|ram_s~858feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~858_q\ : std_logic;
SIGNAL \RAM|ram_s~602_q\ : std_logic;
SIGNAL \RAM|ram_s~2885_combout\ : std_logic;
SIGNAL \RAM|ram_s~2886_combout\ : std_logic;
SIGNAL \RAM|ram_s~2894_combout\ : std_logic;
SIGNAL \RAM|ram_s~1402feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1402_q\ : std_logic;
SIGNAL \RAM|ram_s~1434_q\ : std_logic;
SIGNAL \RAM|ram_s~1338_q\ : std_logic;
SIGNAL \RAM|ram_s~1370_q\ : std_logic;
SIGNAL \RAM|ram_s~2895_combout\ : std_logic;
SIGNAL \RAM|ram_s~2896_combout\ : std_logic;
SIGNAL \RAM|ram_s~1498feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1498_q\ : std_logic;
SIGNAL \RAM|ram_s~1562_q\ : std_logic;
SIGNAL \RAM|ram_s~1530feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1530_q\ : std_logic;
SIGNAL \RAM|ram_s~1466_q\ : std_logic;
SIGNAL \RAM|ram_s~2902_combout\ : std_logic;
SIGNAL \RAM|ram_s~2903_combout\ : std_logic;
SIGNAL \RAM|ram_s~1210_q\ : std_logic;
SIGNAL \RAM|ram_s~1274feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1274_q\ : std_logic;
SIGNAL \RAM|ram_s~2897_combout\ : std_logic;
SIGNAL \RAM|ram_s~1306_q\ : std_logic;
SIGNAL \RAM|ram_s~1242feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1242_q\ : std_logic;
SIGNAL \RAM|ram_s~2898_combout\ : std_logic;
SIGNAL \RAM|ram_s~1082_q\ : std_logic;
SIGNAL \RAM|ram_s~1114feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1114_q\ : std_logic;
SIGNAL \RAM|ram_s~2899_combout\ : std_logic;
SIGNAL \RAM|ram_s~1178_q\ : std_logic;
SIGNAL \RAM|ram_s~1146feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1146_q\ : std_logic;
SIGNAL \RAM|ram_s~2900_combout\ : std_logic;
SIGNAL \RAM|ram_s~2901_combout\ : std_logic;
SIGNAL \RAM|ram_s~2904_combout\ : std_logic;
SIGNAL \RAM|ram_s~250feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~250_q\ : std_logic;
SIGNAL \RAM|ram_s~218feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~218_q\ : std_logic;
SIGNAL \RAM|ram_s~186_q\ : std_logic;
SIGNAL \RAM|ram_s~2905_combout\ : std_logic;
SIGNAL \RAM|ram_s~282_q\ : std_logic;
SIGNAL \RAM|ram_s~2906_combout\ : std_logic;
SIGNAL \RAM|ram_s~474feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~474_q\ : std_logic;
SIGNAL \RAM|ram_s~442_q\ : std_logic;
SIGNAL \RAM|ram_s~2912_combout\ : std_logic;
SIGNAL \RAM|ram_s~538_q\ : std_logic;
SIGNAL \RAM|ram_s~506feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~506_q\ : std_logic;
SIGNAL \RAM|ram_s~2913_combout\ : std_logic;
SIGNAL \RAM|ram_s~346feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~346_q\ : std_logic;
SIGNAL \RAM|ram_s~314_q\ : std_logic;
SIGNAL \RAM|ram_s~378feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~378_q\ : std_logic;
SIGNAL \RAM|ram_s~2907_combout\ : std_logic;
SIGNAL \RAM|ram_s~410_q\ : std_logic;
SIGNAL \RAM|ram_s~2908_combout\ : std_logic;
SIGNAL \RAM|ram_s~58_q\ : std_logic;
SIGNAL \RAM|ram_s~122feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~122_q\ : std_logic;
SIGNAL \RAM|ram_s~2909_combout\ : std_logic;
SIGNAL \RAM|ram_s~154_q\ : std_logic;
SIGNAL \RAM|ram_s~90feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~90_q\ : std_logic;
SIGNAL \RAM|ram_s~2910_combout\ : std_logic;
SIGNAL \RAM|ram_s~2911_combout\ : std_logic;
SIGNAL \RAM|ram_s~2914_combout\ : std_logic;
SIGNAL \RAM|ram_s~2915_combout\ : std_logic;
SIGNAL \RAM|ram_s~2926_combout\ : std_logic;
SIGNAL \RAM|ram_s~475_q\ : std_logic;
SIGNAL \RAM|ram_s~1499feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1499_q\ : std_logic;
SIGNAL \RAM|ram_s~2934_combout\ : std_logic;
SIGNAL \RAM|ram_s~2011_q\ : std_logic;
SIGNAL \RAM|ram_s~987feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~987_q\ : std_logic;
SIGNAL \RAM|ram_s~2935_combout\ : std_logic;
SIGNAL \RAM|ram_s~347_q\ : std_logic;
SIGNAL \RAM|ram_s~859feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~859_q\ : std_logic;
SIGNAL \RAM|ram_s~2927_combout\ : std_logic;
SIGNAL \RAM|ram_s~1883_q\ : std_logic;
SIGNAL \RAM|ram_s~1371feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1371_q\ : std_logic;
SIGNAL \RAM|ram_s~2928_combout\ : std_logic;
SIGNAL \RAM|ram_s~1243feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1243_q\ : std_logic;
SIGNAL \RAM|ram_s~219_q\ : std_logic;
SIGNAL \RAM|ram_s~2929_combout\ : std_logic;
SIGNAL \RAM|ram_s~1755_q\ : std_logic;
SIGNAL \RAM|ram_s~731feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~731_q\ : std_logic;
SIGNAL \RAM|ram_s~2930_combout\ : std_logic;
SIGNAL \RAM|ram_s~603feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~603_q\ : std_logic;
SIGNAL \RAM|ram_s~91_q\ : std_logic;
SIGNAL \RAM|ram_s~2931_combout\ : std_logic;
SIGNAL \RAM|ram_s~1627_q\ : std_logic;
SIGNAL \RAM|ram_s~1115feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1115_q\ : std_logic;
SIGNAL \RAM|ram_s~2932_combout\ : std_logic;
SIGNAL \RAM|ram_s~2933_combout\ : std_logic;
SIGNAL \RAM|ram_s~2936_combout\ : std_logic;
SIGNAL \RAM|ram_s~1435feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1435_q\ : std_logic;
SIGNAL \RAM|ram_s~411_q\ : std_logic;
SIGNAL \RAM|ram_s~923feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~923_q\ : std_logic;
SIGNAL \RAM|ram_s~2958_combout\ : std_logic;
SIGNAL \RAM|ram_s~1947_q\ : std_logic;
SIGNAL \RAM|ram_s~2959_combout\ : std_logic;
SIGNAL \RAM|ram_s~539_q\ : std_logic;
SIGNAL \RAM|ram_s~1563feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1563_q\ : std_logic;
SIGNAL \RAM|ram_s~2965_combout\ : std_logic;
SIGNAL \RAM|ram_s~2075_q\ : std_logic;
SIGNAL \RAM|ram_s~1051_q\ : std_logic;
SIGNAL \RAM|ram_s~2966_combout\ : std_logic;
SIGNAL \RAM|ram_s~795feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~795_q\ : std_logic;
SIGNAL \RAM|ram_s~1819_q\ : std_logic;
SIGNAL \RAM|ram_s~1307feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1307_q\ : std_logic;
SIGNAL \RAM|ram_s~283_q\ : std_logic;
SIGNAL \RAM|ram_s~2960_combout\ : std_logic;
SIGNAL \RAM|ram_s~2961_combout\ : std_logic;
SIGNAL \RAM|ram_s~667feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~667_q\ : std_logic;
SIGNAL \RAM|ram_s~155_q\ : std_logic;
SIGNAL \RAM|ram_s~2962_combout\ : std_logic;
SIGNAL \RAM|ram_s~1179feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1179_q\ : std_logic;
SIGNAL \RAM|ram_s~1691_q\ : std_logic;
SIGNAL \RAM|ram_s~2963_combout\ : std_logic;
SIGNAL \RAM|ram_s~2964_combout\ : std_logic;
SIGNAL \RAM|ram_s~2967_combout\ : std_logic;
SIGNAL \RAM|ram_s~1339feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1339_q\ : std_logic;
SIGNAL \RAM|ram_s~1851_q\ : std_logic;
SIGNAL \RAM|ram_s~827feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~827_q\ : std_logic;
SIGNAL \RAM|ram_s~315_q\ : std_logic;
SIGNAL \RAM|ram_s~2949_combout\ : std_logic;
SIGNAL \RAM|ram_s~2950_combout\ : std_logic;
SIGNAL \RAM|ram_s~59_q\ : std_logic;
SIGNAL \RAM|ram_s~571feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~571_q\ : std_logic;
SIGNAL \RAM|ram_s~2951_combout\ : std_logic;
SIGNAL \RAM|ram_s~1595_q\ : std_logic;
SIGNAL \RAM|ram_s~1083_q\ : std_logic;
SIGNAL \RAM|ram_s~2952_combout\ : std_logic;
SIGNAL \RAM|ram_s~2953_combout\ : std_logic;
SIGNAL \RAM|ram_s~699feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~699_q\ : std_logic;
SIGNAL \RAM|ram_s~1723_q\ : std_logic;
SIGNAL \RAM|ram_s~187_q\ : std_logic;
SIGNAL \RAM|ram_s~1211feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1211_q\ : std_logic;
SIGNAL \RAM|ram_s~2947_combout\ : std_logic;
SIGNAL \RAM|ram_s~2948_combout\ : std_logic;
SIGNAL \RAM|ram_s~955feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~955_q\ : std_logic;
SIGNAL \RAM|ram_s~1979_q\ : std_logic;
SIGNAL \RAM|ram_s~443feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~443_q\ : std_logic;
SIGNAL \RAM|ram_s~1467feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1467_q\ : std_logic;
SIGNAL \RAM|ram_s~2954_combout\ : std_logic;
SIGNAL \RAM|ram_s~2955_combout\ : std_logic;
SIGNAL \RAM|ram_s~2956_combout\ : std_logic;
SIGNAL \RAM|ram_s~1275feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1275_q\ : std_logic;
SIGNAL \RAM|ram_s~251_q\ : std_logic;
SIGNAL \RAM|ram_s~2937_combout\ : std_logic;
SIGNAL \RAM|ram_s~1787_q\ : std_logic;
SIGNAL \RAM|ram_s~763feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~763_q\ : std_logic;
SIGNAL \RAM|ram_s~2938_combout\ : std_logic;
SIGNAL \RAM|ram_s~507_q\ : std_logic;
SIGNAL \RAM|ram_s~1531feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1531_q\ : std_logic;
SIGNAL \RAM|ram_s~2944_combout\ : std_logic;
SIGNAL \RAM|ram_s~2043_q\ : std_logic;
SIGNAL \RAM|ram_s~1019feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1019_q\ : std_logic;
SIGNAL \RAM|ram_s~2945_combout\ : std_logic;
SIGNAL \RAM|ram_s~891feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~891_q\ : std_logic;
SIGNAL \RAM|ram_s~379_q\ : std_logic;
SIGNAL \RAM|ram_s~2939_combout\ : std_logic;
SIGNAL \RAM|ram_s~1915_q\ : std_logic;
SIGNAL \RAM|ram_s~1403feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1403_q\ : std_logic;
SIGNAL \RAM|ram_s~2940_combout\ : std_logic;
SIGNAL \RAM|ram_s~123_q\ : std_logic;
SIGNAL \RAM|ram_s~635feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~635_q\ : std_logic;
SIGNAL \RAM|ram_s~2941_combout\ : std_logic;
SIGNAL \RAM|ram_s~1659_q\ : std_logic;
SIGNAL \RAM|ram_s~1147feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1147_q\ : std_logic;
SIGNAL \RAM|ram_s~2942_combout\ : std_logic;
SIGNAL \RAM|ram_s~2943_combout\ : std_logic;
SIGNAL \RAM|ram_s~2946_combout\ : std_logic;
SIGNAL \RAM|ram_s~2957_combout\ : std_logic;
SIGNAL \RAM|ram_s~2968_combout\ : std_logic;
SIGNAL \RAM|ram_s~572feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~572_q\ : std_logic;
SIGNAL \RAM|ram_s~60_q\ : std_logic;
SIGNAL \RAM|ram_s~2993_combout\ : std_logic;
SIGNAL \RAM|ram_s~1596_q\ : std_logic;
SIGNAL \RAM|ram_s~1084feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1084_q\ : std_logic;
SIGNAL \RAM|ram_s~2994_combout\ : std_logic;
SIGNAL \RAM|ram_s~1148feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1148_q\ : std_logic;
SIGNAL \RAM|ram_s~1660_q\ : std_logic;
SIGNAL \RAM|ram_s~124_q\ : std_logic;
SIGNAL \RAM|ram_s~636feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~636_q\ : std_logic;
SIGNAL \RAM|ram_s~2991_combout\ : std_logic;
SIGNAL \RAM|ram_s~2992_combout\ : std_logic;
SIGNAL \RAM|ram_s~2995_combout\ : std_logic;
SIGNAL \RAM|ram_s~1180feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1180_q\ : std_logic;
SIGNAL \RAM|ram_s~156_q\ : std_logic;
SIGNAL \RAM|ram_s~2996_combout\ : std_logic;
SIGNAL \RAM|ram_s~668feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~668_q\ : std_logic;
SIGNAL \RAM|ram_s~1692_q\ : std_logic;
SIGNAL \RAM|ram_s~2997_combout\ : std_logic;
SIGNAL \RAM|ram_s~604feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~604_q\ : std_logic;
SIGNAL \RAM|ram_s~92_q\ : std_logic;
SIGNAL \RAM|ram_s~1116feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1116_q\ : std_logic;
SIGNAL \RAM|ram_s~2989_combout\ : std_logic;
SIGNAL \RAM|ram_s~1628_q\ : std_logic;
SIGNAL \RAM|ram_s~2990_combout\ : std_logic;
SIGNAL \RAM|ram_s~2998_combout\ : std_logic;
SIGNAL \RAM|ram_s~924feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~924_q\ : std_logic;
SIGNAL \RAM|ram_s~1948_q\ : std_logic;
SIGNAL \RAM|ram_s~412_q\ : std_logic;
SIGNAL \RAM|ram_s~1436feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1436_q\ : std_logic;
SIGNAL \RAM|ram_s~2986_combout\ : std_logic;
SIGNAL \RAM|ram_s~2987_combout\ : std_logic;
SIGNAL \RAM|ram_s~1372feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1372_q\ : std_logic;
SIGNAL \RAM|ram_s~348_q\ : std_logic;
SIGNAL \RAM|ram_s~2979_combout\ : std_logic;
SIGNAL \RAM|ram_s~1884_q\ : std_logic;
SIGNAL \RAM|ram_s~860feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~860_q\ : std_logic;
SIGNAL \RAM|ram_s~2980_combout\ : std_logic;
SIGNAL \RAM|ram_s~1340feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1340_q\ : std_logic;
SIGNAL \RAM|ram_s~1852_q\ : std_logic;
SIGNAL \RAM|ram_s~316_q\ : std_logic;
SIGNAL \RAM|ram_s~828feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~828_q\ : std_logic;
SIGNAL \RAM|ram_s~2983_combout\ : std_logic;
SIGNAL \RAM|ram_s~2984_combout\ : std_logic;
SIGNAL \RAM|ram_s~380_q\ : std_logic;
SIGNAL \RAM|ram_s~892feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~892_q\ : std_logic;
SIGNAL \RAM|ram_s~2981_combout\ : std_logic;
SIGNAL \RAM|ram_s~1404feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1404_q\ : std_logic;
SIGNAL \RAM|ram_s~1916_q\ : std_logic;
SIGNAL \RAM|ram_s~2982_combout\ : std_logic;
SIGNAL \RAM|ram_s~2985_combout\ : std_logic;
SIGNAL \RAM|ram_s~2988_combout\ : std_logic;
SIGNAL \RAM|ram_s~2999_combout\ : std_logic;
SIGNAL \RAM|ram_s~220_q\ : std_logic;
SIGNAL \RAM|ram_s~1244feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1244_q\ : std_logic;
SIGNAL \RAM|ram_s~2971_combout\ : std_logic;
SIGNAL \RAM|ram_s~1756_q\ : std_logic;
SIGNAL \RAM|ram_s~732feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~732_q\ : std_logic;
SIGNAL \RAM|ram_s~2972_combout\ : std_logic;
SIGNAL \RAM|ram_s~1212feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1212_q\ : std_logic;
SIGNAL \RAM|ram_s~1724_q\ : std_logic;
SIGNAL \RAM|ram_s~188_q\ : std_logic;
SIGNAL \RAM|ram_s~700feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~700_q\ : std_logic;
SIGNAL \RAM|ram_s~2973_combout\ : std_logic;
SIGNAL \RAM|ram_s~2974_combout\ : std_logic;
SIGNAL \RAM|ram_s~2975_combout\ : std_logic;
SIGNAL \RAM|ram_s~284_q\ : std_logic;
SIGNAL \RAM|ram_s~1308feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1308_q\ : std_logic;
SIGNAL \RAM|ram_s~2976_combout\ : std_logic;
SIGNAL \RAM|ram_s~1820_q\ : std_logic;
SIGNAL \RAM|ram_s~796feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~796_q\ : std_logic;
SIGNAL \RAM|ram_s~2977_combout\ : std_logic;
SIGNAL \RAM|ram_s~252_q\ : std_logic;
SIGNAL \RAM|ram_s~764feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~764_q\ : std_logic;
SIGNAL \RAM|ram_s~2969_combout\ : std_logic;
SIGNAL \RAM|ram_s~1788_q\ : std_logic;
SIGNAL \RAM|ram_s~1276feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1276_q\ : std_logic;
SIGNAL \RAM|ram_s~2970_combout\ : std_logic;
SIGNAL \RAM|ram_s~2978_combout\ : std_logic;
SIGNAL \RAM|ram_s~508_q\ : std_logic;
SIGNAL \RAM|ram_s~1020feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1020_q\ : std_logic;
SIGNAL \RAM|ram_s~3000_combout\ : std_logic;
SIGNAL \RAM|ram_s~2044_q\ : std_logic;
SIGNAL \RAM|ram_s~1532feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1532_q\ : std_logic;
SIGNAL \RAM|ram_s~3001_combout\ : std_logic;
SIGNAL \RAM|ram_s~540_q\ : std_logic;
SIGNAL \RAM|ram_s~1564feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1564_q\ : std_logic;
SIGNAL \RAM|ram_s~3007_combout\ : std_logic;
SIGNAL \RAM|ram_s~2076_q\ : std_logic;
SIGNAL \RAM|ram_s~1052_q\ : std_logic;
SIGNAL \RAM|ram_s~3008_combout\ : std_logic;
SIGNAL \RAM|ram_s~988feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~988_q\ : std_logic;
SIGNAL \RAM|ram_s~476_q\ : std_logic;
SIGNAL \RAM|ram_s~1500feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1500_q\ : std_logic;
SIGNAL \RAM|ram_s~3002_combout\ : std_logic;
SIGNAL \RAM|ram_s~2012_q\ : std_logic;
SIGNAL \RAM|ram_s~3003_combout\ : std_logic;
SIGNAL \RAM|ram_s~444_q\ : std_logic;
SIGNAL \RAM|ram_s~956feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~956_q\ : std_logic;
SIGNAL \RAM|ram_s~3004_combout\ : std_logic;
SIGNAL \RAM|ram_s~1980_q\ : std_logic;
SIGNAL \RAM|ram_s~1468feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1468_q\ : std_logic;
SIGNAL \RAM|ram_s~3005_combout\ : std_logic;
SIGNAL \RAM|ram_s~3006_combout\ : std_logic;
SIGNAL \RAM|ram_s~3009_combout\ : std_logic;
SIGNAL \RAM|ram_s~3010_combout\ : std_logic;
SIGNAL \RAM|ram_s~925feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~925_q\ : std_logic;
SIGNAL \RAM|ram_s~669_q\ : std_logic;
SIGNAL \RAM|ram_s~3028_combout\ : std_logic;
SIGNAL \RAM|ram_s~1053_q\ : std_logic;
SIGNAL \RAM|ram_s~797feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~797_q\ : std_logic;
SIGNAL \RAM|ram_s~3029_combout\ : std_logic;
SIGNAL \RAM|ram_s~829feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~829_q\ : std_logic;
SIGNAL \RAM|ram_s~957_q\ : std_logic;
SIGNAL \RAM|ram_s~701feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~701_q\ : std_logic;
SIGNAL \RAM|ram_s~573_q\ : std_logic;
SIGNAL \RAM|ram_s~3025_combout\ : std_logic;
SIGNAL \RAM|ram_s~3026_combout\ : std_logic;
SIGNAL \RAM|ram_s~893feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~893_q\ : std_logic;
SIGNAL \RAM|ram_s~1021_q\ : std_logic;
SIGNAL \RAM|ram_s~765feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~765_q\ : std_logic;
SIGNAL \RAM|ram_s~637_q\ : std_logic;
SIGNAL \RAM|ram_s~3023_combout\ : std_logic;
SIGNAL \RAM|ram_s~3024_combout\ : std_logic;
SIGNAL \RAM|ram_s~3027_combout\ : std_logic;
SIGNAL \RAM|ram_s~861feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~861_q\ : std_logic;
SIGNAL \RAM|ram_s~605_q\ : std_logic;
SIGNAL \RAM|ram_s~3021_combout\ : std_logic;
SIGNAL \RAM|ram_s~733feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~733_q\ : std_logic;
SIGNAL \RAM|ram_s~989_q\ : std_logic;
SIGNAL \RAM|ram_s~3022_combout\ : std_logic;
SIGNAL \RAM|ram_s~3030_combout\ : std_logic;
SIGNAL \RAM|ram_s~445_q\ : std_logic;
SIGNAL \RAM|ram_s~477feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~477_q\ : std_logic;
SIGNAL \RAM|ram_s~3038_combout\ : std_logic;
SIGNAL \RAM|ram_s~541_q\ : std_logic;
SIGNAL \RAM|ram_s~509feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~509_q\ : std_logic;
SIGNAL \RAM|ram_s~3039_combout\ : std_logic;
SIGNAL \RAM|ram_s~349feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~349_q\ : std_logic;
SIGNAL \RAM|ram_s~413_q\ : std_logic;
SIGNAL \RAM|ram_s~317_q\ : std_logic;
SIGNAL \RAM|ram_s~381feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~381_q\ : std_logic;
SIGNAL \RAM|ram_s~3033_combout\ : std_logic;
SIGNAL \RAM|ram_s~3034_combout\ : std_logic;
SIGNAL \RAM|ram_s~93feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~93_q\ : std_logic;
SIGNAL \RAM|ram_s~157_q\ : std_logic;
SIGNAL \RAM|ram_s~125feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~125_q\ : std_logic;
SIGNAL \RAM|ram_s~61_q\ : std_logic;
SIGNAL \RAM|ram_s~3035_combout\ : std_logic;
SIGNAL \RAM|ram_s~3036_combout\ : std_logic;
SIGNAL \RAM|ram_s~3037_combout\ : std_logic;
SIGNAL \RAM|ram_s~221feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~221_q\ : std_logic;
SIGNAL \RAM|ram_s~189_q\ : std_logic;
SIGNAL \RAM|ram_s~3031_combout\ : std_logic;
SIGNAL \RAM|ram_s~253feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~253_q\ : std_logic;
SIGNAL \RAM|ram_s~285_q\ : std_logic;
SIGNAL \RAM|ram_s~3032_combout\ : std_logic;
SIGNAL \RAM|ram_s~3040_combout\ : std_logic;
SIGNAL \RAM|ram_s~3041_combout\ : std_logic;
SIGNAL \RAM|ram_s~1853feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1853_q\ : std_logic;
SIGNAL \RAM|ram_s~1597_q\ : std_logic;
SIGNAL \RAM|ram_s~3046_combout\ : std_logic;
SIGNAL \RAM|ram_s~1981_q\ : std_logic;
SIGNAL \RAM|ram_s~1725feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1725_q\ : std_logic;
SIGNAL \RAM|ram_s~3047_combout\ : std_logic;
SIGNAL \RAM|ram_s~1885feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1885_q\ : std_logic;
SIGNAL \RAM|ram_s~2013_q\ : std_logic;
SIGNAL \RAM|ram_s~1629_q\ : std_logic;
SIGNAL \RAM|ram_s~1757feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1757_q\ : std_logic;
SIGNAL \RAM|ram_s~3044_combout\ : std_logic;
SIGNAL \RAM|ram_s~3045_combout\ : std_logic;
SIGNAL \RAM|ram_s~3048_combout\ : std_logic;
SIGNAL \RAM|ram_s~1693_q\ : std_logic;
SIGNAL \RAM|ram_s~1821feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1821_q\ : std_logic;
SIGNAL \RAM|ram_s~3049_combout\ : std_logic;
SIGNAL \RAM|ram_s~2077_q\ : std_logic;
SIGNAL \RAM|ram_s~1949_q\ : std_logic;
SIGNAL \RAM|ram_s~3050_combout\ : std_logic;
SIGNAL \RAM|ram_s~1661_q\ : std_logic;
SIGNAL \RAM|ram_s~1917feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1917_q\ : std_logic;
SIGNAL \RAM|ram_s~3042_combout\ : std_logic;
SIGNAL \RAM|ram_s~2045_q\ : std_logic;
SIGNAL \RAM|ram_s~1789feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1789_q\ : std_logic;
SIGNAL \RAM|ram_s~3043_combout\ : std_logic;
SIGNAL \RAM|ram_s~3051_combout\ : std_logic;
SIGNAL \RAM|ram_s~1341_q\ : std_logic;
SIGNAL \RAM|ram_s~1373feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1373_q\ : std_logic;
SIGNAL \RAM|ram_s~3011_combout\ : std_logic;
SIGNAL \RAM|ram_s~1437_q\ : std_logic;
SIGNAL \RAM|ram_s~1405feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1405_q\ : std_logic;
SIGNAL \RAM|ram_s~3012_combout\ : std_logic;
SIGNAL \RAM|ram_s~1565feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1565_q\ : std_logic;
SIGNAL \RAM|ram_s~1501_q\ : std_logic;
SIGNAL \RAM|ram_s~1533feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1533_q\ : std_logic;
SIGNAL \RAM|ram_s~1469_q\ : std_logic;
SIGNAL \RAM|ram_s~3018_combout\ : std_logic;
SIGNAL \RAM|ram_s~3019_combout\ : std_logic;
SIGNAL \RAM|ram_s~1245feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1245_q\ : std_logic;
SIGNAL \RAM|ram_s~1309_q\ : std_logic;
SIGNAL \RAM|ram_s~1277feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1277_q\ : std_logic;
SIGNAL \RAM|ram_s~1213_q\ : std_logic;
SIGNAL \RAM|ram_s~3013_combout\ : std_logic;
SIGNAL \RAM|ram_s~3014_combout\ : std_logic;
SIGNAL \RAM|ram_s~1085_q\ : std_logic;
SIGNAL \RAM|ram_s~1117feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1117_q\ : std_logic;
SIGNAL \RAM|ram_s~3015_combout\ : std_logic;
SIGNAL \RAM|ram_s~1181_q\ : std_logic;
SIGNAL \RAM|ram_s~1149feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1149_q\ : std_logic;
SIGNAL \RAM|ram_s~3016_combout\ : std_logic;
SIGNAL \RAM|ram_s~3017_combout\ : std_logic;
SIGNAL \RAM|ram_s~3020_combout\ : std_logic;
SIGNAL \RAM|ram_s~3052_combout\ : std_logic;
SIGNAL \RAM|ram_s~1150feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1150_q\ : std_logic;
SIGNAL \RAM|ram_s~638feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~638_q\ : std_logic;
SIGNAL \RAM|ram_s~126_q\ : std_logic;
SIGNAL \RAM|ram_s~3057_combout\ : std_logic;
SIGNAL \RAM|ram_s~1662_q\ : std_logic;
SIGNAL \RAM|ram_s~3058_combout\ : std_logic;
SIGNAL \RAM|ram_s~1406feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1406_q\ : std_logic;
SIGNAL \RAM|ram_s~894feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~894_q\ : std_logic;
SIGNAL \RAM|ram_s~382_q\ : std_logic;
SIGNAL \RAM|ram_s~3055_combout\ : std_logic;
SIGNAL \RAM|ram_s~1918_q\ : std_logic;
SIGNAL \RAM|ram_s~3056_combout\ : std_logic;
SIGNAL \RAM|ram_s~3059_combout\ : std_logic;
SIGNAL \RAM|ram_s~766feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~766_q\ : std_logic;
SIGNAL \RAM|ram_s~1790_q\ : std_logic;
SIGNAL \RAM|ram_s~1278feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1278_q\ : std_logic;
SIGNAL \RAM|ram_s~254_q\ : std_logic;
SIGNAL \RAM|ram_s~3053_combout\ : std_logic;
SIGNAL \RAM|ram_s~3054_combout\ : std_logic;
SIGNAL \RAM|ram_s~510_q\ : std_logic;
SIGNAL \RAM|ram_s~1534feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1534_q\ : std_logic;
SIGNAL \RAM|ram_s~3060_combout\ : std_logic;
SIGNAL \RAM|ram_s~2046_q\ : std_logic;
SIGNAL \RAM|ram_s~1022feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1022_q\ : std_logic;
SIGNAL \RAM|ram_s~3061_combout\ : std_logic;
SIGNAL \RAM|ram_s~3062_combout\ : std_logic;
SIGNAL \RAM|ram_s~862feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~862_q\ : std_logic;
SIGNAL \RAM|ram_s~350_q\ : std_logic;
SIGNAL \RAM|ram_s~3063_combout\ : std_logic;
SIGNAL \RAM|ram_s~1886_q\ : std_logic;
SIGNAL \RAM|ram_s~1374feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1374_q\ : std_logic;
SIGNAL \RAM|ram_s~3064_combout\ : std_logic;
SIGNAL \RAM|ram_s~1118feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1118_q\ : std_logic;
SIGNAL \RAM|ram_s~1630_q\ : std_logic;
SIGNAL \RAM|ram_s~606feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~606_q\ : std_logic;
SIGNAL \RAM|ram_s~94_q\ : std_logic;
SIGNAL \RAM|ram_s~3067_combout\ : std_logic;
SIGNAL \RAM|ram_s~3068_combout\ : std_logic;
SIGNAL \RAM|ram_s~1246feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1246_q\ : std_logic;
SIGNAL \RAM|ram_s~222_q\ : std_logic;
SIGNAL \RAM|ram_s~3065_combout\ : std_logic;
SIGNAL \RAM|ram_s~1758_q\ : std_logic;
SIGNAL \RAM|ram_s~734feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~734_q\ : std_logic;
SIGNAL \RAM|ram_s~3066_combout\ : std_logic;
SIGNAL \RAM|ram_s~3069_combout\ : std_logic;
SIGNAL \RAM|ram_s~990feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~990_q\ : std_logic;
SIGNAL \RAM|ram_s~2014_q\ : std_logic;
SIGNAL \RAM|ram_s~478_q\ : std_logic;
SIGNAL \RAM|ram_s~1502feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1502_q\ : std_logic;
SIGNAL \RAM|ram_s~3070_combout\ : std_logic;
SIGNAL \RAM|ram_s~3071_combout\ : std_logic;
SIGNAL \RAM|ram_s~3072_combout\ : std_logic;
SIGNAL \RAM|ram_s~1214feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1214_q\ : std_logic;
SIGNAL \RAM|ram_s~190_q\ : std_logic;
SIGNAL \RAM|ram_s~3073_combout\ : std_logic;
SIGNAL \RAM|ram_s~1726_q\ : std_logic;
SIGNAL \RAM|ram_s~702feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~702_q\ : std_logic;
SIGNAL \RAM|ram_s~3074_combout\ : std_logic;
SIGNAL \RAM|ram_s~958feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~958_q\ : std_logic;
SIGNAL \RAM|ram_s~446_q\ : std_logic;
SIGNAL \RAM|ram_s~1470feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1470_q\ : std_logic;
SIGNAL \RAM|ram_s~3080_combout\ : std_logic;
SIGNAL \RAM|ram_s~1982_q\ : std_logic;
SIGNAL \RAM|ram_s~3081_combout\ : std_logic;
SIGNAL \RAM|ram_s~62_q\ : std_logic;
SIGNAL \RAM|ram_s~574_q\ : std_logic;
SIGNAL \RAM|ram_s~3077_combout\ : std_logic;
SIGNAL \RAM|ram_s~1086feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1086_q\ : std_logic;
SIGNAL \RAM|ram_s~1598_q\ : std_logic;
SIGNAL \RAM|ram_s~3078_combout\ : std_logic;
SIGNAL \RAM|ram_s~318_q\ : std_logic;
SIGNAL \RAM|ram_s~830feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~830_q\ : std_logic;
SIGNAL \RAM|ram_s~3075_combout\ : std_logic;
SIGNAL \RAM|ram_s~1854_q\ : std_logic;
SIGNAL \RAM|ram_s~1342feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1342_q\ : std_logic;
SIGNAL \RAM|ram_s~3076_combout\ : std_logic;
SIGNAL \RAM|ram_s~3079_combout\ : std_logic;
SIGNAL \RAM|ram_s~3082_combout\ : std_logic;
SIGNAL \RAM|ram_s~3083_combout\ : std_logic;
SIGNAL \RAM|ram_s~1438feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1438_q\ : std_logic;
SIGNAL \RAM|ram_s~926feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~926_q\ : std_logic;
SIGNAL \RAM|ram_s~414_q\ : std_logic;
SIGNAL \RAM|ram_s~3084_combout\ : std_logic;
SIGNAL \RAM|ram_s~1950_q\ : std_logic;
SIGNAL \RAM|ram_s~3085_combout\ : std_logic;
SIGNAL \RAM|ram_s~798feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~798_q\ : std_logic;
SIGNAL \RAM|ram_s~1822_q\ : std_logic;
SIGNAL \RAM|ram_s~1310feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1310_q\ : std_logic;
SIGNAL \RAM|ram_s~286_q\ : std_logic;
SIGNAL \RAM|ram_s~3086_combout\ : std_logic;
SIGNAL \RAM|ram_s~3087_combout\ : std_logic;
SIGNAL \RAM|ram_s~1182feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1182_q\ : std_logic;
SIGNAL \RAM|ram_s~670feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~670_q\ : std_logic;
SIGNAL \RAM|ram_s~158_q\ : std_logic;
SIGNAL \RAM|ram_s~3088_combout\ : std_logic;
SIGNAL \RAM|ram_s~1694_q\ : std_logic;
SIGNAL \RAM|ram_s~3089_combout\ : std_logic;
SIGNAL \RAM|ram_s~3090_combout\ : std_logic;
SIGNAL \RAM|ram_s~2078feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2078_q\ : std_logic;
SIGNAL \RAM|ram_s~1054_q\ : std_logic;
SIGNAL \RAM|ram_s~542_q\ : std_logic;
SIGNAL \RAM|ram_s~1566feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1566_q\ : std_logic;
SIGNAL \RAM|ram_s~3091_combout\ : std_logic;
SIGNAL \RAM|ram_s~3092_combout\ : std_logic;
SIGNAL \RAM|ram_s~3093_combout\ : std_logic;
SIGNAL \RAM|ram_s~3094_combout\ : std_logic;
SIGNAL \RAM|ram_s~1471feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1471_q\ : std_logic;
SIGNAL \RAM|ram_s~1983_q\ : std_logic;
SIGNAL \RAM|ram_s~959feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~959_q\ : std_logic;
SIGNAL \RAM|ram_s~447_q\ : std_logic;
SIGNAL \RAM|ram_s~3130_combout\ : std_logic;
SIGNAL \RAM|ram_s~3131_combout\ : std_logic;
SIGNAL \RAM|ram_s~479_q\ : std_logic;
SIGNAL \RAM|ram_s~1503feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1503_q\ : std_logic;
SIGNAL \RAM|ram_s~3128_combout\ : std_logic;
SIGNAL \RAM|ram_s~2015_q\ : std_logic;
SIGNAL \RAM|ram_s~991feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~991_q\ : std_logic;
SIGNAL \RAM|ram_s~3129_combout\ : std_logic;
SIGNAL \RAM|ram_s~3132_combout\ : std_logic;
SIGNAL \RAM|ram_s~2079feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~2079_q\ : std_logic;
SIGNAL \RAM|ram_s~543_q\ : std_logic;
SIGNAL \RAM|ram_s~1567feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1567_q\ : std_logic;
SIGNAL \RAM|ram_s~3133_combout\ : std_logic;
SIGNAL \RAM|ram_s~1055_q\ : std_logic;
SIGNAL \RAM|ram_s~3134_combout\ : std_logic;
SIGNAL \RAM|ram_s~1535feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1535_q\ : std_logic;
SIGNAL \RAM|ram_s~2047_q\ : std_logic;
SIGNAL \RAM|ram_s~511_q\ : std_logic;
SIGNAL \RAM|ram_s~1023feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1023_q\ : std_logic;
SIGNAL \RAM|ram_s~3126_combout\ : std_logic;
SIGNAL \RAM|ram_s~3127_combout\ : std_logic;
SIGNAL \RAM|ram_s~3135_combout\ : std_logic;
SIGNAL \RAM|ram_s~415_q\ : std_logic;
SIGNAL \RAM|ram_s~1439feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1439_q\ : std_logic;
SIGNAL \RAM|ram_s~3102_combout\ : std_logic;
SIGNAL \RAM|ram_s~1951_q\ : std_logic;
SIGNAL \RAM|ram_s~927feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~927_q\ : std_logic;
SIGNAL \RAM|ram_s~3103_combout\ : std_logic;
SIGNAL \RAM|ram_s~1343feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1343_q\ : std_logic;
SIGNAL \RAM|ram_s~1855_q\ : std_logic;
SIGNAL \RAM|ram_s~319_q\ : std_logic;
SIGNAL \RAM|ram_s~831feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~831_q\ : std_logic;
SIGNAL \RAM|ram_s~3099_combout\ : std_logic;
SIGNAL \RAM|ram_s~3100_combout\ : std_logic;
SIGNAL \RAM|ram_s~383_q\ : std_logic;
SIGNAL \RAM|ram_s~895feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~895_q\ : std_logic;
SIGNAL \RAM|ram_s~3097_combout\ : std_logic;
SIGNAL \RAM|ram_s~1407feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1407_q\ : std_logic;
SIGNAL \RAM|ram_s~1919_q\ : std_logic;
SIGNAL \RAM|ram_s~3098_combout\ : std_logic;
SIGNAL \RAM|ram_s~3101_combout\ : std_logic;
SIGNAL \RAM|ram_s~863feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~863_q\ : std_logic;
SIGNAL \RAM|ram_s~1887_q\ : std_logic;
SIGNAL \RAM|ram_s~1375feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1375_q\ : std_logic;
SIGNAL \RAM|ram_s~351_q\ : std_logic;
SIGNAL \RAM|ram_s~3095_combout\ : std_logic;
SIGNAL \RAM|ram_s~3096_combout\ : std_logic;
SIGNAL \RAM|ram_s~3104_combout\ : std_logic;
SIGNAL \RAM|ram_s~767feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~767_q\ : std_logic;
SIGNAL \RAM|ram_s~255_q\ : std_logic;
SIGNAL \RAM|ram_s~3105_combout\ : std_logic;
SIGNAL \RAM|ram_s~1791_q\ : std_logic;
SIGNAL \RAM|ram_s~1279feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1279_q\ : std_logic;
SIGNAL \RAM|ram_s~3106_combout\ : std_logic;
SIGNAL \RAM|ram_s~1311_q\ : std_logic;
SIGNAL \RAM|ram_s~287_q\ : std_logic;
SIGNAL \RAM|ram_s~3112_combout\ : std_logic;
SIGNAL \RAM|ram_s~1823_q\ : std_logic;
SIGNAL \RAM|ram_s~799feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~799_q\ : std_logic;
SIGNAL \RAM|ram_s~3113_combout\ : std_logic;
SIGNAL \RAM|ram_s~1215feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1215_q\ : std_logic;
SIGNAL \RAM|ram_s~1727_q\ : std_logic;
SIGNAL \RAM|ram_s~191_q\ : std_logic;
SIGNAL \RAM|ram_s~703feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~703_q\ : std_logic;
SIGNAL \RAM|ram_s~3109_combout\ : std_logic;
SIGNAL \RAM|ram_s~3110_combout\ : std_logic;
SIGNAL \RAM|ram_s~735feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~735_q\ : std_logic;
SIGNAL \RAM|ram_s~1759_q\ : std_logic;
SIGNAL \RAM|ram_s~1247feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1247_q\ : std_logic;
SIGNAL \RAM|ram_s~223_q\ : std_logic;
SIGNAL \RAM|ram_s~3107_combout\ : std_logic;
SIGNAL \RAM|ram_s~3108_combout\ : std_logic;
SIGNAL \RAM|ram_s~3111_combout\ : std_logic;
SIGNAL \RAM|ram_s~3114_combout\ : std_logic;
SIGNAL \RAM|ram_s~1119feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1119_q\ : std_logic;
SIGNAL \RAM|ram_s~95_q\ : std_logic;
SIGNAL \RAM|ram_s~3115_combout\ : std_logic;
SIGNAL \RAM|ram_s~607feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~607_q\ : std_logic;
SIGNAL \RAM|ram_s~1631_q\ : std_logic;
SIGNAL \RAM|ram_s~3116_combout\ : std_logic;
SIGNAL \RAM|ram_s~671_q\ : std_logic;
SIGNAL \RAM|ram_s~1695_q\ : std_logic;
SIGNAL \RAM|ram_s~1183feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1183_q\ : std_logic;
SIGNAL \RAM|ram_s~159_q\ : std_logic;
SIGNAL \RAM|ram_s~3122_combout\ : std_logic;
SIGNAL \RAM|ram_s~3123_combout\ : std_logic;
SIGNAL \RAM|ram_s~1087feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1087_q\ : std_logic;
SIGNAL \RAM|ram_s~63_q\ : std_logic;
SIGNAL \RAM|ram_s~575feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~575_q\ : std_logic;
SIGNAL \RAM|ram_s~3119_combout\ : std_logic;
SIGNAL \RAM|ram_s~1599_q\ : std_logic;
SIGNAL \RAM|ram_s~3120_combout\ : std_logic;
SIGNAL \RAM|ram_s~1151feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1151_q\ : std_logic;
SIGNAL \RAM|ram_s~1663_q\ : std_logic;
SIGNAL \RAM|ram_s~639feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~639_q\ : std_logic;
SIGNAL \RAM|ram_s~127_q\ : std_logic;
SIGNAL \RAM|ram_s~3117_combout\ : std_logic;
SIGNAL \RAM|ram_s~3118_combout\ : std_logic;
SIGNAL \RAM|ram_s~3121_combout\ : std_logic;
SIGNAL \RAM|ram_s~3124_combout\ : std_logic;
SIGNAL \RAM|ram_s~3125_combout\ : std_logic;
SIGNAL \RAM|ram_s~3136_combout\ : std_logic;
SIGNAL \RAM|ram_s~704feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~704_q\ : std_logic;
SIGNAL \RAM|ram_s~576_q\ : std_logic;
SIGNAL \RAM|ram_s~3141_combout\ : std_logic;
SIGNAL \RAM|ram_s~832feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~832_q\ : std_logic;
SIGNAL \RAM|ram_s~960_q\ : std_logic;
SIGNAL \RAM|ram_s~3142_combout\ : std_logic;
SIGNAL \RAM|ram_s~896feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~896_q\ : std_logic;
SIGNAL \RAM|ram_s~1024_q\ : std_logic;
SIGNAL \RAM|ram_s~640_q\ : std_logic;
SIGNAL \RAM|ram_s~768feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~768_q\ : std_logic;
SIGNAL \RAM|ram_s~3139_combout\ : std_logic;
SIGNAL \RAM|ram_s~3140_combout\ : std_logic;
SIGNAL \RAM|ram_s~3143_combout\ : std_logic;
SIGNAL \RAM|ram_s~736feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~736_q\ : std_logic;
SIGNAL \RAM|ram_s~608_q\ : std_logic;
SIGNAL \RAM|ram_s~864feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~864_q\ : std_logic;
SIGNAL \RAM|ram_s~3137_combout\ : std_logic;
SIGNAL \RAM|ram_s~992_q\ : std_logic;
SIGNAL \RAM|ram_s~3138_combout\ : std_logic;
SIGNAL \RAM|ram_s~928feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~928_q\ : std_logic;
SIGNAL \RAM|ram_s~672_q\ : std_logic;
SIGNAL \RAM|ram_s~3144_combout\ : std_logic;
SIGNAL \RAM|ram_s~1056_q\ : std_logic;
SIGNAL \RAM|ram_s~800feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~800_q\ : std_logic;
SIGNAL \RAM|ram_s~3145_combout\ : std_logic;
SIGNAL \RAM|ram_s~3146_combout\ : std_logic;
SIGNAL \RAM|ram_s~1088_q\ : std_logic;
SIGNAL \RAM|ram_s~1120feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1120_q\ : std_logic;
SIGNAL \RAM|ram_s~3151_combout\ : std_logic;
SIGNAL \RAM|ram_s~1184_q\ : std_logic;
SIGNAL \RAM|ram_s~1152feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1152_q\ : std_logic;
SIGNAL \RAM|ram_s~3152_combout\ : std_logic;
SIGNAL \RAM|ram_s~1280feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1280_q\ : std_logic;
SIGNAL \RAM|ram_s~1216_q\ : std_logic;
SIGNAL \RAM|ram_s~3149_combout\ : std_logic;
SIGNAL \RAM|ram_s~1312_q\ : std_logic;
SIGNAL \RAM|ram_s~1248feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1248_q\ : std_logic;
SIGNAL \RAM|ram_s~3150_combout\ : std_logic;
SIGNAL \RAM|ram_s~3153_combout\ : std_logic;
SIGNAL \RAM|ram_s~1504feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1504_q\ : std_logic;
SIGNAL \RAM|ram_s~1568_q\ : std_logic;
SIGNAL \RAM|ram_s~1536feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1536_q\ : std_logic;
SIGNAL \RAM|ram_s~1472_q\ : std_logic;
SIGNAL \RAM|ram_s~3154_combout\ : std_logic;
SIGNAL \RAM|ram_s~3155_combout\ : std_logic;
SIGNAL \RAM|ram_s~1408feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1408_q\ : std_logic;
SIGNAL \RAM|ram_s~1440_q\ : std_logic;
SIGNAL \RAM|ram_s~1344_q\ : std_logic;
SIGNAL \RAM|ram_s~1376feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1376_q\ : std_logic;
SIGNAL \RAM|ram_s~3147_combout\ : std_logic;
SIGNAL \RAM|ram_s~3148_combout\ : std_logic;
SIGNAL \RAM|ram_s~3156_combout\ : std_logic;
SIGNAL \RAM|ram_s~224feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~224_q\ : std_logic;
SIGNAL \RAM|ram_s~192_q\ : std_logic;
SIGNAL \RAM|ram_s~3157_combout\ : std_logic;
SIGNAL \RAM|ram_s~256feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~256_q\ : std_logic;
SIGNAL \RAM|ram_s~288_q\ : std_logic;
SIGNAL \RAM|ram_s~3158_combout\ : std_logic;
SIGNAL \RAM|ram_s~128feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~128_q\ : std_logic;
SIGNAL \RAM|ram_s~64_q\ : std_logic;
SIGNAL \RAM|ram_s~3161_combout\ : std_logic;
SIGNAL \RAM|ram_s~96feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~96_q\ : std_logic;
SIGNAL \RAM|ram_s~160_q\ : std_logic;
SIGNAL \RAM|ram_s~3162_combout\ : std_logic;
SIGNAL \RAM|ram_s~352feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~352_q\ : std_logic;
SIGNAL \RAM|ram_s~416_q\ : std_logic;
SIGNAL \RAM|ram_s~320_q\ : std_logic;
SIGNAL \RAM|ram_s~384feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~384_q\ : std_logic;
SIGNAL \RAM|ram_s~3159_combout\ : std_logic;
SIGNAL \RAM|ram_s~3160_combout\ : std_logic;
SIGNAL \RAM|ram_s~3163_combout\ : std_logic;
SIGNAL \RAM|ram_s~512feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~512_q\ : std_logic;
SIGNAL \RAM|ram_s~544_q\ : std_logic;
SIGNAL \RAM|ram_s~480feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~480_q\ : std_logic;
SIGNAL \RAM|ram_s~448_q\ : std_logic;
SIGNAL \RAM|ram_s~3164_combout\ : std_logic;
SIGNAL \RAM|ram_s~3165_combout\ : std_logic;
SIGNAL \RAM|ram_s~3166_combout\ : std_logic;
SIGNAL \RAM|ram_s~3167_combout\ : std_logic;
SIGNAL \RAM|ram_s~1664_q\ : std_logic;
SIGNAL \RAM|ram_s~1920feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1920_q\ : std_logic;
SIGNAL \RAM|ram_s~3168_combout\ : std_logic;
SIGNAL \RAM|ram_s~2048_q\ : std_logic;
SIGNAL \RAM|ram_s~1792feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1792_q\ : std_logic;
SIGNAL \RAM|ram_s~3169_combout\ : std_logic;
SIGNAL \RAM|ram_s~1888feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1888_q\ : std_logic;
SIGNAL \RAM|ram_s~2016_q\ : std_logic;
SIGNAL \RAM|ram_s~1760feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1760_q\ : std_logic;
SIGNAL \RAM|ram_s~1632_q\ : std_logic;
SIGNAL \RAM|ram_s~3170_combout\ : std_logic;
SIGNAL \RAM|ram_s~3171_combout\ : std_logic;
SIGNAL \RAM|ram_s~1600_q\ : std_logic;
SIGNAL \RAM|ram_s~1856feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1856_q\ : std_logic;
SIGNAL \RAM|ram_s~3172_combout\ : std_logic;
SIGNAL \RAM|ram_s~1728feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1728_q\ : std_logic;
SIGNAL \RAM|ram_s~1984_q\ : std_logic;
SIGNAL \RAM|ram_s~3173_combout\ : std_logic;
SIGNAL \RAM|ram_s~3174_combout\ : std_logic;
SIGNAL \RAM|ram_s~2080_q\ : std_logic;
SIGNAL \RAM|ram_s~1952_q\ : std_logic;
SIGNAL \RAM|ram_s~1824feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1824_q\ : std_logic;
SIGNAL \RAM|ram_s~1696_q\ : std_logic;
SIGNAL \RAM|ram_s~3175_combout\ : std_logic;
SIGNAL \RAM|ram_s~3176_combout\ : std_logic;
SIGNAL \RAM|ram_s~3177_combout\ : std_logic;
SIGNAL \RAM|ram_s~3178_combout\ : std_logic;
SIGNAL \RAM|ram_s~1281feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1281_q\ : std_logic;
SIGNAL \RAM|ram_s~257_q\ : std_logic;
SIGNAL \RAM|ram_s~3189_combout\ : std_logic;
SIGNAL \RAM|ram_s~1793_q\ : std_logic;
SIGNAL \RAM|ram_s~769feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~769_q\ : std_logic;
SIGNAL \RAM|ram_s~3190_combout\ : std_logic;
SIGNAL \RAM|ram_s~1409feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1409_q\ : std_logic;
SIGNAL \RAM|ram_s~897feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~897_q\ : std_logic;
SIGNAL \RAM|ram_s~385_q\ : std_logic;
SIGNAL \RAM|ram_s~3191_combout\ : std_logic;
SIGNAL \RAM|ram_s~1921_q\ : std_logic;
SIGNAL \RAM|ram_s~3192_combout\ : std_logic;
SIGNAL \RAM|ram_s~1153feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1153_q\ : std_logic;
SIGNAL \RAM|ram_s~1665_q\ : std_logic;
SIGNAL \RAM|ram_s~641feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~641_q\ : std_logic;
SIGNAL \RAM|ram_s~129_q\ : std_logic;
SIGNAL \RAM|ram_s~3193_combout\ : std_logic;
SIGNAL \RAM|ram_s~3194_combout\ : std_logic;
SIGNAL \RAM|ram_s~3195_combout\ : std_logic;
SIGNAL \RAM|ram_s~1025feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1025_q\ : std_logic;
SIGNAL \RAM|ram_s~2049_q\ : std_logic;
SIGNAL \RAM|ram_s~513_q\ : std_logic;
SIGNAL \RAM|ram_s~1537feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1537_q\ : std_logic;
SIGNAL \RAM|ram_s~3196_combout\ : std_logic;
SIGNAL \RAM|ram_s~3197_combout\ : std_logic;
SIGNAL \RAM|ram_s~3198_combout\ : std_logic;
SIGNAL \RAM|ram_s~449_q\ : std_logic;
SIGNAL \RAM|ram_s~1473feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1473_q\ : std_logic;
SIGNAL \RAM|ram_s~3206_combout\ : std_logic;
SIGNAL \RAM|ram_s~961feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~961_q\ : std_logic;
SIGNAL \RAM|ram_s~1985_q\ : std_logic;
SIGNAL \RAM|ram_s~3207_combout\ : std_logic;
SIGNAL \RAM|ram_s~705feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~705_q\ : std_logic;
SIGNAL \RAM|ram_s~1729_q\ : std_logic;
SIGNAL \RAM|ram_s~193_q\ : std_logic;
SIGNAL \RAM|ram_s~1217feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1217_q\ : std_logic;
SIGNAL \RAM|ram_s~3199_combout\ : std_logic;
SIGNAL \RAM|ram_s~3200_combout\ : std_logic;
SIGNAL \RAM|ram_s~1345feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1345_q\ : std_logic;
SIGNAL \RAM|ram_s~321_q\ : std_logic;
SIGNAL \RAM|ram_s~833feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~833_q\ : std_logic;
SIGNAL \RAM|ram_s~3201_combout\ : std_logic;
SIGNAL \RAM|ram_s~1857_q\ : std_logic;
SIGNAL \RAM|ram_s~3202_combout\ : std_logic;
SIGNAL \RAM|ram_s~1089feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1089_q\ : std_logic;
SIGNAL \RAM|ram_s~1601_q\ : std_logic;
SIGNAL \RAM|ram_s~577feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~577_q\ : std_logic;
SIGNAL \RAM|ram_s~65_q\ : std_logic;
SIGNAL \RAM|ram_s~3203_combout\ : std_logic;
SIGNAL \RAM|ram_s~3204_combout\ : std_logic;
SIGNAL \RAM|ram_s~3205_combout\ : std_logic;
SIGNAL \RAM|ram_s~3208_combout\ : std_logic;
SIGNAL \RAM|ram_s~3209_combout\ : std_logic;
SIGNAL \RAM|ram_s~545_q\ : std_logic;
SIGNAL \RAM|ram_s~1569feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1569_q\ : std_logic;
SIGNAL \RAM|ram_s~3217_combout\ : std_logic;
SIGNAL \RAM|ram_s~2081_q\ : std_logic;
SIGNAL \RAM|ram_s~1057_q\ : std_logic;
SIGNAL \RAM|ram_s~3218_combout\ : std_logic;
SIGNAL \RAM|ram_s~1441feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1441_q\ : std_logic;
SIGNAL \RAM|ram_s~417_q\ : std_logic;
SIGNAL \RAM|ram_s~929feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~929_q\ : std_logic;
SIGNAL \RAM|ram_s~3210_combout\ : std_logic;
SIGNAL \RAM|ram_s~1953_q\ : std_logic;
SIGNAL \RAM|ram_s~3211_combout\ : std_logic;
SIGNAL \RAM|ram_s~1185feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1185_q\ : std_logic;
SIGNAL \RAM|ram_s~1697_q\ : std_logic;
SIGNAL \RAM|ram_s~161_q\ : std_logic;
SIGNAL \RAM|ram_s~673feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~673_q\ : std_logic;
SIGNAL \RAM|ram_s~3214_combout\ : std_logic;
SIGNAL \RAM|ram_s~3215_combout\ : std_logic;
SIGNAL \RAM|ram_s~1313feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1313_q\ : std_logic;
SIGNAL \RAM|ram_s~289_q\ : std_logic;
SIGNAL \RAM|ram_s~3212_combout\ : std_logic;
SIGNAL \RAM|ram_s~1825_q\ : std_logic;
SIGNAL \RAM|ram_s~801feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~801_q\ : std_logic;
SIGNAL \RAM|ram_s~3213_combout\ : std_logic;
SIGNAL \RAM|ram_s~3216_combout\ : std_logic;
SIGNAL \RAM|ram_s~3219_combout\ : std_logic;
SIGNAL \RAM|ram_s~1121feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1121_q\ : std_logic;
SIGNAL \RAM|ram_s~1633_q\ : std_logic;
SIGNAL \RAM|ram_s~609feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~609_q\ : std_logic;
SIGNAL \RAM|ram_s~97_q\ : std_logic;
SIGNAL \RAM|ram_s~3183_combout\ : std_logic;
SIGNAL \RAM|ram_s~3184_combout\ : std_logic;
SIGNAL \RAM|ram_s~737feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~737_q\ : std_logic;
SIGNAL \RAM|ram_s~1249feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1249_q\ : std_logic;
SIGNAL \RAM|ram_s~225_q\ : std_logic;
SIGNAL \RAM|ram_s~3181_combout\ : std_logic;
SIGNAL \RAM|ram_s~1761_q\ : std_logic;
SIGNAL \RAM|ram_s~3182_combout\ : std_logic;
SIGNAL \RAM|ram_s~3185_combout\ : std_logic;
SIGNAL \RAM|ram_s~993feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~993_q\ : std_logic;
SIGNAL \RAM|ram_s~2017_q\ : std_logic;
SIGNAL \RAM|ram_s~481_q\ : std_logic;
SIGNAL \RAM|ram_s~1505feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1505_q\ : std_logic;
SIGNAL \RAM|ram_s~3186_combout\ : std_logic;
SIGNAL \RAM|ram_s~3187_combout\ : std_logic;
SIGNAL \RAM|ram_s~353_q\ : std_logic;
SIGNAL \RAM|ram_s~865feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~865_q\ : std_logic;
SIGNAL \RAM|ram_s~3179_combout\ : std_logic;
SIGNAL \RAM|ram_s~1889_q\ : std_logic;
SIGNAL \RAM|ram_s~1377feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1377_q\ : std_logic;
SIGNAL \RAM|ram_s~3180_combout\ : std_logic;
SIGNAL \RAM|ram_s~3188_combout\ : std_logic;
SIGNAL \RAM|ram_s~3220_combout\ : std_logic;
SIGNAL \RAM|ram_s~2082_q\ : std_logic;
SIGNAL \RAM|ram_s~546_q\ : std_logic;
SIGNAL \RAM|ram_s~1570feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1570_q\ : std_logic;
SIGNAL \RAM|ram_s~3259_combout\ : std_logic;
SIGNAL \RAM|ram_s~1058_q\ : std_logic;
SIGNAL \RAM|ram_s~3260_combout\ : std_logic;
SIGNAL \RAM|ram_s~1026feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1026_q\ : std_logic;
SIGNAL \RAM|ram_s~514_q\ : std_logic;
SIGNAL \RAM|ram_s~3252_combout\ : std_logic;
SIGNAL \RAM|ram_s~2050_q\ : std_logic;
SIGNAL \RAM|ram_s~1538feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1538_q\ : std_logic;
SIGNAL \RAM|ram_s~3253_combout\ : std_logic;
SIGNAL \RAM|ram_s~1474feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1474_q\ : std_logic;
SIGNAL \RAM|ram_s~1986_q\ : std_logic;
SIGNAL \RAM|ram_s~962feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~962_q\ : std_logic;
SIGNAL \RAM|ram_s~450_q\ : std_logic;
SIGNAL \RAM|ram_s~3256_combout\ : std_logic;
SIGNAL \RAM|ram_s~3257_combout\ : std_logic;
SIGNAL \RAM|ram_s~482_q\ : std_logic;
SIGNAL \RAM|ram_s~1506feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1506_q\ : std_logic;
SIGNAL \RAM|ram_s~3254_combout\ : std_logic;
SIGNAL \RAM|ram_s~2018_q\ : std_logic;
SIGNAL \RAM|ram_s~994feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~994_q\ : std_logic;
SIGNAL \RAM|ram_s~3255_combout\ : std_logic;
SIGNAL \RAM|ram_s~3258_combout\ : std_logic;
SIGNAL \RAM|ram_s~3261_combout\ : std_logic;
SIGNAL \RAM|ram_s~866feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~866_q\ : std_logic;
SIGNAL \RAM|ram_s~1890_q\ : std_logic;
SIGNAL \RAM|ram_s~1378feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1378_q\ : std_logic;
SIGNAL \RAM|ram_s~354_q\ : std_logic;
SIGNAL \RAM|ram_s~3231_combout\ : std_logic;
SIGNAL \RAM|ram_s~3232_combout\ : std_logic;
SIGNAL \RAM|ram_s~898feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~898_q\ : std_logic;
SIGNAL \RAM|ram_s~386_q\ : std_logic;
SIGNAL \RAM|ram_s~3233_combout\ : std_logic;
SIGNAL \RAM|ram_s~1410feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1410_q\ : std_logic;
SIGNAL \RAM|ram_s~1922_q\ : std_logic;
SIGNAL \RAM|ram_s~3234_combout\ : std_logic;
SIGNAL \RAM|ram_s~834feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~834_q\ : std_logic;
SIGNAL \RAM|ram_s~322_q\ : std_logic;
SIGNAL \RAM|ram_s~3235_combout\ : std_logic;
SIGNAL \RAM|ram_s~1858_q\ : std_logic;
SIGNAL \RAM|ram_s~1346feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1346_q\ : std_logic;
SIGNAL \RAM|ram_s~3236_combout\ : std_logic;
SIGNAL \RAM|ram_s~3237_combout\ : std_logic;
SIGNAL \RAM|ram_s~930feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~930_q\ : std_logic;
SIGNAL \RAM|ram_s~1954_q\ : std_logic;
SIGNAL \RAM|ram_s~418_q\ : std_logic;
SIGNAL \RAM|ram_s~1442feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1442_q\ : std_logic;
SIGNAL \RAM|ram_s~3238_combout\ : std_logic;
SIGNAL \RAM|ram_s~3239_combout\ : std_logic;
SIGNAL \RAM|ram_s~3240_combout\ : std_logic;
SIGNAL \RAM|ram_s~674feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~674_q\ : std_logic;
SIGNAL \RAM|ram_s~1186feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1186_q\ : std_logic;
SIGNAL \RAM|ram_s~162_q\ : std_logic;
SIGNAL \RAM|ram_s~3248_combout\ : std_logic;
SIGNAL \RAM|ram_s~1698_q\ : std_logic;
SIGNAL \RAM|ram_s~3249_combout\ : std_logic;
SIGNAL \RAM|ram_s~98_q\ : std_logic;
SIGNAL \RAM|ram_s~1122feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1122_q\ : std_logic;
SIGNAL \RAM|ram_s~3241_combout\ : std_logic;
SIGNAL \RAM|ram_s~610feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~610_q\ : std_logic;
SIGNAL \RAM|ram_s~1634_q\ : std_logic;
SIGNAL \RAM|ram_s~3242_combout\ : std_logic;
SIGNAL \RAM|ram_s~642feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~642_q\ : std_logic;
SIGNAL \RAM|ram_s~130_q\ : std_logic;
SIGNAL \RAM|ram_s~3243_combout\ : std_logic;
SIGNAL \RAM|ram_s~1666_q\ : std_logic;
SIGNAL \RAM|ram_s~1154feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1154_q\ : std_logic;
SIGNAL \RAM|ram_s~3244_combout\ : std_logic;
SIGNAL \RAM|ram_s~1090feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1090_q\ : std_logic;
SIGNAL \RAM|ram_s~66_q\ : std_logic;
SIGNAL \RAM|ram_s~578feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~578_q\ : std_logic;
SIGNAL \RAM|ram_s~3245_combout\ : std_logic;
SIGNAL \RAM|ram_s~1602_q\ : std_logic;
SIGNAL \RAM|ram_s~3246_combout\ : std_logic;
SIGNAL \RAM|ram_s~3247_combout\ : std_logic;
SIGNAL \RAM|ram_s~3250_combout\ : std_logic;
SIGNAL \RAM|ram_s~3251_combout\ : std_logic;
SIGNAL \RAM|ram_s~194_q\ : std_logic;
SIGNAL \RAM|ram_s~706feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~706_q\ : std_logic;
SIGNAL \RAM|ram_s~3225_combout\ : std_logic;
SIGNAL \RAM|ram_s~1730_q\ : std_logic;
SIGNAL \RAM|ram_s~1218feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1218_q\ : std_logic;
SIGNAL \RAM|ram_s~3226_combout\ : std_logic;
SIGNAL \RAM|ram_s~738feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~738_q\ : std_logic;
SIGNAL \RAM|ram_s~1762_q\ : std_logic;
SIGNAL \RAM|ram_s~1250feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1250_q\ : std_logic;
SIGNAL \RAM|ram_s~226_q\ : std_logic;
SIGNAL \RAM|ram_s~3223_combout\ : std_logic;
SIGNAL \RAM|ram_s~3224_combout\ : std_logic;
SIGNAL \RAM|ram_s~3227_combout\ : std_logic;
SIGNAL \RAM|ram_s~1314feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1314_q\ : std_logic;
SIGNAL \RAM|ram_s~290_q\ : std_logic;
SIGNAL \RAM|ram_s~3228_combout\ : std_logic;
SIGNAL \RAM|ram_s~1826_q\ : std_logic;
SIGNAL \RAM|ram_s~802feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~802_q\ : std_logic;
SIGNAL \RAM|ram_s~3229_combout\ : std_logic;
SIGNAL \RAM|ram_s~770feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~770_q\ : std_logic;
SIGNAL \RAM|ram_s~258_q\ : std_logic;
SIGNAL \RAM|ram_s~3221_combout\ : std_logic;
SIGNAL \RAM|ram_s~1794_q\ : std_logic;
SIGNAL \RAM|ram_s~1282feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1282_q\ : std_logic;
SIGNAL \RAM|ram_s~3222_combout\ : std_logic;
SIGNAL \RAM|ram_s~3230_combout\ : std_logic;
SIGNAL \RAM|ram_s~3262_combout\ : std_logic;
SIGNAL \RAM|ram_s~1699_q\ : std_logic;
SIGNAL \RAM|ram_s~1827feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1827_q\ : std_logic;
SIGNAL \RAM|ram_s~3301_combout\ : std_logic;
SIGNAL \RAM|ram_s~2083_q\ : std_logic;
SIGNAL \RAM|ram_s~1955_q\ : std_logic;
SIGNAL \RAM|ram_s~3302_combout\ : std_logic;
SIGNAL \RAM|ram_s~1603_q\ : std_logic;
SIGNAL \RAM|ram_s~1859feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1859_q\ : std_logic;
SIGNAL \RAM|ram_s~3298_combout\ : std_logic;
SIGNAL \RAM|ram_s~1987_q\ : std_logic;
SIGNAL \RAM|ram_s~1731feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1731_q\ : std_logic;
SIGNAL \RAM|ram_s~3299_combout\ : std_logic;
SIGNAL \RAM|ram_s~1891feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1891_q\ : std_logic;
SIGNAL \RAM|ram_s~2019_q\ : std_logic;
SIGNAL \RAM|ram_s~1763feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1763_q\ : std_logic;
SIGNAL \RAM|ram_s~1635_q\ : std_logic;
SIGNAL \RAM|ram_s~3296_combout\ : std_logic;
SIGNAL \RAM|ram_s~3297_combout\ : std_logic;
SIGNAL \RAM|ram_s~3300_combout\ : std_logic;
SIGNAL \RAM|ram_s~1795feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1795_q\ : std_logic;
SIGNAL \RAM|ram_s~2051_q\ : std_logic;
SIGNAL \RAM|ram_s~1667_q\ : std_logic;
SIGNAL \RAM|ram_s~1923feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1923_q\ : std_logic;
SIGNAL \RAM|ram_s~3294_combout\ : std_logic;
SIGNAL \RAM|ram_s~3295_combout\ : std_logic;
SIGNAL \RAM|ram_s~3303_combout\ : std_logic;
SIGNAL \RAM|ram_s~483feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~483_q\ : std_logic;
SIGNAL \RAM|ram_s~451_q\ : std_logic;
SIGNAL \RAM|ram_s~3290_combout\ : std_logic;
SIGNAL \RAM|ram_s~547_q\ : std_logic;
SIGNAL \RAM|ram_s~515feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~515_q\ : std_logic;
SIGNAL \RAM|ram_s~3291_combout\ : std_logic;
SIGNAL \RAM|ram_s~227feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~227_q\ : std_logic;
SIGNAL \RAM|ram_s~195_q\ : std_logic;
SIGNAL \RAM|ram_s~3283_combout\ : std_logic;
SIGNAL \RAM|ram_s~291_q\ : std_logic;
SIGNAL \RAM|ram_s~259feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~259_q\ : std_logic;
SIGNAL \RAM|ram_s~3284_combout\ : std_logic;
SIGNAL \RAM|ram_s~99feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~99_q\ : std_logic;
SIGNAL \RAM|ram_s~163_q\ : std_logic;
SIGNAL \RAM|ram_s~67_q\ : std_logic;
SIGNAL \RAM|ram_s~131feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~131_q\ : std_logic;
SIGNAL \RAM|ram_s~3287_combout\ : std_logic;
SIGNAL \RAM|ram_s~3288_combout\ : std_logic;
SIGNAL \RAM|ram_s~355feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~355_q\ : std_logic;
SIGNAL \RAM|ram_s~419_q\ : std_logic;
SIGNAL \RAM|ram_s~387feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~387_q\ : std_logic;
SIGNAL \RAM|ram_s~323_q\ : std_logic;
SIGNAL \RAM|ram_s~3285_combout\ : std_logic;
SIGNAL \RAM|ram_s~3286_combout\ : std_logic;
SIGNAL \RAM|ram_s~3289_combout\ : std_logic;
SIGNAL \RAM|ram_s~3292_combout\ : std_logic;
SIGNAL \RAM|ram_s~931_q\ : std_logic;
SIGNAL \RAM|ram_s~675_q\ : std_logic;
SIGNAL \RAM|ram_s~3280_combout\ : std_logic;
SIGNAL \RAM|ram_s~803feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~803_q\ : std_logic;
SIGNAL \RAM|ram_s~1059_q\ : std_logic;
SIGNAL \RAM|ram_s~3281_combout\ : std_logic;
SIGNAL \RAM|ram_s~611_q\ : std_logic;
SIGNAL \RAM|ram_s~867feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~867_q\ : std_logic;
SIGNAL \RAM|ram_s~3273_combout\ : std_logic;
SIGNAL \RAM|ram_s~739feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~739_q\ : std_logic;
SIGNAL \RAM|ram_s~995_q\ : std_logic;
SIGNAL \RAM|ram_s~3274_combout\ : std_logic;
SIGNAL \RAM|ram_s~899feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~899_q\ : std_logic;
SIGNAL \RAM|ram_s~1027_q\ : std_logic;
SIGNAL \RAM|ram_s~643_q\ : std_logic;
SIGNAL \RAM|ram_s~771feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~771_q\ : std_logic;
SIGNAL \RAM|ram_s~3275_combout\ : std_logic;
SIGNAL \RAM|ram_s~3276_combout\ : std_logic;
SIGNAL \RAM|ram_s~835feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~835_q\ : std_logic;
SIGNAL \RAM|ram_s~963_q\ : std_logic;
SIGNAL \RAM|ram_s~707feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~707_q\ : std_logic;
SIGNAL \RAM|ram_s~579_q\ : std_logic;
SIGNAL \RAM|ram_s~3277_combout\ : std_logic;
SIGNAL \RAM|ram_s~3278_combout\ : std_logic;
SIGNAL \RAM|ram_s~3279_combout\ : std_logic;
SIGNAL \RAM|ram_s~3282_combout\ : std_logic;
SIGNAL \RAM|ram_s~3293_combout\ : std_logic;
SIGNAL \RAM|ram_s~1123feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1123_q\ : std_logic;
SIGNAL \RAM|ram_s~1091_q\ : std_logic;
SIGNAL \RAM|ram_s~3267_combout\ : std_logic;
SIGNAL \RAM|ram_s~1187_q\ : std_logic;
SIGNAL \RAM|ram_s~1155feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1155_q\ : std_logic;
SIGNAL \RAM|ram_s~3268_combout\ : std_logic;
SIGNAL \RAM|ram_s~1251feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1251_q\ : std_logic;
SIGNAL \RAM|ram_s~1315_q\ : std_logic;
SIGNAL \RAM|ram_s~1283feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1283_q\ : std_logic;
SIGNAL \RAM|ram_s~1219_q\ : std_logic;
SIGNAL \RAM|ram_s~3265_combout\ : std_logic;
SIGNAL \RAM|ram_s~3266_combout\ : std_logic;
SIGNAL \RAM|ram_s~3269_combout\ : std_logic;
SIGNAL \RAM|ram_s~1379feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1379_q\ : std_logic;
SIGNAL \RAM|ram_s~1347_q\ : std_logic;
SIGNAL \RAM|ram_s~3263_combout\ : std_logic;
SIGNAL \RAM|ram_s~1443_q\ : std_logic;
SIGNAL \RAM|ram_s~1411feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1411_q\ : std_logic;
SIGNAL \RAM|ram_s~3264_combout\ : std_logic;
SIGNAL \RAM|ram_s~1507feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1507_q\ : std_logic;
SIGNAL \RAM|ram_s~1571_q\ : std_logic;
SIGNAL \RAM|ram_s~1539feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1539_q\ : std_logic;
SIGNAL \RAM|ram_s~1475_q\ : std_logic;
SIGNAL \RAM|ram_s~3270_combout\ : std_logic;
SIGNAL \RAM|ram_s~3271_combout\ : std_logic;
SIGNAL \RAM|ram_s~3272_combout\ : std_logic;
SIGNAL \RAM|ram_s~3304_combout\ : std_logic;
SIGNAL \RAM|ram_s~1572feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1572_q\ : std_logic;
SIGNAL \RAM|ram_s~548_q\ : std_logic;
SIGNAL \RAM|ram_s~3343_combout\ : std_logic;
SIGNAL \RAM|ram_s~1060_q\ : std_logic;
SIGNAL \RAM|ram_s~2084_q\ : std_logic;
SIGNAL \RAM|ram_s~3344_combout\ : std_logic;
SIGNAL \RAM|ram_s~804feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~804_q\ : std_logic;
SIGNAL \RAM|ram_s~1828_q\ : std_logic;
SIGNAL \RAM|ram_s~1316feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1316_q\ : std_logic;
SIGNAL \RAM|ram_s~292_q\ : std_logic;
SIGNAL \RAM|ram_s~3338_combout\ : std_logic;
SIGNAL \RAM|ram_s~3339_combout\ : std_logic;
SIGNAL \RAM|ram_s~1188feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1188_q\ : std_logic;
SIGNAL \RAM|ram_s~1700_q\ : std_logic;
SIGNAL \RAM|ram_s~164_q\ : std_logic;
SIGNAL \RAM|ram_s~676feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~676_q\ : std_logic;
SIGNAL \RAM|ram_s~3340_combout\ : std_logic;
SIGNAL \RAM|ram_s~3341_combout\ : std_logic;
SIGNAL \RAM|ram_s~3342_combout\ : std_logic;
SIGNAL \RAM|ram_s~1444feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1444_q\ : std_logic;
SIGNAL \RAM|ram_s~1956_q\ : std_logic;
SIGNAL \RAM|ram_s~932feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~932_q\ : std_logic;
SIGNAL \RAM|ram_s~420_q\ : std_logic;
SIGNAL \RAM|ram_s~3336_combout\ : std_logic;
SIGNAL \RAM|ram_s~3337_combout\ : std_logic;
SIGNAL \RAM|ram_s~3345_combout\ : std_logic;
SIGNAL \RAM|ram_s~1028feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1028_q\ : std_logic;
SIGNAL \RAM|ram_s~2052_q\ : std_logic;
SIGNAL \RAM|ram_s~516_q\ : std_logic;
SIGNAL \RAM|ram_s~1540feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1540_q\ : std_logic;
SIGNAL \RAM|ram_s~3312_combout\ : std_logic;
SIGNAL \RAM|ram_s~3313_combout\ : std_logic;
SIGNAL \RAM|ram_s~1284feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1284_q\ : std_logic;
SIGNAL \RAM|ram_s~260_q\ : std_logic;
SIGNAL \RAM|ram_s~3305_combout\ : std_logic;
SIGNAL \RAM|ram_s~1796_q\ : std_logic;
SIGNAL \RAM|ram_s~772feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~772_q\ : std_logic;
SIGNAL \RAM|ram_s~3306_combout\ : std_logic;
SIGNAL \RAM|ram_s~900feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~900_q\ : std_logic;
SIGNAL \RAM|ram_s~388_q\ : std_logic;
SIGNAL \RAM|ram_s~3307_combout\ : std_logic;
SIGNAL \RAM|ram_s~1924_q\ : std_logic;
SIGNAL \RAM|ram_s~1412feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1412_q\ : std_logic;
SIGNAL \RAM|ram_s~3308_combout\ : std_logic;
SIGNAL \RAM|ram_s~644feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~644_q\ : std_logic;
SIGNAL \RAM|ram_s~132_q\ : std_logic;
SIGNAL \RAM|ram_s~3309_combout\ : std_logic;
SIGNAL \RAM|ram_s~1668_q\ : std_logic;
SIGNAL \RAM|ram_s~1156feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1156_q\ : std_logic;
SIGNAL \RAM|ram_s~3310_combout\ : std_logic;
SIGNAL \RAM|ram_s~3311_combout\ : std_logic;
SIGNAL \RAM|ram_s~3314_combout\ : std_logic;
SIGNAL \RAM|ram_s~996feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~996_q\ : std_logic;
SIGNAL \RAM|ram_s~2020_q\ : std_logic;
SIGNAL \RAM|ram_s~484_q\ : std_logic;
SIGNAL \RAM|ram_s~1508feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1508_q\ : std_logic;
SIGNAL \RAM|ram_s~3322_combout\ : std_logic;
SIGNAL \RAM|ram_s~3323_combout\ : std_logic;
SIGNAL \RAM|ram_s~740feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~740_q\ : std_logic;
SIGNAL \RAM|ram_s~1764_q\ : std_logic;
SIGNAL \RAM|ram_s~1252feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1252_q\ : std_logic;
SIGNAL \RAM|ram_s~228_q\ : std_logic;
SIGNAL \RAM|ram_s~3317_combout\ : std_logic;
SIGNAL \RAM|ram_s~3318_combout\ : std_logic;
SIGNAL \RAM|ram_s~100_q\ : std_logic;
SIGNAL \RAM|ram_s~612feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~612_q\ : std_logic;
SIGNAL \RAM|ram_s~3319_combout\ : std_logic;
SIGNAL \RAM|ram_s~1124_q\ : std_logic;
SIGNAL \RAM|ram_s~1636_q\ : std_logic;
SIGNAL \RAM|ram_s~3320_combout\ : std_logic;
SIGNAL \RAM|ram_s~3321_combout\ : std_logic;
SIGNAL \RAM|ram_s~868feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~868_q\ : std_logic;
SIGNAL \RAM|ram_s~356_q\ : std_logic;
SIGNAL \RAM|ram_s~3315_combout\ : std_logic;
SIGNAL \RAM|ram_s~1892_q\ : std_logic;
SIGNAL \RAM|ram_s~1380feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1380_q\ : std_logic;
SIGNAL \RAM|ram_s~3316_combout\ : std_logic;
SIGNAL \RAM|ram_s~3324_combout\ : std_logic;
SIGNAL \RAM|ram_s~708feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~708_q\ : std_logic;
SIGNAL \RAM|ram_s~1732_q\ : std_logic;
SIGNAL \RAM|ram_s~196_q\ : std_logic;
SIGNAL \RAM|ram_s~1220feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1220_q\ : std_logic;
SIGNAL \RAM|ram_s~3325_combout\ : std_logic;
SIGNAL \RAM|ram_s~3326_combout\ : std_logic;
SIGNAL \RAM|ram_s~1348feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1348_q\ : std_logic;
SIGNAL \RAM|ram_s~324_q\ : std_logic;
SIGNAL \RAM|ram_s~836feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~836_q\ : std_logic;
SIGNAL \RAM|ram_s~3327_combout\ : std_logic;
SIGNAL \RAM|ram_s~1860_q\ : std_logic;
SIGNAL \RAM|ram_s~3328_combout\ : std_logic;
SIGNAL \RAM|ram_s~1092feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1092_q\ : std_logic;
SIGNAL \RAM|ram_s~1604_q\ : std_logic;
SIGNAL \RAM|ram_s~68_q\ : std_logic;
SIGNAL \RAM|ram_s~580feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~580_q\ : std_logic;
SIGNAL \RAM|ram_s~3329_combout\ : std_logic;
SIGNAL \RAM|ram_s~3330_combout\ : std_logic;
SIGNAL \RAM|ram_s~3331_combout\ : std_logic;
SIGNAL \RAM|ram_s~452_q\ : std_logic;
SIGNAL \RAM|ram_s~1476feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1476_q\ : std_logic;
SIGNAL \RAM|ram_s~3332_combout\ : std_logic;
SIGNAL \RAM|ram_s~1988_q\ : std_logic;
SIGNAL \RAM|ram_s~964feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~964_q\ : std_logic;
SIGNAL \RAM|ram_s~3333_combout\ : std_logic;
SIGNAL \RAM|ram_s~3334_combout\ : std_logic;
SIGNAL \RAM|ram_s~3335_combout\ : std_logic;
SIGNAL \RAM|ram_s~3346_combout\ : std_logic;
SIGNAL \RAM|ram_s~549_q\ : std_logic;
SIGNAL \RAM|ram_s~1573feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1573_q\ : std_logic;
SIGNAL \RAM|ram_s~3385_combout\ : std_logic;
SIGNAL \RAM|ram_s~1061_q\ : std_logic;
SIGNAL \RAM|ram_s~2085_q\ : std_logic;
SIGNAL \RAM|ram_s~3386_combout\ : std_logic;
SIGNAL \RAM|ram_s~1541feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1541_q\ : std_logic;
SIGNAL \RAM|ram_s~517_q\ : std_logic;
SIGNAL \RAM|ram_s~1029feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1029_q\ : std_logic;
SIGNAL \RAM|ram_s~3378_combout\ : std_logic;
SIGNAL \RAM|ram_s~2053_q\ : std_logic;
SIGNAL \RAM|ram_s~3379_combout\ : std_logic;
SIGNAL \RAM|ram_s~1477feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1477_q\ : std_logic;
SIGNAL \RAM|ram_s~965feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~965_q\ : std_logic;
SIGNAL \RAM|ram_s~453_q\ : std_logic;
SIGNAL \RAM|ram_s~3382_combout\ : std_logic;
SIGNAL \RAM|ram_s~1989_q\ : std_logic;
SIGNAL \RAM|ram_s~3383_combout\ : std_logic;
SIGNAL \RAM|ram_s~1509feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1509_q\ : std_logic;
SIGNAL \RAM|ram_s~485_q\ : std_logic;
SIGNAL \RAM|ram_s~3380_combout\ : std_logic;
SIGNAL \RAM|ram_s~2021_q\ : std_logic;
SIGNAL \RAM|ram_s~997feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~997_q\ : std_logic;
SIGNAL \RAM|ram_s~3381_combout\ : std_logic;
SIGNAL \RAM|ram_s~3384_combout\ : std_logic;
SIGNAL \RAM|ram_s~3387_combout\ : std_logic;
SIGNAL \RAM|ram_s~421_q\ : std_logic;
SIGNAL \RAM|ram_s~1445feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1445_q\ : std_logic;
SIGNAL \RAM|ram_s~3354_combout\ : std_logic;
SIGNAL \RAM|ram_s~1957_q\ : std_logic;
SIGNAL \RAM|ram_s~933feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~933_q\ : std_logic;
SIGNAL \RAM|ram_s~3355_combout\ : std_logic;
SIGNAL \RAM|ram_s~1381feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1381_q\ : std_logic;
SIGNAL \RAM|ram_s~357_q\ : std_logic;
SIGNAL \RAM|ram_s~3347_combout\ : std_logic;
SIGNAL \RAM|ram_s~1893_q\ : std_logic;
SIGNAL \RAM|ram_s~869feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~869_q\ : std_logic;
SIGNAL \RAM|ram_s~3348_combout\ : std_logic;
SIGNAL \RAM|ram_s~325_q\ : std_logic;
SIGNAL \RAM|ram_s~837feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~837_q\ : std_logic;
SIGNAL \RAM|ram_s~3351_combout\ : std_logic;
SIGNAL \RAM|ram_s~1861_q\ : std_logic;
SIGNAL \RAM|ram_s~1349feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1349_q\ : std_logic;
SIGNAL \RAM|ram_s~3352_combout\ : std_logic;
SIGNAL \RAM|ram_s~1413feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1413_q\ : std_logic;
SIGNAL \RAM|ram_s~1925_q\ : std_logic;
SIGNAL \RAM|ram_s~389_q\ : std_logic;
SIGNAL \RAM|ram_s~901feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~901_q\ : std_logic;
SIGNAL \RAM|ram_s~3349_combout\ : std_logic;
SIGNAL \RAM|ram_s~3350_combout\ : std_logic;
SIGNAL \RAM|ram_s~3353_combout\ : std_logic;
SIGNAL \RAM|ram_s~3356_combout\ : std_logic;
SIGNAL \RAM|ram_s~101_q\ : std_logic;
SIGNAL \RAM|ram_s~1125feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1125_q\ : std_logic;
SIGNAL \RAM|ram_s~3367_combout\ : std_logic;
SIGNAL \RAM|ram_s~1637_q\ : std_logic;
SIGNAL \RAM|ram_s~613feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~613_q\ : std_logic;
SIGNAL \RAM|ram_s~3368_combout\ : std_logic;
SIGNAL \RAM|ram_s~677feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~677_q\ : std_logic;
SIGNAL \RAM|ram_s~1701_q\ : std_logic;
SIGNAL \RAM|ram_s~1189feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1189_q\ : std_logic;
SIGNAL \RAM|ram_s~165_q\ : std_logic;
SIGNAL \RAM|ram_s~3374_combout\ : std_logic;
SIGNAL \RAM|ram_s~3375_combout\ : std_logic;
SIGNAL \RAM|ram_s~1157feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1157_q\ : std_logic;
SIGNAL \RAM|ram_s~1669_q\ : std_logic;
SIGNAL \RAM|ram_s~645feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~645_q\ : std_logic;
SIGNAL \RAM|ram_s~133_q\ : std_logic;
SIGNAL \RAM|ram_s~3369_combout\ : std_logic;
SIGNAL \RAM|ram_s~3370_combout\ : std_logic;
SIGNAL \RAM|ram_s~69_q\ : std_logic;
SIGNAL \RAM|ram_s~581feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~581_q\ : std_logic;
SIGNAL \RAM|ram_s~3371_combout\ : std_logic;
SIGNAL \RAM|ram_s~1605_q\ : std_logic;
SIGNAL \RAM|ram_s~1093feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1093_q\ : std_logic;
SIGNAL \RAM|ram_s~3372_combout\ : std_logic;
SIGNAL \RAM|ram_s~3373_combout\ : std_logic;
SIGNAL \RAM|ram_s~3376_combout\ : std_logic;
SIGNAL \RAM|ram_s~1317feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1317_q\ : std_logic;
SIGNAL \RAM|ram_s~293_q\ : std_logic;
SIGNAL \RAM|ram_s~3364_combout\ : std_logic;
SIGNAL \RAM|ram_s~1829_q\ : std_logic;
SIGNAL \RAM|ram_s~805feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~805_q\ : std_logic;
SIGNAL \RAM|ram_s~3365_combout\ : std_logic;
SIGNAL \RAM|ram_s~773feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~773_q\ : std_logic;
SIGNAL \RAM|ram_s~261_q\ : std_logic;
SIGNAL \RAM|ram_s~3357_combout\ : std_logic;
SIGNAL \RAM|ram_s~1797_q\ : std_logic;
SIGNAL \RAM|ram_s~1285feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1285_q\ : std_logic;
SIGNAL \RAM|ram_s~3358_combout\ : std_logic;
SIGNAL \RAM|ram_s~1221feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1221_q\ : std_logic;
SIGNAL \RAM|ram_s~1733_q\ : std_logic;
SIGNAL \RAM|ram_s~197_q\ : std_logic;
SIGNAL \RAM|ram_s~709feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~709_q\ : std_logic;
SIGNAL \RAM|ram_s~3361_combout\ : std_logic;
SIGNAL \RAM|ram_s~3362_combout\ : std_logic;
SIGNAL \RAM|ram_s~1253feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1253_q\ : std_logic;
SIGNAL \RAM|ram_s~229_q\ : std_logic;
SIGNAL \RAM|ram_s~3359_combout\ : std_logic;
SIGNAL \RAM|ram_s~1765_q\ : std_logic;
SIGNAL \RAM|ram_s~741feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~741_q\ : std_logic;
SIGNAL \RAM|ram_s~3360_combout\ : std_logic;
SIGNAL \RAM|ram_s~3363_combout\ : std_logic;
SIGNAL \RAM|ram_s~3366_combout\ : std_logic;
SIGNAL \RAM|ram_s~3377_combout\ : std_logic;
SIGNAL \RAM|ram_s~3388_combout\ : std_logic;
SIGNAL \RAM|ram_s~1414feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1414_q\ : std_logic;
SIGNAL \RAM|ram_s~1446_q\ : std_logic;
SIGNAL \RAM|ram_s~1382feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1382_q\ : std_logic;
SIGNAL \RAM|ram_s~1350_q\ : std_logic;
SIGNAL \RAM|ram_s~3399_combout\ : std_logic;
SIGNAL \RAM|ram_s~3400_combout\ : std_logic;
SIGNAL \RAM|ram_s~1222_q\ : std_logic;
SIGNAL \RAM|ram_s~1286feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1286_q\ : std_logic;
SIGNAL \RAM|ram_s~3401_combout\ : std_logic;
SIGNAL \RAM|ram_s~1318_q\ : std_logic;
SIGNAL \RAM|ram_s~1254feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1254_q\ : std_logic;
SIGNAL \RAM|ram_s~3402_combout\ : std_logic;
SIGNAL \RAM|ram_s~1126feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1126_q\ : std_logic;
SIGNAL \RAM|ram_s~1094_q\ : std_logic;
SIGNAL \RAM|ram_s~3403_combout\ : std_logic;
SIGNAL \RAM|ram_s~1190_q\ : std_logic;
SIGNAL \RAM|ram_s~1158feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1158_q\ : std_logic;
SIGNAL \RAM|ram_s~3404_combout\ : std_logic;
SIGNAL \RAM|ram_s~3405_combout\ : std_logic;
SIGNAL \RAM|ram_s~1542feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1542_q\ : std_logic;
SIGNAL \RAM|ram_s~1478_q\ : std_logic;
SIGNAL \RAM|ram_s~3406_combout\ : std_logic;
SIGNAL \RAM|ram_s~1574_q\ : std_logic;
SIGNAL \RAM|ram_s~1510feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1510_q\ : std_logic;
SIGNAL \RAM|ram_s~3407_combout\ : std_logic;
SIGNAL \RAM|ram_s~3408_combout\ : std_logic;
SIGNAL \RAM|ram_s~70_q\ : std_logic;
SIGNAL \RAM|ram_s~134feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~134_q\ : std_logic;
SIGNAL \RAM|ram_s~3413_combout\ : std_logic;
SIGNAL \RAM|ram_s~102feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~102_q\ : std_logic;
SIGNAL \RAM|ram_s~166_q\ : std_logic;
SIGNAL \RAM|ram_s~3414_combout\ : std_logic;
SIGNAL \RAM|ram_s~326_q\ : std_logic;
SIGNAL \RAM|ram_s~390feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~390_q\ : std_logic;
SIGNAL \RAM|ram_s~3411_combout\ : std_logic;
SIGNAL \RAM|ram_s~422_q\ : std_logic;
SIGNAL \RAM|ram_s~358feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~358_q\ : std_logic;
SIGNAL \RAM|ram_s~3412_combout\ : std_logic;
SIGNAL \RAM|ram_s~3415_combout\ : std_logic;
SIGNAL \RAM|ram_s~230feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~230_q\ : std_logic;
SIGNAL \RAM|ram_s~198_q\ : std_logic;
SIGNAL \RAM|ram_s~3409_combout\ : std_logic;
SIGNAL \RAM|ram_s~294_q\ : std_logic;
SIGNAL \RAM|ram_s~262feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~262_q\ : std_logic;
SIGNAL \RAM|ram_s~3410_combout\ : std_logic;
SIGNAL \RAM|ram_s~518feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~518_q\ : std_logic;
SIGNAL \RAM|ram_s~550_q\ : std_logic;
SIGNAL \RAM|ram_s~486feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~486_q\ : std_logic;
SIGNAL \RAM|ram_s~454_q\ : std_logic;
SIGNAL \RAM|ram_s~3416_combout\ : std_logic;
SIGNAL \RAM|ram_s~3417_combout\ : std_logic;
SIGNAL \RAM|ram_s~3418_combout\ : std_logic;
SIGNAL \RAM|ram_s~3419_combout\ : std_logic;
SIGNAL \RAM|ram_s~1862feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1862_q\ : std_logic;
SIGNAL \RAM|ram_s~1606_q\ : std_logic;
SIGNAL \RAM|ram_s~3424_combout\ : std_logic;
SIGNAL \RAM|ram_s~1734feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1734_q\ : std_logic;
SIGNAL \RAM|ram_s~1990_q\ : std_logic;
SIGNAL \RAM|ram_s~3425_combout\ : std_logic;
SIGNAL \RAM|ram_s~1894feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1894_q\ : std_logic;
SIGNAL \RAM|ram_s~2022_q\ : std_logic;
SIGNAL \RAM|ram_s~1766feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1766_q\ : std_logic;
SIGNAL \RAM|ram_s~1638_q\ : std_logic;
SIGNAL \RAM|ram_s~3422_combout\ : std_logic;
SIGNAL \RAM|ram_s~3423_combout\ : std_logic;
SIGNAL \RAM|ram_s~3426_combout\ : std_logic;
SIGNAL \RAM|ram_s~1670_q\ : std_logic;
SIGNAL \RAM|ram_s~1926feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1926_q\ : std_logic;
SIGNAL \RAM|ram_s~3420_combout\ : std_logic;
SIGNAL \RAM|ram_s~2054_q\ : std_logic;
SIGNAL \RAM|ram_s~1798feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1798_q\ : std_logic;
SIGNAL \RAM|ram_s~3421_combout\ : std_logic;
SIGNAL \RAM|ram_s~1702_q\ : std_logic;
SIGNAL \RAM|ram_s~1830feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~1830_q\ : std_logic;
SIGNAL \RAM|ram_s~3427_combout\ : std_logic;
SIGNAL \RAM|ram_s~1958_q\ : std_logic;
SIGNAL \RAM|ram_s~2086_q\ : std_logic;
SIGNAL \RAM|ram_s~3428_combout\ : std_logic;
SIGNAL \RAM|ram_s~3429_combout\ : std_logic;
SIGNAL \RAM|ram_s~838feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~838_q\ : std_logic;
SIGNAL \RAM|ram_s~966_q\ : std_logic;
SIGNAL \RAM|ram_s~582_q\ : std_logic;
SIGNAL \RAM|ram_s~710feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~710_q\ : std_logic;
SIGNAL \RAM|ram_s~3393_combout\ : std_logic;
SIGNAL \RAM|ram_s~3394_combout\ : std_logic;
SIGNAL \RAM|ram_s~646_q\ : std_logic;
SIGNAL \RAM|ram_s~774feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~774_q\ : std_logic;
SIGNAL \RAM|ram_s~3391_combout\ : std_logic;
SIGNAL \RAM|ram_s~1030_q\ : std_logic;
SIGNAL \RAM|ram_s~902feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~902_q\ : std_logic;
SIGNAL \RAM|ram_s~3392_combout\ : std_logic;
SIGNAL \RAM|ram_s~3395_combout\ : std_logic;
SIGNAL \RAM|ram_s~614_q\ : std_logic;
SIGNAL \RAM|ram_s~870feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~870_q\ : std_logic;
SIGNAL \RAM|ram_s~3389_combout\ : std_logic;
SIGNAL \RAM|ram_s~998_q\ : std_logic;
SIGNAL \RAM|ram_s~742feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~742_q\ : std_logic;
SIGNAL \RAM|ram_s~3390_combout\ : std_logic;
SIGNAL \RAM|ram_s~934feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~934_q\ : std_logic;
SIGNAL \RAM|ram_s~678_q\ : std_logic;
SIGNAL \RAM|ram_s~3396_combout\ : std_logic;
SIGNAL \RAM|ram_s~806feeder_combout\ : std_logic;
SIGNAL \RAM|ram_s~806_q\ : std_logic;
SIGNAL \RAM|ram_s~1062_q\ : std_logic;
SIGNAL \RAM|ram_s~3397_combout\ : std_logic;
SIGNAL \RAM|ram_s~3398_combout\ : std_logic;
SIGNAL \RAM|ram_s~3430_combout\ : std_logic;
SIGNAL \ULA|resultado\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC|PC|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ROM|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \ALT_INV_reset_pc~inputclkctrl_outclk\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_Clk <= Clk;
ww_enable_pc <= enable_pc;
ww_reset_pc <= reset_pc;
ww_muxRT_RD <= muxRT_RD;
ww_muxRT_Imediato <= muxRT_Imediato;
ww_muxULA_RAM <= muxULA_RAM;
saidaMUX_BULA <= ww_saidaMUX_BULA;
ww_escreveC <= escreveC;
Saida <= ww_Saida;
SaidaA1 <= ww_SaidaA1;
SaidaB1 <= ww_SaidaB1;
SaidaROM <= ww_SaidaROM;
ww_EntradaFunct <= EntradaFunct;
ww_we <= we;
saidaRAM <= ww_saidaRAM;
ww_beq <= beq;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\reset_pc~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \reset_pc~input_o\);

\ULA|Mux34~1clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ULA|Mux34~1_combout\);

\Clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clk~input_o\);
\ROM|ALT_INV_memROM~2_combout\ <= NOT \ROM|memROM~2_combout\;
\ALT_INV_reset_pc~inputclkctrl_outclk\ <= NOT \reset_pc~inputclkctrl_outclk\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X41_Y7_N9
\saidaMUX_BULA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[0]~57_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[0]~output_o\);

-- Location: IOOBUF_X41_Y7_N23
\saidaMUX_BULA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[1]~58_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[1]~output_o\);

-- Location: IOOBUF_X9_Y0_N16
\saidaMUX_BULA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[2]~49_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[2]~output_o\);

-- Location: IOOBUF_X41_Y27_N16
\saidaMUX_BULA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[3]~50_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[3]~output_o\);

-- Location: IOOBUF_X41_Y13_N2
\saidaMUX_BULA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[4]~51_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[4]~output_o\);

-- Location: IOOBUF_X41_Y10_N9
\saidaMUX_BULA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[5]~52_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[5]~output_o\);

-- Location: IOOBUF_X41_Y18_N16
\saidaMUX_BULA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[6]~53_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[6]~output_o\);

-- Location: IOOBUF_X41_Y12_N16
\saidaMUX_BULA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[7]~54_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[7]~output_o\);

-- Location: IOOBUF_X41_Y6_N23
\saidaMUX_BULA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[8]~55_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[8]~output_o\);

-- Location: IOOBUF_X0_Y10_N2
\saidaMUX_BULA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[9]~56_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[9]~output_o\);

-- Location: IOOBUF_X9_Y29_N30
\saidaMUX_BULA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[10]~59_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[10]~output_o\);

-- Location: IOOBUF_X41_Y5_N9
\saidaMUX_BULA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[11]~60_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[11]~output_o\);

-- Location: IOOBUF_X0_Y21_N2
\saidaMUX_BULA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[12]~61_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[12]~output_o\);

-- Location: IOOBUF_X41_Y9_N23
\saidaMUX_BULA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[13]~62_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[13]~output_o\);

-- Location: IOOBUF_X11_Y0_N9
\saidaMUX_BULA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[14]~63_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[14]~output_o\);

-- Location: IOOBUF_X41_Y12_N9
\saidaMUX_BULA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[15]~64_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[15]~output_o\);

-- Location: IOOBUF_X41_Y12_N23
\saidaMUX_BULA[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[16]~65_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[16]~output_o\);

-- Location: IOOBUF_X41_Y27_N23
\saidaMUX_BULA[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[17]~66_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[17]~output_o\);

-- Location: IOOBUF_X41_Y13_N16
\saidaMUX_BULA[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[18]~67_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[18]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\saidaMUX_BULA[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[19]~68_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[19]~output_o\);

-- Location: IOOBUF_X7_Y29_N16
\saidaMUX_BULA[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[20]~69_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[20]~output_o\);

-- Location: IOOBUF_X41_Y13_N9
\saidaMUX_BULA[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[21]~70_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[21]~output_o\);

-- Location: IOOBUF_X0_Y12_N2
\saidaMUX_BULA[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[22]~71_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[22]~output_o\);

-- Location: IOOBUF_X41_Y20_N23
\saidaMUX_BULA[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[23]~72_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[23]~output_o\);

-- Location: IOOBUF_X41_Y24_N16
\saidaMUX_BULA[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[24]~73_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[24]~output_o\);

-- Location: IOOBUF_X0_Y13_N2
\saidaMUX_BULA[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[25]~74_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[25]~output_o\);

-- Location: IOOBUF_X41_Y25_N2
\saidaMUX_BULA[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[26]~75_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[26]~output_o\);

-- Location: IOOBUF_X41_Y14_N23
\saidaMUX_BULA[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[27]~76_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[27]~output_o\);

-- Location: IOOBUF_X41_Y18_N23
\saidaMUX_BULA[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[28]~77_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[28]~output_o\);

-- Location: IOOBUF_X7_Y29_N9
\saidaMUX_BULA[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[29]~78_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[29]~output_o\);

-- Location: IOOBUF_X41_Y25_N9
\saidaMUX_BULA[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[30]~79_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[30]~output_o\);

-- Location: IOOBUF_X41_Y13_N23
\saidaMUX_BULA[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \MUX_BULA|Y[31]~80_combout\,
	devoe => ww_devoe,
	o => \saidaMUX_BULA[31]~output_o\);

-- Location: IOOBUF_X11_Y29_N30
\Saida[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(0),
	devoe => ww_devoe,
	o => \Saida[0]~output_o\);

-- Location: IOOBUF_X26_Y29_N30
\Saida[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(1),
	devoe => ww_devoe,
	o => \Saida[1]~output_o\);

-- Location: IOOBUF_X41_Y12_N2
\Saida[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(2),
	devoe => ww_devoe,
	o => \Saida[2]~output_o\);

-- Location: IOOBUF_X41_Y11_N2
\Saida[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(3),
	devoe => ww_devoe,
	o => \Saida[3]~output_o\);

-- Location: IOOBUF_X41_Y10_N2
\Saida[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(4),
	devoe => ww_devoe,
	o => \Saida[4]~output_o\);

-- Location: IOOBUF_X41_Y17_N9
\Saida[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(5),
	devoe => ww_devoe,
	o => \Saida[5]~output_o\);

-- Location: IOOBUF_X41_Y26_N2
\Saida[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(6),
	devoe => ww_devoe,
	o => \Saida[6]~output_o\);

-- Location: IOOBUF_X41_Y3_N9
\Saida[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(7),
	devoe => ww_devoe,
	o => \Saida[7]~output_o\);

-- Location: IOOBUF_X41_Y24_N23
\Saida[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(8),
	devoe => ww_devoe,
	o => \Saida[8]~output_o\);

-- Location: IOOBUF_X9_Y29_N2
\Saida[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(9),
	devoe => ww_devoe,
	o => \Saida[9]~output_o\);

-- Location: IOOBUF_X26_Y29_N9
\Saida[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(10),
	devoe => ww_devoe,
	o => \Saida[10]~output_o\);

-- Location: IOOBUF_X41_Y26_N16
\Saida[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(11),
	devoe => ww_devoe,
	o => \Saida[11]~output_o\);

-- Location: IOOBUF_X5_Y29_N16
\Saida[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(12),
	devoe => ww_devoe,
	o => \Saida[12]~output_o\);

-- Location: IOOBUF_X41_Y25_N16
\Saida[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(13),
	devoe => ww_devoe,
	o => \Saida[13]~output_o\);

-- Location: IOOBUF_X28_Y29_N23
\Saida[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(14),
	devoe => ww_devoe,
	o => \Saida[14]~output_o\);

-- Location: IOOBUF_X39_Y29_N30
\Saida[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(15),
	devoe => ww_devoe,
	o => \Saida[15]~output_o\);

-- Location: IOOBUF_X26_Y29_N16
\Saida[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(16),
	devoe => ww_devoe,
	o => \Saida[16]~output_o\);

-- Location: IOOBUF_X32_Y29_N2
\Saida[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(17),
	devoe => ww_devoe,
	o => \Saida[17]~output_o\);

-- Location: IOOBUF_X21_Y29_N16
\Saida[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(18),
	devoe => ww_devoe,
	o => \Saida[18]~output_o\);

-- Location: IOOBUF_X9_Y29_N23
\Saida[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(19),
	devoe => ww_devoe,
	o => \Saida[19]~output_o\);

-- Location: IOOBUF_X0_Y23_N2
\Saida[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(20),
	devoe => ww_devoe,
	o => \Saida[20]~output_o\);

-- Location: IOOBUF_X16_Y29_N16
\Saida[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(21),
	devoe => ww_devoe,
	o => \Saida[21]~output_o\);

-- Location: IOOBUF_X11_Y29_N16
\Saida[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(22),
	devoe => ww_devoe,
	o => \Saida[22]~output_o\);

-- Location: IOOBUF_X32_Y29_N9
\Saida[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(23),
	devoe => ww_devoe,
	o => \Saida[23]~output_o\);

-- Location: IOOBUF_X41_Y22_N23
\Saida[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(24),
	devoe => ww_devoe,
	o => \Saida[24]~output_o\);

-- Location: IOOBUF_X41_Y23_N2
\Saida[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(25),
	devoe => ww_devoe,
	o => \Saida[25]~output_o\);

-- Location: IOOBUF_X21_Y29_N30
\Saida[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(26),
	devoe => ww_devoe,
	o => \Saida[26]~output_o\);

-- Location: IOOBUF_X16_Y29_N23
\Saida[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(27),
	devoe => ww_devoe,
	o => \Saida[27]~output_o\);

-- Location: IOOBUF_X16_Y29_N9
\Saida[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(28),
	devoe => ww_devoe,
	o => \Saida[28]~output_o\);

-- Location: IOOBUF_X14_Y29_N9
\Saida[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(29),
	devoe => ww_devoe,
	o => \Saida[29]~output_o\);

-- Location: IOOBUF_X11_Y29_N2
\Saida[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(30),
	devoe => ww_devoe,
	o => \Saida[30]~output_o\);

-- Location: IOOBUF_X21_Y29_N2
\Saida[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ULA|resultado\(31),
	devoe => ww_devoe,
	o => \Saida[31]~output_o\);

-- Location: IOOBUF_X35_Y29_N30
\SaidaA1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[0]~40_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[0]~output_o\);

-- Location: IOOBUF_X37_Y29_N16
\SaidaA1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[1]~41_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[1]~output_o\);

-- Location: IOOBUF_X23_Y29_N23
\SaidaA1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[2]~42_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[2]~output_o\);

-- Location: IOOBUF_X0_Y23_N9
\SaidaA1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[3]~43_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[3]~output_o\);

-- Location: IOOBUF_X39_Y29_N2
\SaidaA1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[4]~44_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[4]~output_o\);

-- Location: IOOBUF_X41_Y22_N16
\SaidaA1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[5]~45_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[5]~output_o\);

-- Location: IOOBUF_X41_Y24_N2
\SaidaA1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[6]~46_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[6]~output_o\);

-- Location: IOOBUF_X39_Y29_N9
\SaidaA1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[7]~47_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[7]~output_o\);

-- Location: IOOBUF_X35_Y29_N9
\SaidaA1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[8]~48_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[8]~output_o\);

-- Location: IOOBUF_X41_Y2_N9
\SaidaA1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[9]~50_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[9]~output_o\);

-- Location: IOOBUF_X30_Y29_N16
\SaidaA1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[10]~51_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[10]~output_o\);

-- Location: IOOBUF_X30_Y29_N23
\SaidaA1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[11]~53_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[11]~output_o\);

-- Location: IOOBUF_X30_Y0_N9
\SaidaA1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[12]~54_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[12]~output_o\);

-- Location: IOOBUF_X41_Y7_N2
\SaidaA1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[13]~56_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[13]~output_o\);

-- Location: IOOBUF_X28_Y29_N16
\SaidaA1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[14]~57_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[14]~output_o\);

-- Location: IOOBUF_X28_Y0_N16
\SaidaA1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[15]~59_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[15]~output_o\);

-- Location: IOOBUF_X35_Y29_N2
\SaidaA1[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[16]~60_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[16]~output_o\);

-- Location: IOOBUF_X35_Y29_N23
\SaidaA1[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[17]~62_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[17]~output_o\);

-- Location: IOOBUF_X7_Y29_N2
\SaidaA1[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[18]~63_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[18]~output_o\);

-- Location: IOOBUF_X5_Y29_N23
\SaidaA1[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[19]~65_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[19]~output_o\);

-- Location: IOOBUF_X0_Y20_N2
\SaidaA1[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[20]~66_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[20]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\SaidaA1[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[21]~68_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[21]~output_o\);

-- Location: IOOBUF_X21_Y29_N23
\SaidaA1[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[22]~69_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[22]~output_o\);

-- Location: IOOBUF_X41_Y17_N2
\SaidaA1[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[23]~71_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[23]~output_o\);

-- Location: IOOBUF_X41_Y24_N9
\SaidaA1[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[24]~72_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[24]~output_o\);

-- Location: IOOBUF_X32_Y0_N23
\SaidaA1[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[25]~74_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[25]~output_o\);

-- Location: IOOBUF_X5_Y29_N9
\SaidaA1[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[26]~75_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[26]~output_o\);

-- Location: IOOBUF_X1_Y29_N9
\SaidaA1[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[27]~77_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[27]~output_o\);

-- Location: IOOBUF_X9_Y29_N9
\SaidaA1[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[28]~78_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[28]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\SaidaA1[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[29]~80_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[29]~output_o\);

-- Location: IOOBUF_X41_Y21_N9
\SaidaA1[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[30]~81_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[30]~output_o\);

-- Location: IOOBUF_X23_Y29_N30
\SaidaA1[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaA[31]~83_combout\,
	devoe => ww_devoe,
	o => \SaidaA1[31]~output_o\);

-- Location: IOOBUF_X21_Y29_N9
\SaidaB1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[0]~0_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[0]~output_o\);

-- Location: IOOBUF_X14_Y29_N30
\SaidaB1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[1]~1_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[1]~output_o\);

-- Location: IOOBUF_X28_Y0_N23
\SaidaB1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[2]~2_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[2]~output_o\);

-- Location: IOOBUF_X9_Y29_N16
\SaidaB1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[3]~3_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[3]~output_o\);

-- Location: IOOBUF_X28_Y29_N30
\SaidaB1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[4]~4_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[4]~output_o\);

-- Location: IOOBUF_X26_Y29_N23
\SaidaB1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[5]~5_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[5]~output_o\);

-- Location: IOOBUF_X41_Y19_N9
\SaidaB1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[6]~6_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[6]~output_o\);

-- Location: IOOBUF_X0_Y12_N16
\SaidaB1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[7]~7_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[7]~output_o\);

-- Location: IOOBUF_X26_Y0_N23
\SaidaB1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[8]~8_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[8]~output_o\);

-- Location: IOOBUF_X16_Y29_N2
\SaidaB1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[9]~9_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[9]~output_o\);

-- Location: IOOBUF_X41_Y5_N23
\SaidaB1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[10]~10_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[10]~output_o\);

-- Location: IOOBUF_X23_Y29_N2
\SaidaB1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[11]~11_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[11]~output_o\);

-- Location: IOOBUF_X3_Y29_N2
\SaidaB1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[12]~12_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[12]~output_o\);

-- Location: IOOBUF_X35_Y29_N16
\SaidaB1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[13]~13_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[13]~output_o\);

-- Location: IOOBUF_X28_Y29_N2
\SaidaB1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[14]~14_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[14]~output_o\);

-- Location: IOOBUF_X28_Y29_N9
\SaidaB1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[15]~15_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[15]~output_o\);

-- Location: IOOBUF_X32_Y29_N16
\SaidaB1[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[16]~16_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[16]~output_o\);

-- Location: IOOBUF_X23_Y29_N9
\SaidaB1[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[17]~17_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[17]~output_o\);

-- Location: IOOBUF_X30_Y29_N30
\SaidaB1[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[18]~18_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[18]~output_o\);

-- Location: IOOBUF_X41_Y26_N9
\SaidaB1[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[19]~19_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[19]~output_o\);

-- Location: IOOBUF_X41_Y8_N2
\SaidaB1[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[20]~20_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[20]~output_o\);

-- Location: IOOBUF_X1_Y29_N16
\SaidaB1[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[21]~21_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[21]~output_o\);

-- Location: IOOBUF_X41_Y8_N23
\SaidaB1[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[22]~22_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[22]~output_o\);

-- Location: IOOBUF_X30_Y0_N2
\SaidaB1[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[23]~23_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[23]~output_o\);

-- Location: IOOBUF_X41_Y21_N16
\SaidaB1[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[24]~24_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[24]~output_o\);

-- Location: IOOBUF_X16_Y29_N30
\SaidaB1[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[25]~25_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[25]~output_o\);

-- Location: IOOBUF_X23_Y29_N16
\SaidaB1[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[26]~26_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[26]~output_o\);

-- Location: IOOBUF_X26_Y29_N2
\SaidaB1[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[27]~27_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[27]~output_o\);

-- Location: IOOBUF_X41_Y21_N2
\SaidaB1[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[28]~28_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[28]~output_o\);

-- Location: IOOBUF_X14_Y29_N2
\SaidaB1[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[29]~29_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[29]~output_o\);

-- Location: IOOBUF_X37_Y29_N30
\SaidaB1[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[30]~30_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[30]~output_o\);

-- Location: IOOBUF_X32_Y29_N23
\SaidaB1[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANCO|saidaB[31]~31_combout\,
	devoe => ww_devoe,
	o => \SaidaB1[31]~output_o\);

-- Location: IOOBUF_X0_Y9_N23
\SaidaROM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[0]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\SaidaROM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[1]~output_o\);

-- Location: IOOBUF_X28_Y0_N30
\SaidaROM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[2]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\SaidaROM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[3]~output_o\);

-- Location: IOOBUF_X5_Y0_N2
\SaidaROM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[4]~output_o\);

-- Location: IOOBUF_X19_Y0_N2
\SaidaROM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[5]~output_o\);

-- Location: IOOBUF_X32_Y0_N2
\SaidaROM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[6]~output_o\);

-- Location: IOOBUF_X0_Y13_N9
\SaidaROM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[7]~output_o\);

-- Location: IOOBUF_X1_Y29_N2
\SaidaROM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[8]~output_o\);

-- Location: IOOBUF_X28_Y0_N9
\SaidaROM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[9]~output_o\);

-- Location: IOOBUF_X9_Y0_N2
\SaidaROM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[10]~output_o\);

-- Location: IOOBUF_X37_Y0_N9
\SaidaROM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[11]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\SaidaROM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[12]~output_o\);

-- Location: IOOBUF_X0_Y10_N9
\SaidaROM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[13]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\SaidaROM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[14]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\SaidaROM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[15]~output_o\);

-- Location: IOOBUF_X41_Y20_N2
\SaidaROM[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM~3_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[16]~output_o\);

-- Location: IOOBUF_X41_Y22_N2
\SaidaROM[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|ALT_INV_memROM~2_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[17]~output_o\);

-- Location: IOOBUF_X26_Y0_N2
\SaidaROM[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[18]~output_o\);

-- Location: IOOBUF_X3_Y29_N23
\SaidaROM[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[19]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\SaidaROM[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[20]~output_o\);

-- Location: IOOBUF_X41_Y3_N16
\SaidaROM[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM~6_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[21]~output_o\);

-- Location: IOOBUF_X30_Y29_N9
\SaidaROM[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM~5_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[22]~output_o\);

-- Location: IOOBUF_X37_Y0_N30
\SaidaROM[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[23]~output_o\);

-- Location: IOOBUF_X37_Y0_N16
\SaidaROM[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[24]~output_o\);

-- Location: IOOBUF_X16_Y0_N30
\SaidaROM[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[25]~output_o\);

-- Location: IOOBUF_X41_Y9_N16
\SaidaROM[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM~6_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[26]~output_o\);

-- Location: IOOBUF_X41_Y5_N16
\SaidaROM[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM~6_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[27]~output_o\);

-- Location: IOOBUF_X7_Y29_N23
\SaidaROM[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[28]~output_o\);

-- Location: IOOBUF_X19_Y29_N30
\SaidaROM[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM~7_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[29]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\SaidaROM[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \SaidaROM[30]~output_o\);

-- Location: IOOBUF_X41_Y3_N2
\SaidaROM[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ROM|memROM~6_combout\,
	devoe => ww_devoe,
	o => \SaidaROM[31]~output_o\);

-- Location: IOOBUF_X19_Y0_N23
\saidaRAM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2128_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[0]~output_o\);

-- Location: IOOBUF_X0_Y13_N16
\saidaRAM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2170_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[1]~output_o\);

-- Location: IOOBUF_X19_Y0_N16
\saidaRAM[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2212_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[2]~output_o\);

-- Location: IOOBUF_X23_Y0_N23
\saidaRAM[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2254_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[3]~output_o\);

-- Location: IOOBUF_X26_Y0_N9
\saidaRAM[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2296_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[4]~output_o\);

-- Location: IOOBUF_X41_Y10_N16
\saidaRAM[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2338_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[5]~output_o\);

-- Location: IOOBUF_X26_Y0_N16
\saidaRAM[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2380_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[6]~output_o\);

-- Location: IOOBUF_X21_Y0_N30
\saidaRAM[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2422_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[7]~output_o\);

-- Location: IOOBUF_X11_Y29_N9
\saidaRAM[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2464_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[8]~output_o\);

-- Location: IOOBUF_X19_Y0_N30
\saidaRAM[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2506_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[9]~output_o\);

-- Location: IOOBUF_X41_Y14_N2
\saidaRAM[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2548_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[10]~output_o\);

-- Location: IOOBUF_X7_Y29_N30
\saidaRAM[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2590_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[11]~output_o\);

-- Location: IOOBUF_X14_Y29_N16
\saidaRAM[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2632_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[12]~output_o\);

-- Location: IOOBUF_X19_Y0_N9
\saidaRAM[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2674_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[13]~output_o\);

-- Location: IOOBUF_X41_Y14_N9
\saidaRAM[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2716_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[14]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\saidaRAM[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2758_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[15]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\saidaRAM[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2800_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[16]~output_o\);

-- Location: IOOBUF_X41_Y2_N16
\saidaRAM[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2842_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[17]~output_o\);

-- Location: IOOBUF_X41_Y26_N23
\saidaRAM[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2884_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[18]~output_o\);

-- Location: IOOBUF_X26_Y0_N30
\saidaRAM[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2926_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[19]~output_o\);

-- Location: IOOBUF_X41_Y19_N2
\saidaRAM[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~2968_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[20]~output_o\);

-- Location: IOOBUF_X41_Y14_N16
\saidaRAM[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3010_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[21]~output_o\);

-- Location: IOOBUF_X14_Y29_N23
\saidaRAM[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3052_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[22]~output_o\);

-- Location: IOOBUF_X41_Y23_N9
\saidaRAM[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3094_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[23]~output_o\);

-- Location: IOOBUF_X41_Y10_N23
\saidaRAM[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3136_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[24]~output_o\);

-- Location: IOOBUF_X41_Y20_N9
\saidaRAM[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3178_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[25]~output_o\);

-- Location: IOOBUF_X41_Y21_N23
\saidaRAM[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3220_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[26]~output_o\);

-- Location: IOOBUF_X39_Y29_N16
\saidaRAM[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3262_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[27]~output_o\);

-- Location: IOOBUF_X41_Y18_N9
\saidaRAM[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3304_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[28]~output_o\);

-- Location: IOOBUF_X41_Y8_N16
\saidaRAM[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3346_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[29]~output_o\);

-- Location: IOOBUF_X41_Y19_N23
\saidaRAM[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3388_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[30]~output_o\);

-- Location: IOOBUF_X41_Y18_N2
\saidaRAM[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RAM|ram_s~3430_combout\,
	devoe => ww_devoe,
	o => \saidaRAM[31]~output_o\);

-- Location: IOIBUF_X32_Y29_N29
\muxRT_Imediato~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_muxRT_Imediato,
	o => \muxRT_Imediato~input_o\);

-- Location: IOIBUF_X0_Y14_N8
\Clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clk,
	o => \Clk~input_o\);

-- Location: CLKCTRL_G2
\Clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X28_Y23_N14
\PC|PC|output[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|PC|output[2]~6_combout\ = \PC|PC|output\(2) $ (VCC)
-- \PC|PC|output[2]~7\ = CARRY(\PC|PC|output\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(2),
	datad => VCC,
	combout => \PC|PC|output[2]~6_combout\,
	cout => \PC|PC|output[2]~7\);

-- Location: IOIBUF_X0_Y14_N15
\reset_pc~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_pc,
	o => \reset_pc~input_o\);

-- Location: CLKCTRL_G4
\reset_pc~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \reset_pc~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \reset_pc~inputclkctrl_outclk\);

-- Location: IOIBUF_X41_Y23_N22
\enable_pc~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_enable_pc,
	o => \enable_pc~input_o\);

-- Location: FF_X28_Y23_N15
\PC|PC|output[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \PC|PC|output[2]~6_combout\,
	clrn => \ALT_INV_reset_pc~inputclkctrl_outclk\,
	ena => \enable_pc~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC|output\(2));

-- Location: LCCOMB_X28_Y23_N16
\PC|PC|output[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|PC|output[3]~8_combout\ = (\PC|PC|output\(3) & (!\PC|PC|output[2]~7\)) # (!\PC|PC|output\(3) & ((\PC|PC|output[2]~7\) # (GND)))
-- \PC|PC|output[3]~9\ = CARRY((!\PC|PC|output[2]~7\) # (!\PC|PC|output\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \PC|PC|output\(3),
	datad => VCC,
	cin => \PC|PC|output[2]~7\,
	combout => \PC|PC|output[3]~8_combout\,
	cout => \PC|PC|output[3]~9\);

-- Location: FF_X28_Y23_N17
\PC|PC|output[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \PC|PC|output[3]~8_combout\,
	clrn => \ALT_INV_reset_pc~inputclkctrl_outclk\,
	ena => \enable_pc~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC|output\(3));

-- Location: LCCOMB_X28_Y23_N18
\PC|PC|output[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|PC|output[4]~10_combout\ = (\PC|PC|output\(4) & (\PC|PC|output[3]~9\ $ (GND))) # (!\PC|PC|output\(4) & (!\PC|PC|output[3]~9\ & VCC))
-- \PC|PC|output[4]~11\ = CARRY((\PC|PC|output\(4) & !\PC|PC|output[3]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(4),
	datad => VCC,
	cin => \PC|PC|output[3]~9\,
	combout => \PC|PC|output[4]~10_combout\,
	cout => \PC|PC|output[4]~11\);

-- Location: FF_X28_Y23_N19
\PC|PC|output[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \PC|PC|output[4]~10_combout\,
	clrn => \ALT_INV_reset_pc~inputclkctrl_outclk\,
	ena => \enable_pc~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC|output\(4));

-- Location: LCCOMB_X28_Y23_N20
\PC|PC|output[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|PC|output[5]~12_combout\ = (\PC|PC|output\(5) & (!\PC|PC|output[4]~11\)) # (!\PC|PC|output\(5) & ((\PC|PC|output[4]~11\) # (GND)))
-- \PC|PC|output[5]~13\ = CARRY((!\PC|PC|output[4]~11\) # (!\PC|PC|output\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(5),
	datad => VCC,
	cin => \PC|PC|output[4]~11\,
	combout => \PC|PC|output[5]~12_combout\,
	cout => \PC|PC|output[5]~13\);

-- Location: FF_X28_Y23_N21
\PC|PC|output[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \PC|PC|output[5]~12_combout\,
	clrn => \ALT_INV_reset_pc~inputclkctrl_outclk\,
	ena => \enable_pc~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC|output\(5));

-- Location: LCCOMB_X28_Y23_N22
\PC|PC|output[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|PC|output[6]~14_combout\ = (\PC|PC|output\(6) & (\PC|PC|output[5]~13\ $ (GND))) # (!\PC|PC|output\(6) & (!\PC|PC|output[5]~13\ & VCC))
-- \PC|PC|output[6]~15\ = CARRY((\PC|PC|output\(6) & !\PC|PC|output[5]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(6),
	datad => VCC,
	cin => \PC|PC|output[5]~13\,
	combout => \PC|PC|output[6]~14_combout\,
	cout => \PC|PC|output[6]~15\);

-- Location: FF_X28_Y23_N23
\PC|PC|output[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \PC|PC|output[6]~14_combout\,
	clrn => \ALT_INV_reset_pc~inputclkctrl_outclk\,
	ena => \enable_pc~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC|output\(6));

-- Location: LCCOMB_X28_Y23_N24
\PC|PC|output[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \PC|PC|output[7]~16_combout\ = \PC|PC|output[6]~15\ $ (\PC|PC|output\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \PC|PC|output\(7),
	cin => \PC|PC|output[6]~15\,
	combout => \PC|PC|output[7]~16_combout\);

-- Location: FF_X28_Y23_N25
\PC|PC|output[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \PC|PC|output[7]~16_combout\,
	clrn => \ALT_INV_reset_pc~inputclkctrl_outclk\,
	ena => \enable_pc~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC|output\(7));

-- Location: LCCOMB_X28_Y23_N2
\ROM|memROM~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~1_combout\ = (\PC|PC|output\(5)) # ((\PC|PC|output\(4)) # ((\PC|PC|output\(2) & \PC|PC|output\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(2),
	datab => \PC|PC|output\(5),
	datac => \PC|PC|output\(3),
	datad => \PC|PC|output\(4),
	combout => \ROM|memROM~1_combout\);

-- Location: LCCOMB_X28_Y23_N10
\ROM|memROM~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~2_combout\ = (\PC|PC|output\(7)) # ((\PC|PC|output\(6)) # (\ROM|memROM~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|PC|output\(7),
	datac => \PC|PC|output\(6),
	datad => \ROM|memROM~1_combout\,
	combout => \ROM|memROM~2_combout\);

-- Location: IOIBUF_X37_Y29_N1
\EntradaFunct[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EntradaFunct(2),
	o => \EntradaFunct[2]~input_o\);

-- Location: IOIBUF_X37_Y29_N22
\EntradaFunct[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EntradaFunct(3),
	o => \EntradaFunct[3]~input_o\);

-- Location: IOIBUF_X11_Y29_N22
\EntradaFunct[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EntradaFunct(1),
	o => \EntradaFunct[1]~input_o\);

-- Location: IOIBUF_X37_Y29_N8
\EntradaFunct[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EntradaFunct(5),
	o => \EntradaFunct[5]~input_o\);

-- Location: IOIBUF_X30_Y29_N1
\EntradaFunct[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EntradaFunct(0),
	o => \EntradaFunct[0]~input_o\);

-- Location: LCCOMB_X28_Y23_N12
\ROM|memROM~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~0_combout\ = (!\PC|PC|output\(5) & (!\PC|PC|output\(4) & (\PC|PC|output\(3) $ (\PC|PC|output\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(5),
	datab => \PC|PC|output\(3),
	datac => \PC|PC|output\(2),
	datad => \PC|PC|output\(4),
	combout => \ROM|memROM~0_combout\);

-- Location: LCCOMB_X29_Y23_N24
\BANCO|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|Equal1~0_combout\ = (!\PC|PC|output\(6) & (!\PC|PC|output\(7) & ((\ROM|memROM~0_combout\) # (!\ROM|memROM~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~1_combout\,
	datab => \PC|PC|output\(6),
	datac => \PC|PC|output\(7),
	datad => \ROM|memROM~0_combout\,
	combout => \BANCO|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y22_N20
\MUX_BULA|Y[0]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[0]~48_combout\ = (!\muxRT_Imediato~input_o\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[0]~48_combout\);

-- Location: LCCOMB_X30_Y22_N30
\ULA|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~0_combout\ = (\EntradaFunct[5]~input_o\ & (((!\EntradaFunct[0]~input_o\)))) # (!\EntradaFunct[5]~input_o\ & (!\EntradaFunct[1]~input_o\ & ((\MUX_BULA|Y[0]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \EntradaFunct[5]~input_o\,
	datac => \EntradaFunct[0]~input_o\,
	datad => \MUX_BULA|Y[0]~48_combout\,
	combout => \ULA|Mux4~0_combout\);

-- Location: IOIBUF_X41_Y25_N22
\EntradaFunct[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_EntradaFunct(4),
	o => \EntradaFunct[4]~input_o\);

-- Location: LCCOMB_X30_Y22_N24
\ULA|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~1_combout\ = (!\EntradaFunct[2]~input_o\ & (!\EntradaFunct[3]~input_o\ & (\ULA|Mux4~0_combout\ & !\EntradaFunct[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[2]~input_o\,
	datab => \EntradaFunct[3]~input_o\,
	datac => \ULA|Mux4~0_combout\,
	datad => \EntradaFunct[4]~input_o\,
	combout => \ULA|Mux4~1_combout\);

-- Location: LCCOMB_X29_Y22_N10
\ULA|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~20_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1063_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1063_combout\,
	combout => \ULA|Add0~20_combout\);

-- Location: LCCOMB_X28_Y24_N4
\BANCO|registrador~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1132_combout\ = !\ULA|resultado\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|resultado\(0),
	combout => \BANCO|registrador~1132_combout\);

-- Location: IOIBUF_X41_Y23_N15
\escreveC~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_escreveC,
	o => \escreveC~input_o\);

-- Location: IOIBUF_X41_Y27_N1
\muxRT_RD~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_muxRT_RD,
	o => \muxRT_RD~input_o\);

-- Location: LCCOMB_X31_Y23_N10
\BANCO|registrador~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1127_combout\ = (!\PC|PC|output\(6) & (\escreveC~input_o\ & !\muxRT_RD~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(6),
	datab => \escreveC~input_o\,
	datad => \muxRT_RD~input_o\,
	combout => \BANCO|registrador~1127_combout\);

-- Location: LCCOMB_X31_Y23_N22
\BANCO|registrador~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1128_combout\ = (!\ROM|memROM~1_combout\ & (\ROM|memROM~0_combout\ & (\BANCO|registrador~1127_combout\ & !\PC|PC|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~1_combout\,
	datab => \ROM|memROM~0_combout\,
	datac => \BANCO|registrador~1127_combout\,
	datad => \PC|PC|output\(7),
	combout => \BANCO|registrador~1128_combout\);

-- Location: FF_X28_Y24_N5
\BANCO|registrador~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~1132_combout\,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~134_q\);

-- Location: LCCOMB_X29_Y23_N30
\ROM|memROM~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~4_combout\ = (!\PC|PC|output\(5) & (!\PC|PC|output\(6) & (!\PC|PC|output\(4) & !\PC|PC|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(5),
	datab => \PC|PC|output\(6),
	datac => \PC|PC|output\(4),
	datad => \PC|PC|output\(7),
	combout => \ROM|memROM~4_combout\);

-- Location: LCCOMB_X28_Y21_N0
\BANCO|registrador~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~102feeder_combout\ = \ULA|resultado\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|resultado\(0),
	combout => \BANCO|registrador~102feeder_combout\);

-- Location: LCCOMB_X31_Y23_N20
\BANCO|registrador~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1129_combout\ = (!\ROM|memROM~1_combout\ & (!\ROM|memROM~0_combout\ & (\BANCO|registrador~1127_combout\ & !\PC|PC|output\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~1_combout\,
	datab => \ROM|memROM~0_combout\,
	datac => \BANCO|registrador~1127_combout\,
	datad => \PC|PC|output\(7),
	combout => \BANCO|registrador~1129_combout\);

-- Location: FF_X28_Y21_N1
\BANCO|registrador~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~102feeder_combout\,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~102_q\);

-- Location: LCCOMB_X28_Y21_N22
\BANCO|saidaA[0]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[0]~84_combout\ = (\PC|PC|output\(3) & (((\BANCO|registrador~102_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & (!\BANCO|registrador~134_q\)) # (!\ROM|memROM~4_combout\ & ((\BANCO|registrador~102_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \BANCO|registrador~134_q\,
	datac => \ROM|memROM~4_combout\,
	datad => \BANCO|registrador~102_q\,
	combout => \BANCO|saidaA[0]~84_combout\);

-- Location: LCCOMB_X29_Y23_N0
\ROM|memROM~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~5_combout\ = (\PC|PC|output\(3) & (\ROM|memROM~4_combout\ & !\PC|PC|output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|PC|output\(3),
	datac => \ROM|memROM~4_combout\,
	datad => \PC|PC|output\(2),
	combout => \ROM|memROM~5_combout\);

-- Location: LCCOMB_X29_Y23_N18
\ROM|memROM~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~6_combout\ = (\ROM|memROM~4_combout\ & !\PC|PC|output\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~4_combout\,
	datad => \PC|PC|output\(3),
	combout => \ROM|memROM~6_combout\);

-- Location: LCCOMB_X28_Y21_N18
\BANCO|saidaA[0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[0]~40_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|saidaA[0]~84_combout\)) # (!\ROM|memROM~5_combout\ & (((!\BANCO|registrador~70_q\ & \ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[0]~84_combout\,
	datab => \BANCO|registrador~70_q\,
	datac => \ROM|memROM~5_combout\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[0]~40_combout\);

-- Location: LCCOMB_X30_Y22_N0
\ULA|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~21_combout\ = (!\EntradaFunct[2]~input_o\ & (!\EntradaFunct[0]~input_o\ & \EntradaFunct[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[2]~input_o\,
	datab => \EntradaFunct[0]~input_o\,
	datad => \EntradaFunct[1]~input_o\,
	combout => \ULA|Add0~21_combout\);

-- Location: LCCOMB_X29_Y22_N16
\ULA|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~23_cout\ = CARRY(\ULA|Add0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~21_combout\,
	datad => VCC,
	cout => \ULA|Add0~23_cout\);

-- Location: LCCOMB_X29_Y22_N18
\ULA|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~24_combout\ = (\ULA|Add0~20_combout\ & ((\BANCO|saidaA[0]~40_combout\ & (\ULA|Add0~23_cout\ & VCC)) # (!\BANCO|saidaA[0]~40_combout\ & (!\ULA|Add0~23_cout\)))) # (!\ULA|Add0~20_combout\ & ((\BANCO|saidaA[0]~40_combout\ & (!\ULA|Add0~23_cout\)) # 
-- (!\BANCO|saidaA[0]~40_combout\ & ((\ULA|Add0~23_cout\) # (GND)))))
-- \ULA|Add0~25\ = CARRY((\ULA|Add0~20_combout\ & (!\BANCO|saidaA[0]~40_combout\ & !\ULA|Add0~23_cout\)) # (!\ULA|Add0~20_combout\ & ((!\ULA|Add0~23_cout\) # (!\BANCO|saidaA[0]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~20_combout\,
	datab => \BANCO|saidaA[0]~40_combout\,
	datad => VCC,
	cin => \ULA|Add0~23_cout\,
	combout => \ULA|Add0~24_combout\,
	cout => \ULA|Add0~25\);

-- Location: LCCOMB_X30_Y22_N2
\ULA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux4~2_combout\ = (\ULA|Mux4~1_combout\ & ((\EntradaFunct[5]~input_o\ & (\ULA|Add0~24_combout\)) # (!\EntradaFunct[5]~input_o\ & ((\BANCO|registrador~1063_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~1_combout\,
	datab => \EntradaFunct[5]~input_o\,
	datac => \ULA|Add0~24_combout\,
	datad => \BANCO|registrador~1063_combout\,
	combout => \ULA|Mux4~2_combout\);

-- Location: LCCOMB_X30_Y22_N28
\ULA|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux34~0_combout\ = (!\EntradaFunct[2]~input_o\ & (!\EntradaFunct[4]~input_o\ & (!\EntradaFunct[3]~input_o\ & !\EntradaFunct[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[2]~input_o\,
	datab => \EntradaFunct[4]~input_o\,
	datac => \EntradaFunct[3]~input_o\,
	datad => \EntradaFunct[0]~input_o\,
	combout => \ULA|Mux34~0_combout\);

-- Location: LCCOMB_X30_Y22_N16
\ULA|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux34~1_combout\ = (!\EntradaFunct[1]~input_o\ & (!\EntradaFunct[5]~input_o\ & \ULA|Mux34~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \EntradaFunct[5]~input_o\,
	datad => \ULA|Mux34~0_combout\,
	combout => \ULA|Mux34~1_combout\);

-- Location: CLKCTRL_G13
\ULA|Mux34~1clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ULA|Mux34~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ULA|Mux34~1clkctrl_outclk\);

-- Location: LCCOMB_X28_Y21_N14
\ULA|resultado[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(0) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(0)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~2_combout\,
	datab => \ULA|resultado\(0),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(0));

-- Location: LCCOMB_X28_Y21_N30
\BANCO|registrador~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1133_combout\ = !\ULA|resultado\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|resultado\(0),
	combout => \BANCO|registrador~1133_combout\);

-- Location: LCCOMB_X31_Y23_N4
\BANCO|registrador~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1130_combout\ = (!\muxRT_RD~input_o\ & (\escreveC~input_o\ & !\PC|PC|output\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_RD~input_o\,
	datab => \escreveC~input_o\,
	datad => \PC|PC|output\(7),
	combout => \BANCO|registrador~1130_combout\);

-- Location: LCCOMB_X31_Y23_N26
\BANCO|registrador~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1131_combout\ = (!\PC|PC|output\(6) & (\ROM|memROM~0_combout\ & (\BANCO|registrador~1130_combout\ & \ROM|memROM~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(6),
	datab => \ROM|memROM~0_combout\,
	datac => \BANCO|registrador~1130_combout\,
	datad => \ROM|memROM~1_combout\,
	combout => \BANCO|registrador~1131_combout\);

-- Location: FF_X28_Y21_N31
\BANCO|registrador~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~1133_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~70_q\);

-- Location: LCCOMB_X31_Y23_N6
\BANCO|registrador~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1126_combout\ = (\escreveC~input_o\ & ((\muxRT_RD~input_o\) # (!\BANCO|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datab => \escreveC~input_o\,
	datad => \muxRT_RD~input_o\,
	combout => \BANCO|registrador~1126_combout\);

-- Location: FF_X28_Y23_N29
\BANCO|registrador~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(0),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~38_q\);

-- Location: LCCOMB_X28_Y23_N8
\ROM|memROM~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~3_combout\ = (!\PC|PC|output\(7) & (!\PC|PC|output\(6) & \ROM|memROM~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC|PC|output\(7),
	datac => \PC|PC|output\(6),
	datad => \ROM|memROM~0_combout\,
	combout => \ROM|memROM~3_combout\);

-- Location: LCCOMB_X28_Y23_N6
\BANCO|registrador~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1062_combout\ = (\ROM|memROM~3_combout\ & (((\ROM|memROM~2_combout\)) # (!\BANCO|registrador~134_q\))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~102_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~134_q\,
	datab => \BANCO|registrador~102_q\,
	datac => \ROM|memROM~3_combout\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1062_combout\);

-- Location: LCCOMB_X28_Y23_N28
\BANCO|registrador~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1063_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1062_combout\ & (!\BANCO|registrador~70_q\)) # (!\BANCO|registrador~1062_combout\ & ((\BANCO|registrador~38_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~70_q\,
	datac => \BANCO|registrador~38_q\,
	datad => \BANCO|registrador~1062_combout\,
	combout => \BANCO|registrador~1063_combout\);

-- Location: LCCOMB_X28_Y22_N28
\MUX_BULA|Y[0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[0]~57_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1063_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1063_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[0]~57_combout\);

-- Location: LCCOMB_X28_Y26_N20
\BANCO|registrador~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~71feeder_combout\ = \ULA|resultado\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(1),
	combout => \BANCO|registrador~71feeder_combout\);

-- Location: FF_X28_Y26_N21
\BANCO|registrador~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~71feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~71_q\);

-- Location: LCCOMB_X26_Y23_N26
\BANCO|registrador~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1135_combout\ = !\ULA|resultado\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(1),
	combout => \BANCO|registrador~1135_combout\);

-- Location: FF_X26_Y23_N27
\BANCO|registrador~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~1135_combout\,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~103_q\);

-- Location: LCCOMB_X29_Y23_N26
\BANCO|saidaA[1]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[1]~85_combout\ = (\PC|PC|output\(3) & (((!\BANCO|registrador~103_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & (!\BANCO|registrador~135_q\)) # (!\ROM|memROM~4_combout\ & ((!\BANCO|registrador~103_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \BANCO|registrador~135_q\,
	datac => \ROM|memROM~4_combout\,
	datad => \BANCO|registrador~103_q\,
	combout => \BANCO|saidaA[1]~85_combout\);

-- Location: LCCOMB_X29_Y23_N14
\BANCO|saidaA[1]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[1]~41_combout\ = (\ROM|memROM~5_combout\ & (((\BANCO|saidaA[1]~85_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~71_q\ & ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~71_q\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|saidaA[1]~85_combout\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[1]~41_combout\);

-- Location: LCCOMB_X28_Y22_N20
\ULA|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~26_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1065_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1065_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~26_combout\);

-- Location: LCCOMB_X29_Y22_N20
\ULA|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~27_combout\ = ((\BANCO|saidaA[1]~41_combout\ $ (\ULA|Add0~26_combout\ $ (!\ULA|Add0~25\)))) # (GND)
-- \ULA|Add0~28\ = CARRY((\BANCO|saidaA[1]~41_combout\ & ((\ULA|Add0~26_combout\) # (!\ULA|Add0~25\))) # (!\BANCO|saidaA[1]~41_combout\ & (\ULA|Add0~26_combout\ & !\ULA|Add0~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[1]~41_combout\,
	datab => \ULA|Add0~26_combout\,
	datad => VCC,
	cin => \ULA|Add0~25\,
	combout => \ULA|Add0~27_combout\,
	cout => \ULA|Add0~28\);

-- Location: LCCOMB_X30_Y22_N6
\ULA|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux3~0_combout\ = (\ULA|Mux4~1_combout\ & ((\EntradaFunct[5]~input_o\ & ((\ULA|Add0~27_combout\))) # (!\EntradaFunct[5]~input_o\ & (\BANCO|registrador~1065_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1065_combout\,
	datab => \EntradaFunct[5]~input_o\,
	datac => \ULA|Mux4~1_combout\,
	datad => \ULA|Add0~27_combout\,
	combout => \ULA|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y26_N6
\ULA|resultado[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(1) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(1))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(1),
	datab => \ULA|Mux3~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(1));

-- Location: LCCOMB_X26_Y23_N4
\BANCO|registrador~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1134_combout\ = !\ULA|resultado\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(1),
	combout => \BANCO|registrador~1134_combout\);

-- Location: FF_X26_Y23_N5
\BANCO|registrador~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~1134_combout\,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~135_q\);

-- Location: FF_X28_Y23_N5
\BANCO|registrador~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(1),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~39_q\);

-- Location: LCCOMB_X28_Y23_N4
\BANCO|registrador~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1064_combout\ = (\ROM|memROM~3_combout\ & (((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & ((\ROM|memROM~2_combout\ & ((\BANCO|registrador~39_q\))) # (!\ROM|memROM~2_combout\ & (!\BANCO|registrador~103_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~103_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~39_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1064_combout\);

-- Location: LCCOMB_X28_Y23_N30
\BANCO|registrador~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1065_combout\ = (\BANCO|registrador~1064_combout\ & (((\BANCO|registrador~71_q\) # (!\ROM|memROM~3_combout\)))) # (!\BANCO|registrador~1064_combout\ & (!\BANCO|registrador~135_q\ & ((\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~135_q\,
	datab => \BANCO|registrador~71_q\,
	datac => \BANCO|registrador~1064_combout\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1065_combout\);

-- Location: LCCOMB_X27_Y20_N10
\MUX_BULA|Y[1]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[1]~58_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1065_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1065_combout\,
	combout => \MUX_BULA|Y[1]~58_combout\);

-- Location: FF_X26_Y23_N17
\BANCO|registrador~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(2),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~136_q\);

-- Location: FF_X29_Y23_N21
\BANCO|registrador~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(2),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~104_q\);

-- Location: LCCOMB_X26_Y23_N6
\BANCO|saidaA[2]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[2]~86_combout\ = (\PC|PC|output\(3) & (((\BANCO|registrador~104_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & (\BANCO|registrador~136_q\)) # (!\ROM|memROM~4_combout\ & ((\BANCO|registrador~104_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \BANCO|registrador~136_q\,
	datac => \BANCO|registrador~104_q\,
	datad => \ROM|memROM~4_combout\,
	combout => \BANCO|saidaA[2]~86_combout\);

-- Location: LCCOMB_X26_Y23_N30
\BANCO|saidaA[2]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[2]~42_combout\ = (\ROM|memROM~5_combout\ & (((\BANCO|saidaA[2]~86_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~72_q\ & (\ROM|memROM~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~72_q\,
	datab => \ROM|memROM~6_combout\,
	datac => \ROM|memROM~5_combout\,
	datad => \BANCO|saidaA[2]~86_combout\,
	combout => \BANCO|saidaA[2]~42_combout\);

-- Location: LCCOMB_X29_Y23_N28
\ULA|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~29_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|registrador~1067_combout\,
	combout => \ULA|Add0~29_combout\);

-- Location: LCCOMB_X29_Y22_N22
\ULA|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~30_combout\ = (\BANCO|saidaA[2]~42_combout\ & ((\ULA|Add0~29_combout\ & (\ULA|Add0~28\ & VCC)) # (!\ULA|Add0~29_combout\ & (!\ULA|Add0~28\)))) # (!\BANCO|saidaA[2]~42_combout\ & ((\ULA|Add0~29_combout\ & (!\ULA|Add0~28\)) # 
-- (!\ULA|Add0~29_combout\ & ((\ULA|Add0~28\) # (GND)))))
-- \ULA|Add0~31\ = CARRY((\BANCO|saidaA[2]~42_combout\ & (!\ULA|Add0~29_combout\ & !\ULA|Add0~28\)) # (!\BANCO|saidaA[2]~42_combout\ & ((!\ULA|Add0~28\) # (!\ULA|Add0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[2]~42_combout\,
	datab => \ULA|Add0~29_combout\,
	datad => VCC,
	cin => \ULA|Add0~28\,
	combout => \ULA|Add0~30_combout\,
	cout => \ULA|Add0~31\);

-- Location: LCCOMB_X30_Y22_N26
\ULA|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux2~0_combout\ = (\ULA|Mux4~1_combout\ & ((\EntradaFunct[5]~input_o\ & (\ULA|Add0~30_combout\)) # (!\EntradaFunct[5]~input_o\ & ((\BANCO|registrador~1067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~1_combout\,
	datab => \ULA|Add0~30_combout\,
	datac => \EntradaFunct[5]~input_o\,
	datad => \BANCO|registrador~1067_combout\,
	combout => \ULA|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y22_N4
\ULA|resultado[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(2) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(2))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|resultado\(2),
	datac => \ULA|Mux2~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(2));

-- Location: FF_X31_Y22_N1
\BANCO|registrador~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(2),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~72_q\);

-- Location: FF_X29_Y23_N7
\BANCO|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(2),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~40_q\);

-- Location: LCCOMB_X29_Y23_N20
\BANCO|registrador~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1066_combout\ = (\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & (\BANCO|registrador~136_q\)) # (!\ROM|memROM~3_combout\ & ((\BANCO|registrador~104_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~136_q\,
	datac => \BANCO|registrador~104_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1066_combout\);

-- Location: LCCOMB_X29_Y23_N6
\BANCO|registrador~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1067_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1066_combout\ & (\BANCO|registrador~72_q\)) # (!\BANCO|registrador~1066_combout\ & ((\BANCO|registrador~40_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~72_q\,
	datac => \BANCO|registrador~40_q\,
	datad => \BANCO|registrador~1066_combout\,
	combout => \BANCO|registrador~1067_combout\);

-- Location: LCCOMB_X28_Y20_N12
\MUX_BULA|Y[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[2]~49_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1067_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1067_combout\,
	combout => \MUX_BULA|Y[2]~49_combout\);

-- Location: LCCOMB_X28_Y22_N26
\ULA|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~32_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1069_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1069_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~32_combout\);

-- Location: FF_X31_Y23_N5
\BANCO|registrador~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(3),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~73_q\);

-- Location: FF_X27_Y22_N17
\BANCO|registrador~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(3),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~137_q\);

-- Location: LCCOMB_X29_Y23_N22
\BANCO|saidaA[3]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[3]~87_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & (\BANCO|registrador~105_q\)) # (!\PC|PC|output\(3) & ((\BANCO|registrador~137_q\))))) # (!\ROM|memROM~4_combout\ & (((\BANCO|registrador~105_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~4_combout\,
	datab => \PC|PC|output\(3),
	datac => \BANCO|registrador~105_q\,
	datad => \BANCO|registrador~137_q\,
	combout => \BANCO|saidaA[3]~87_combout\);

-- Location: LCCOMB_X29_Y23_N16
\BANCO|saidaA[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[3]~43_combout\ = (\ROM|memROM~5_combout\ & (((\BANCO|saidaA[3]~87_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~73_q\ & ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~73_q\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|saidaA[3]~87_combout\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[3]~43_combout\);

-- Location: LCCOMB_X29_Y22_N24
\ULA|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~33_combout\ = ((\ULA|Add0~32_combout\ $ (\BANCO|saidaA[3]~43_combout\ $ (!\ULA|Add0~31\)))) # (GND)
-- \ULA|Add0~34\ = CARRY((\ULA|Add0~32_combout\ & ((\BANCO|saidaA[3]~43_combout\) # (!\ULA|Add0~31\))) # (!\ULA|Add0~32_combout\ & (\BANCO|saidaA[3]~43_combout\ & !\ULA|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~32_combout\,
	datab => \BANCO|saidaA[3]~43_combout\,
	datad => VCC,
	cin => \ULA|Add0~31\,
	combout => \ULA|Add0~33_combout\,
	cout => \ULA|Add0~34\);

-- Location: LCCOMB_X29_Y22_N8
\ULA|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux1~0_combout\ = (\ULA|Mux4~1_combout\ & ((\EntradaFunct[5]~input_o\ & (\ULA|Add0~33_combout\)) # (!\EntradaFunct[5]~input_o\ & ((\BANCO|registrador~1069_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[5]~input_o\,
	datab => \ULA|Add0~33_combout\,
	datac => \BANCO|registrador~1069_combout\,
	datad => \ULA|Mux4~1_combout\,
	combout => \ULA|Mux1~0_combout\);

-- Location: LCCOMB_X31_Y22_N30
\ULA|resultado[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(3) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(3))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|Mux1~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(3));

-- Location: FF_X29_Y23_N23
\BANCO|registrador~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(3),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~105_q\);

-- Location: FF_X28_Y23_N1
\BANCO|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(3),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~41_q\);

-- Location: LCCOMB_X28_Y23_N0
\BANCO|registrador~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1068_combout\ = (\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & (\BANCO|registrador~73_q\)) # (!\ROM|memROM~3_combout\ & ((\BANCO|registrador~41_q\))))) # (!\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~73_q\,
	datac => \BANCO|registrador~41_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1068_combout\);

-- Location: LCCOMB_X27_Y22_N26
\BANCO|registrador~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1069_combout\ = (\BANCO|registrador~1068_combout\ & (((\BANCO|registrador~137_q\) # (\ROM|memROM~2_combout\)))) # (!\BANCO|registrador~1068_combout\ & (\BANCO|registrador~105_q\ & ((!\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~105_q\,
	datab => \BANCO|registrador~137_q\,
	datac => \BANCO|registrador~1068_combout\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1069_combout\);

-- Location: LCCOMB_X27_Y20_N16
\MUX_BULA|Y[3]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[3]~50_combout\ = (\BANCO|Equal1~0_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|registrador~1069_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1069_combout\,
	combout => \MUX_BULA|Y[3]~50_combout\);

-- Location: LCCOMB_X29_Y22_N6
\ULA|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~35_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1071_combout\,
	combout => \ULA|Add0~35_combout\);

-- Location: FF_X27_Y22_N13
\BANCO|registrador~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(4),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~138_q\);

-- Location: FF_X31_Y23_N7
\BANCO|registrador~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(4),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~106_q\);

-- Location: LCCOMB_X27_Y22_N28
\BANCO|saidaA[4]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[4]~88_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & ((\BANCO|registrador~106_q\))) # (!\PC|PC|output\(3) & (\BANCO|registrador~138_q\)))) # (!\ROM|memROM~4_combout\ & (((\BANCO|registrador~106_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~138_q\,
	datab => \BANCO|registrador~106_q\,
	datac => \ROM|memROM~4_combout\,
	datad => \PC|PC|output\(3),
	combout => \BANCO|saidaA[4]~88_combout\);

-- Location: LCCOMB_X28_Y22_N4
\BANCO|saidaA[4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[4]~44_combout\ = (\ROM|memROM~5_combout\ & (((\BANCO|saidaA[4]~88_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~74_q\ & (\ROM|memROM~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~74_q\,
	datab => \ROM|memROM~6_combout\,
	datac => \ROM|memROM~5_combout\,
	datad => \BANCO|saidaA[4]~88_combout\,
	combout => \BANCO|saidaA[4]~44_combout\);

-- Location: LCCOMB_X29_Y22_N26
\ULA|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~36_combout\ = (\ULA|Add0~35_combout\ & ((\BANCO|saidaA[4]~44_combout\ & (\ULA|Add0~34\ & VCC)) # (!\BANCO|saidaA[4]~44_combout\ & (!\ULA|Add0~34\)))) # (!\ULA|Add0~35_combout\ & ((\BANCO|saidaA[4]~44_combout\ & (!\ULA|Add0~34\)) # 
-- (!\BANCO|saidaA[4]~44_combout\ & ((\ULA|Add0~34\) # (GND)))))
-- \ULA|Add0~37\ = CARRY((\ULA|Add0~35_combout\ & (!\BANCO|saidaA[4]~44_combout\ & !\ULA|Add0~34\)) # (!\ULA|Add0~35_combout\ & ((!\ULA|Add0~34\) # (!\BANCO|saidaA[4]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~35_combout\,
	datab => \BANCO|saidaA[4]~44_combout\,
	datad => VCC,
	cin => \ULA|Add0~34\,
	combout => \ULA|Add0~36_combout\,
	cout => \ULA|Add0~37\);

-- Location: LCCOMB_X30_Y22_N12
\ULA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux0~0_combout\ = (\ULA|Mux4~1_combout\ & ((\EntradaFunct[5]~input_o\ & ((\ULA|Add0~36_combout\))) # (!\EntradaFunct[5]~input_o\ & (\BANCO|registrador~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1071_combout\,
	datab => \EntradaFunct[5]~input_o\,
	datac => \ULA|Mux4~1_combout\,
	datad => \ULA|Add0~36_combout\,
	combout => \ULA|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y22_N10
\ULA|resultado[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(4) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(4)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux0~0_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(4));

-- Location: FF_X29_Y22_N31
\BANCO|registrador~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(4),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~74_q\);

-- Location: FF_X30_Y20_N5
\BANCO|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(4),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~42_q\);

-- Location: LCCOMB_X31_Y23_N16
\BANCO|registrador~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1070_combout\ = (\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & ((\BANCO|registrador~138_q\))) # (!\ROM|memROM~3_combout\ & (\BANCO|registrador~106_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~106_q\,
	datab => \BANCO|registrador~138_q\,
	datac => \ROM|memROM~2_combout\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1070_combout\);

-- Location: LCCOMB_X30_Y20_N4
\BANCO|registrador~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1071_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1070_combout\ & (\BANCO|registrador~74_q\)) # (!\BANCO|registrador~1070_combout\ & ((\BANCO|registrador~42_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~74_q\,
	datac => \BANCO|registrador~42_q\,
	datad => \BANCO|registrador~1070_combout\,
	combout => \BANCO|registrador~1071_combout\);

-- Location: LCCOMB_X30_Y20_N10
\MUX_BULA|Y[4]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[4]~51_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1071_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1071_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[4]~51_combout\);

-- Location: LCCOMB_X27_Y22_N6
\ULA|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~38_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1073_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1073_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~38_combout\);

-- Location: FF_X29_Y22_N13
\BANCO|registrador~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(5),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~107_q\);

-- Location: LCCOMB_X29_Y22_N12
\BANCO|saidaA[5]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[5]~89_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & ((\BANCO|registrador~107_q\))) # (!\PC|PC|output\(3) & (\BANCO|registrador~139_q\)))) # (!\ROM|memROM~4_combout\ & (((\BANCO|registrador~107_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~4_combout\,
	datab => \BANCO|registrador~139_q\,
	datac => \BANCO|registrador~107_q\,
	datad => \PC|PC|output\(3),
	combout => \BANCO|saidaA[5]~89_combout\);

-- Location: FF_X29_Y22_N15
\BANCO|registrador~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(5),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~75_q\);

-- Location: LCCOMB_X29_Y22_N4
\BANCO|saidaA[5]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[5]~45_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|saidaA[5]~89_combout\)) # (!\ROM|memROM~5_combout\ & (((\BANCO|registrador~75_q\ & \ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[5]~89_combout\,
	datab => \BANCO|registrador~75_q\,
	datac => \ROM|memROM~5_combout\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[5]~45_combout\);

-- Location: LCCOMB_X29_Y22_N28
\ULA|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~39_combout\ = ((\ULA|Add0~38_combout\ $ (\BANCO|saidaA[5]~45_combout\ $ (!\ULA|Add0~37\)))) # (GND)
-- \ULA|Add0~40\ = CARRY((\ULA|Add0~38_combout\ & ((\BANCO|saidaA[5]~45_combout\) # (!\ULA|Add0~37\))) # (!\ULA|Add0~38_combout\ & (\BANCO|saidaA[5]~45_combout\ & !\ULA|Add0~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~38_combout\,
	datab => \BANCO|saidaA[5]~45_combout\,
	datad => VCC,
	cin => \ULA|Add0~37\,
	combout => \ULA|Add0~39_combout\,
	cout => \ULA|Add0~40\);

-- Location: LCCOMB_X29_Y22_N0
\ULA|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux7~0_combout\ = (\ULA|Mux4~1_combout\ & ((\EntradaFunct[5]~input_o\ & (\ULA|Add0~39_combout\)) # (!\EntradaFunct[5]~input_o\ & ((\BANCO|registrador~1073_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~39_combout\,
	datab => \BANCO|registrador~1073_combout\,
	datac => \EntradaFunct[5]~input_o\,
	datad => \ULA|Mux4~1_combout\,
	combout => \ULA|Mux7~0_combout\);

-- Location: LCCOMB_X31_Y22_N28
\ULA|resultado[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(5) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(5)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux7~0_combout\,
	datab => \ULA|resultado\(5),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(5));

-- Location: FF_X27_Y22_N23
\BANCO|registrador~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(5),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~139_q\);

-- Location: FF_X29_Y23_N9
\BANCO|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(5),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~43_q\);

-- Location: LCCOMB_X29_Y23_N8
\BANCO|registrador~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1072_combout\ = (\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & (\BANCO|registrador~75_q\)) # (!\ROM|memROM~3_combout\ & ((\BANCO|registrador~43_q\))))) # (!\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~75_q\,
	datac => \BANCO|registrador~43_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1072_combout\);

-- Location: LCCOMB_X27_Y22_N8
\BANCO|registrador~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1073_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~1072_combout\)))) # (!\ROM|memROM~2_combout\ & ((\BANCO|registrador~1072_combout\ & (\BANCO|registrador~139_q\)) # (!\BANCO|registrador~1072_combout\ & 
-- ((\BANCO|registrador~107_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~139_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~107_q\,
	datad => \BANCO|registrador~1072_combout\,
	combout => \BANCO|registrador~1073_combout\);

-- Location: LCCOMB_X27_Y20_N22
\MUX_BULA|Y[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[5]~52_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1073_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1073_combout\,
	combout => \MUX_BULA|Y[5]~52_combout\);

-- Location: FF_X29_Y19_N13
\BANCO|registrador~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(6),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~140_q\);

-- Location: FF_X29_Y19_N3
\BANCO|registrador~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(6),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~108_q\);

-- Location: LCCOMB_X29_Y19_N18
\BANCO|saidaA[6]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[6]~90_combout\ = (\PC|PC|output\(3) & (\BANCO|registrador~108_q\)) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & ((\BANCO|registrador~76_q\))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~108_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \BANCO|registrador~108_q\,
	datac => \BANCO|registrador~76_q\,
	datad => \ROM|memROM~4_combout\,
	combout => \BANCO|saidaA[6]~90_combout\);

-- Location: LCCOMB_X29_Y19_N14
\BANCO|saidaA[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[6]~46_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~140_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[6]~90_combout\))))) # (!\ROM|memROM~6_combout\ & (\ROM|memROM~5_combout\ & 
-- ((\BANCO|saidaA[6]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~6_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~140_q\,
	datad => \BANCO|saidaA[6]~90_combout\,
	combout => \BANCO|saidaA[6]~46_combout\);

-- Location: LCCOMB_X28_Y19_N14
\ULA|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~41_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1075_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1075_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~41_combout\);

-- Location: LCCOMB_X29_Y22_N30
\ULA|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~42_combout\ = (\BANCO|saidaA[6]~46_combout\ & ((\ULA|Add0~41_combout\ & (\ULA|Add0~40\ & VCC)) # (!\ULA|Add0~41_combout\ & (!\ULA|Add0~40\)))) # (!\BANCO|saidaA[6]~46_combout\ & ((\ULA|Add0~41_combout\ & (!\ULA|Add0~40\)) # 
-- (!\ULA|Add0~41_combout\ & ((\ULA|Add0~40\) # (GND)))))
-- \ULA|Add0~43\ = CARRY((\BANCO|saidaA[6]~46_combout\ & (!\ULA|Add0~41_combout\ & !\ULA|Add0~40\)) # (!\BANCO|saidaA[6]~46_combout\ & ((!\ULA|Add0~40\) # (!\ULA|Add0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[6]~46_combout\,
	datab => \ULA|Add0~41_combout\,
	datad => VCC,
	cin => \ULA|Add0~40\,
	combout => \ULA|Add0~42_combout\,
	cout => \ULA|Add0~43\);

-- Location: LCCOMB_X29_Y22_N2
\ULA|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux8~0_combout\ = (\ULA|Mux4~1_combout\ & ((\EntradaFunct[5]~input_o\ & ((\ULA|Add0~42_combout\))) # (!\EntradaFunct[5]~input_o\ & (\BANCO|registrador~1075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1075_combout\,
	datab => \ULA|Add0~42_combout\,
	datac => \EntradaFunct[5]~input_o\,
	datad => \ULA|Mux4~1_combout\,
	combout => \ULA|Mux8~0_combout\);

-- Location: LCCOMB_X28_Y21_N24
\ULA|resultado[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(6) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(6))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|resultado\(6),
	datac => \ULA|Mux8~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(6));

-- Location: FF_X28_Y21_N25
\BANCO|registrador~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \ULA|resultado\(6),
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~76_q\);

-- Location: FF_X28_Y19_N5
\BANCO|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(6),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~44_q\);

-- Location: LCCOMB_X28_Y19_N6
\BANCO|registrador~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1074_combout\ = (\ROM|memROM~3_combout\ & (((\BANCO|registrador~140_q\) # (\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (\BANCO|registrador~108_q\ & ((!\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~108_q\,
	datab => \BANCO|registrador~140_q\,
	datac => \ROM|memROM~3_combout\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1074_combout\);

-- Location: LCCOMB_X28_Y19_N4
\BANCO|registrador~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1075_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1074_combout\ & (\BANCO|registrador~76_q\)) # (!\BANCO|registrador~1074_combout\ & ((\BANCO|registrador~44_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~76_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~44_q\,
	datad => \BANCO|registrador~1074_combout\,
	combout => \BANCO|registrador~1075_combout\);

-- Location: LCCOMB_X28_Y19_N24
\MUX_BULA|Y[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[6]~53_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1075_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1075_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[6]~53_combout\);

-- Location: LCCOMB_X30_Y22_N18
\ULA|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~1_combout\ = (\ULA|Mux4~1_combout\ & !\EntradaFunct[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~1_combout\,
	datab => \EntradaFunct[5]~input_o\,
	combout => \ULA|Mux9~1_combout\);

-- Location: LCCOMB_X30_Y21_N10
\ULA|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~44_combout\ = \EntradaFunct[1]~input_o\ $ (((\BANCO|registrador~1077_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1077_combout\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \EntradaFunct[1]~input_o\,
	combout => \ULA|Add0~44_combout\);

-- Location: FF_X31_Y23_N13
\BANCO|registrador~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(7),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~77_q\);

-- Location: FF_X30_Y23_N7
\BANCO|registrador~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(7),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~141_q\);

-- Location: LCCOMB_X31_Y23_N18
\BANCO|saidaA[7]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[7]~91_combout\ = (\PC|PC|output\(3) & (((\BANCO|registrador~109_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & (\BANCO|registrador~141_q\)) # (!\ROM|memROM~4_combout\ & ((\BANCO|registrador~109_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~141_q\,
	datab => \PC|PC|output\(3),
	datac => \BANCO|registrador~109_q\,
	datad => \ROM|memROM~4_combout\,
	combout => \BANCO|saidaA[7]~91_combout\);

-- Location: LCCOMB_X29_Y23_N10
\BANCO|saidaA[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[7]~47_combout\ = (\ROM|memROM~5_combout\ & (((\BANCO|saidaA[7]~91_combout\)))) # (!\ROM|memROM~5_combout\ & (\ROM|memROM~6_combout\ & (\BANCO|registrador~77_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \ROM|memROM~6_combout\,
	datac => \BANCO|registrador~77_q\,
	datad => \BANCO|saidaA[7]~91_combout\,
	combout => \BANCO|saidaA[7]~47_combout\);

-- Location: LCCOMB_X29_Y21_N0
\ULA|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~45_combout\ = ((\ULA|Add0~44_combout\ $ (\BANCO|saidaA[7]~47_combout\ $ (!\ULA|Add0~43\)))) # (GND)
-- \ULA|Add0~46\ = CARRY((\ULA|Add0~44_combout\ & ((\BANCO|saidaA[7]~47_combout\) # (!\ULA|Add0~43\))) # (!\ULA|Add0~44_combout\ & (\BANCO|saidaA[7]~47_combout\ & !\ULA|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~44_combout\,
	datab => \BANCO|saidaA[7]~47_combout\,
	datad => VCC,
	cin => \ULA|Add0~43\,
	combout => \ULA|Add0~45_combout\,
	cout => \ULA|Add0~46\);

-- Location: LCCOMB_X30_Y22_N22
\ULA|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~0_combout\ = (\ULA|Mux4~1_combout\ & \EntradaFunct[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux4~1_combout\,
	datac => \EntradaFunct[5]~input_o\,
	combout => \ULA|Mux9~0_combout\);

-- Location: LCCOMB_X28_Y21_N12
\ULA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux9~2_combout\ = (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1077_combout\) # ((\ULA|Add0~45_combout\ & \ULA|Mux9~0_combout\)))) # (!\ULA|Mux9~1_combout\ & (\ULA|Add0~45_combout\ & ((\ULA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \ULA|Add0~45_combout\,
	datac => \BANCO|registrador~1077_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux9~2_combout\);

-- Location: LCCOMB_X28_Y21_N6
\ULA|resultado[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(7) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(7))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datac => \ULA|Mux9~2_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(7));

-- Location: FF_X31_Y23_N19
\BANCO|registrador~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(7),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~109_q\);

-- Location: FF_X30_Y23_N29
\BANCO|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(7),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~45_q\);

-- Location: LCCOMB_X30_Y23_N6
\BANCO|registrador~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1076_combout\ = (\ROM|memROM~3_combout\ & ((\ROM|memROM~2_combout\ & (\BANCO|registrador~77_q\)) # (!\ROM|memROM~2_combout\ & ((\BANCO|registrador~141_q\))))) # (!\ROM|memROM~3_combout\ & (((\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~77_q\,
	datac => \BANCO|registrador~141_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1076_combout\);

-- Location: LCCOMB_X30_Y23_N28
\BANCO|registrador~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1077_combout\ = (\ROM|memROM~3_combout\ & (((\BANCO|registrador~1076_combout\)))) # (!\ROM|memROM~3_combout\ & ((\BANCO|registrador~1076_combout\ & ((\BANCO|registrador~45_q\))) # (!\BANCO|registrador~1076_combout\ & 
-- (\BANCO|registrador~109_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~109_q\,
	datac => \BANCO|registrador~45_q\,
	datad => \BANCO|registrador~1076_combout\,
	combout => \BANCO|registrador~1077_combout\);

-- Location: LCCOMB_X30_Y21_N16
\MUX_BULA|Y[7]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[7]~54_combout\ = (\BANCO|Equal1~0_combout\ & (\BANCO|registrador~1077_combout\ & !\muxRT_Imediato~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|Equal1~0_combout\,
	datac => \BANCO|registrador~1077_combout\,
	datad => \muxRT_Imediato~input_o\,
	combout => \MUX_BULA|Y[7]~54_combout\);

-- Location: LCCOMB_X28_Y21_N2
\ULA|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~47_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1079_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1079_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~47_combout\);

-- Location: FF_X27_Y24_N3
\BANCO|registrador~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(8),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~110_q\);

-- Location: LCCOMB_X28_Y24_N12
\BANCO|saidaA[8]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[8]~92_combout\ = (\PC|PC|output\(3) & (\BANCO|registrador~110_q\)) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & ((\BANCO|registrador~78_q\))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~110_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~110_q\,
	datab => \PC|PC|output\(3),
	datac => \BANCO|registrador~78_q\,
	datad => \ROM|memROM~4_combout\,
	combout => \BANCO|saidaA[8]~92_combout\);

-- Location: FF_X28_Y24_N7
\BANCO|registrador~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(8),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~142_q\);

-- Location: LCCOMB_X28_Y24_N6
\BANCO|saidaA[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[8]~48_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & ((\BANCO|registrador~142_q\))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[8]~92_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[8]~92_combout\ & 
-- ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[8]~92_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~142_q\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[8]~48_combout\);

-- Location: LCCOMB_X29_Y21_N2
\ULA|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~48_combout\ = (\ULA|Add0~47_combout\ & ((\BANCO|saidaA[8]~48_combout\ & (\ULA|Add0~46\ & VCC)) # (!\BANCO|saidaA[8]~48_combout\ & (!\ULA|Add0~46\)))) # (!\ULA|Add0~47_combout\ & ((\BANCO|saidaA[8]~48_combout\ & (!\ULA|Add0~46\)) # 
-- (!\BANCO|saidaA[8]~48_combout\ & ((\ULA|Add0~46\) # (GND)))))
-- \ULA|Add0~49\ = CARRY((\ULA|Add0~47_combout\ & (!\BANCO|saidaA[8]~48_combout\ & !\ULA|Add0~46\)) # (!\ULA|Add0~47_combout\ & ((!\ULA|Add0~46\) # (!\BANCO|saidaA[8]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~47_combout\,
	datab => \BANCO|saidaA[8]~48_combout\,
	datad => VCC,
	cin => \ULA|Add0~46\,
	combout => \ULA|Add0~48_combout\,
	cout => \ULA|Add0~49\);

-- Location: LCCOMB_X28_Y21_N8
\ULA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux10~0_combout\ = (\ULA|Mux9~0_combout\ & ((\ULA|Add0~48_combout\) # ((\BANCO|registrador~1079_combout\ & \ULA|Mux9~1_combout\)))) # (!\ULA|Mux9~0_combout\ & (\BANCO|registrador~1079_combout\ & (\ULA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~0_combout\,
	datab => \BANCO|registrador~1079_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Add0~48_combout\,
	combout => \ULA|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y24_N6
\ULA|resultado[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(8) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(8))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(8),
	datac => \ULA|Mux10~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(8));

-- Location: FF_X28_Y24_N13
\BANCO|registrador~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(8),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~78_q\);

-- Location: FF_X27_Y24_N9
\BANCO|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(8),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~46_q\);

-- Location: LCCOMB_X27_Y24_N2
\BANCO|registrador~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1078_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~142_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~110_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~142_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~110_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1078_combout\);

-- Location: LCCOMB_X27_Y24_N8
\BANCO|registrador~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1079_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1078_combout\ & (\BANCO|registrador~78_q\)) # (!\BANCO|registrador~1078_combout\ & ((\BANCO|registrador~46_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~78_q\,
	datac => \BANCO|registrador~46_q\,
	datad => \BANCO|registrador~1078_combout\,
	combout => \BANCO|registrador~1079_combout\);

-- Location: LCCOMB_X27_Y20_N24
\MUX_BULA|Y[8]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[8]~55_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1079_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1079_combout\,
	combout => \MUX_BULA|Y[8]~55_combout\);

-- Location: LCCOMB_X27_Y21_N10
\ULA|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~50_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1081_combout\,
	combout => \ULA|Add0~50_combout\);

-- Location: FF_X30_Y23_N9
\BANCO|registrador~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(9),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~143_q\);

-- Location: FF_X29_Y23_N19
\BANCO|registrador~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(9),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~111_q\);

-- Location: LCCOMB_X30_Y23_N4
\BANCO|saidaA[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[9]~49_combout\ = (\ROM|memROM~5_combout\ & ((\BANCO|registrador~111_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~79_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \BANCO|registrador~79_q\,
	datad => \BANCO|registrador~111_q\,
	combout => \BANCO|saidaA[9]~49_combout\);

-- Location: LCCOMB_X26_Y23_N20
\BANCO|saidaA[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[9]~50_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & (\BANCO|registrador~143_q\)) # (!\ROM|memROM~6_combout\ & ((\BANCO|saidaA[9]~49_combout\))))) # (!\ROM|memROM~5_combout\ & (((\BANCO|saidaA[9]~49_combout\ & 
-- \ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~143_q\,
	datab => \BANCO|saidaA[9]~49_combout\,
	datac => \ROM|memROM~5_combout\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[9]~50_combout\);

-- Location: LCCOMB_X29_Y21_N4
\ULA|Add0~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~51_combout\ = ((\ULA|Add0~50_combout\ $ (\BANCO|saidaA[9]~50_combout\ $ (!\ULA|Add0~49\)))) # (GND)
-- \ULA|Add0~52\ = CARRY((\ULA|Add0~50_combout\ & ((\BANCO|saidaA[9]~50_combout\) # (!\ULA|Add0~49\))) # (!\ULA|Add0~50_combout\ & (\BANCO|saidaA[9]~50_combout\ & !\ULA|Add0~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~50_combout\,
	datab => \BANCO|saidaA[9]~50_combout\,
	datad => VCC,
	cin => \ULA|Add0~49\,
	combout => \ULA|Add0~51_combout\,
	cout => \ULA|Add0~52\);

-- Location: LCCOMB_X27_Y21_N12
\ULA|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux11~0_combout\ = (\ULA|Add0~51_combout\ & ((\ULA|Mux9~0_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1081_combout\)))) # (!\ULA|Add0~51_combout\ & (((\ULA|Mux9~1_combout\ & \BANCO|registrador~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~51_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \BANCO|registrador~1081_combout\,
	combout => \ULA|Mux11~0_combout\);

-- Location: LCCOMB_X30_Y23_N14
\ULA|resultado[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(9) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(9)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux11~0_combout\,
	datac => \ULA|resultado\(9),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(9));

-- Location: FF_X31_Y23_N3
\BANCO|registrador~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(9),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~79_q\);

-- Location: FF_X30_Y23_N15
\BANCO|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \ULA|resultado\(9),
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~47_q\);

-- Location: LCCOMB_X30_Y23_N12
\BANCO|registrador~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1080_combout\ = (\ROM|memROM~3_combout\ & (((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & ((\ROM|memROM~2_combout\ & (\BANCO|registrador~47_q\)) # (!\ROM|memROM~2_combout\ & ((\BANCO|registrador~111_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~47_q\,
	datab => \BANCO|registrador~111_q\,
	datac => \ROM|memROM~3_combout\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1080_combout\);

-- Location: LCCOMB_X30_Y23_N8
\BANCO|registrador~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1081_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1080_combout\ & (\BANCO|registrador~79_q\)) # (!\BANCO|registrador~1080_combout\ & ((\BANCO|registrador~143_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~79_q\,
	datac => \BANCO|registrador~143_q\,
	datad => \BANCO|registrador~1080_combout\,
	combout => \BANCO|registrador~1081_combout\);

-- Location: LCCOMB_X29_Y19_N4
\MUX_BULA|Y[9]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[9]~56_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1081_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1081_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[9]~56_combout\);

-- Location: FF_X27_Y24_N27
\BANCO|registrador~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(10),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~112_q\);

-- Location: FF_X28_Y24_N25
\BANCO|registrador~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(10),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~80_q\);

-- Location: LCCOMB_X28_Y24_N24
\BANCO|saidaA[10]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[10]~93_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & (\BANCO|registrador~112_q\)) # (!\PC|PC|output\(3) & ((\BANCO|registrador~80_q\))))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~112_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~112_q\,
	datab => \ROM|memROM~4_combout\,
	datac => \BANCO|registrador~80_q\,
	datad => \PC|PC|output\(3),
	combout => \BANCO|saidaA[10]~93_combout\);

-- Location: LCCOMB_X28_Y24_N18
\BANCO|saidaA[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[10]~51_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~144_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[10]~93_combout\))))) # (!\ROM|memROM~6_combout\ & (\ROM|memROM~5_combout\ & 
-- ((\BANCO|saidaA[10]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~6_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~144_q\,
	datad => \BANCO|saidaA[10]~93_combout\,
	combout => \BANCO|saidaA[10]~51_combout\);

-- Location: LCCOMB_X27_Y21_N22
\ULA|Add0~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~53_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1083_combout\,
	combout => \ULA|Add0~53_combout\);

-- Location: LCCOMB_X29_Y21_N6
\ULA|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~54_combout\ = (\BANCO|saidaA[10]~51_combout\ & ((\ULA|Add0~53_combout\ & (\ULA|Add0~52\ & VCC)) # (!\ULA|Add0~53_combout\ & (!\ULA|Add0~52\)))) # (!\BANCO|saidaA[10]~51_combout\ & ((\ULA|Add0~53_combout\ & (!\ULA|Add0~52\)) # 
-- (!\ULA|Add0~53_combout\ & ((\ULA|Add0~52\) # (GND)))))
-- \ULA|Add0~55\ = CARRY((\BANCO|saidaA[10]~51_combout\ & (!\ULA|Add0~53_combout\ & !\ULA|Add0~52\)) # (!\BANCO|saidaA[10]~51_combout\ & ((!\ULA|Add0~52\) # (!\ULA|Add0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[10]~51_combout\,
	datab => \ULA|Add0~53_combout\,
	datad => VCC,
	cin => \ULA|Add0~52\,
	combout => \ULA|Add0~54_combout\,
	cout => \ULA|Add0~55\);

-- Location: LCCOMB_X27_Y21_N8
\ULA|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux12~0_combout\ = (\ULA|Add0~54_combout\ & ((\ULA|Mux9~0_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1083_combout\)))) # (!\ULA|Add0~54_combout\ & (((\ULA|Mux9~1_combout\ & \BANCO|registrador~1083_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~54_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \BANCO|registrador~1083_combout\,
	combout => \ULA|Mux12~0_combout\);

-- Location: LCCOMB_X28_Y24_N30
\ULA|resultado[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(10) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(10)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux12~0_combout\,
	datac => \ULA|resultado\(10),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(10));

-- Location: FF_X28_Y24_N19
\BANCO|registrador~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(10),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~144_q\);

-- Location: LCCOMB_X27_Y24_N26
\BANCO|registrador~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1082_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~144_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~112_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~144_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~112_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1082_combout\);

-- Location: FF_X27_Y24_N13
\BANCO|registrador~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(10),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~48_q\);

-- Location: LCCOMB_X27_Y24_N12
\BANCO|registrador~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1083_combout\ = (\BANCO|registrador~1082_combout\ & ((\BANCO|registrador~80_q\) # ((!\ROM|memROM~2_combout\)))) # (!\BANCO|registrador~1082_combout\ & (((\BANCO|registrador~48_q\ & \ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1082_combout\,
	datab => \BANCO|registrador~80_q\,
	datac => \BANCO|registrador~48_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1083_combout\);

-- Location: LCCOMB_X28_Y20_N22
\MUX_BULA|Y[10]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[10]~59_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1083_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1083_combout\,
	combout => \MUX_BULA|Y[10]~59_combout\);

-- Location: FF_X30_Y23_N11
\BANCO|registrador~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(11),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~145_q\);

-- Location: FF_X29_Y22_N25
\BANCO|registrador~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(11),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~113_q\);

-- Location: LCCOMB_X29_Y22_N14
\BANCO|saidaA[11]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[11]~52_combout\ = (\ROM|memROM~5_combout\ & ((\BANCO|registrador~113_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~81_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \BANCO|registrador~81_q\,
	datad => \BANCO|registrador~113_q\,
	combout => \BANCO|saidaA[11]~52_combout\);

-- Location: LCCOMB_X27_Y22_N18
\BANCO|saidaA[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[11]~53_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & (\BANCO|registrador~145_q\)) # (!\ROM|memROM~6_combout\ & ((\BANCO|saidaA[11]~52_combout\))))) # (!\ROM|memROM~5_combout\ & (((\BANCO|saidaA[11]~52_combout\ & 
-- \ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~145_q\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|saidaA[11]~52_combout\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[11]~53_combout\);

-- Location: LCCOMB_X29_Y19_N16
\ULA|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~56_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1085_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1085_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~56_combout\);

-- Location: LCCOMB_X29_Y21_N8
\ULA|Add0~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~57_combout\ = ((\BANCO|saidaA[11]~53_combout\ $ (\ULA|Add0~56_combout\ $ (!\ULA|Add0~55\)))) # (GND)
-- \ULA|Add0~58\ = CARRY((\BANCO|saidaA[11]~53_combout\ & ((\ULA|Add0~56_combout\) # (!\ULA|Add0~55\))) # (!\BANCO|saidaA[11]~53_combout\ & (\ULA|Add0~56_combout\ & !\ULA|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[11]~53_combout\,
	datab => \ULA|Add0~56_combout\,
	datad => VCC,
	cin => \ULA|Add0~55\,
	combout => \ULA|Add0~57_combout\,
	cout => \ULA|Add0~58\);

-- Location: LCCOMB_X27_Y22_N0
\ULA|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux13~0_combout\ = (\ULA|Mux9~0_combout\ & ((\ULA|Add0~57_combout\) # ((\BANCO|registrador~1085_combout\ & \ULA|Mux9~1_combout\)))) # (!\ULA|Mux9~0_combout\ & (\BANCO|registrador~1085_combout\ & (\ULA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~0_combout\,
	datab => \BANCO|registrador~1085_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Add0~57_combout\,
	combout => \ULA|Mux13~0_combout\);

-- Location: LCCOMB_X30_Y23_N30
\ULA|resultado[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(11) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(11)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux13~0_combout\,
	datac => \ULA|resultado\(11),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(11));

-- Location: FF_X29_Y22_N27
\BANCO|registrador~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(11),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~81_q\);

-- Location: FF_X30_Y23_N17
\BANCO|registrador~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(11),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~49_q\);

-- Location: LCCOMB_X30_Y23_N16
\BANCO|registrador~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1084_combout\ = (\ROM|memROM~3_combout\ & (((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & ((\ROM|memROM~2_combout\ & ((\BANCO|registrador~49_q\))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~113_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~113_q\,
	datac => \BANCO|registrador~49_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1084_combout\);

-- Location: LCCOMB_X30_Y23_N10
\BANCO|registrador~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1085_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1084_combout\ & (\BANCO|registrador~81_q\)) # (!\BANCO|registrador~1084_combout\ & ((\BANCO|registrador~145_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~81_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~145_q\,
	datad => \BANCO|registrador~1084_combout\,
	combout => \BANCO|registrador~1085_combout\);

-- Location: LCCOMB_X29_Y19_N30
\MUX_BULA|Y[11]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[11]~60_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1085_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1085_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[11]~60_combout\);

-- Location: FF_X27_Y22_N3
\BANCO|registrador~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(12),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~146_q\);

-- Location: FF_X29_Y23_N3
\BANCO|registrador~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(12),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~114_q\);

-- Location: LCCOMB_X27_Y22_N14
\BANCO|saidaA[12]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[12]~94_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & ((\BANCO|registrador~114_q\))) # (!\PC|PC|output\(3) & (\BANCO|registrador~82_q\)))) # (!\ROM|memROM~4_combout\ & (((\BANCO|registrador~114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~4_combout\,
	datab => \BANCO|registrador~82_q\,
	datac => \BANCO|registrador~114_q\,
	datad => \PC|PC|output\(3),
	combout => \BANCO|saidaA[12]~94_combout\);

-- Location: LCCOMB_X27_Y22_N24
\BANCO|saidaA[12]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[12]~54_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & (\BANCO|registrador~146_q\)) # (!\ROM|memROM~6_combout\ & ((\BANCO|saidaA[12]~94_combout\))))) # (!\ROM|memROM~5_combout\ & (((\BANCO|saidaA[12]~94_combout\ & 
-- \ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \BANCO|registrador~146_q\,
	datac => \BANCO|saidaA[12]~94_combout\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[12]~54_combout\);

-- Location: LCCOMB_X30_Y22_N14
\ULA|Add0~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~59_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1087_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1087_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~59_combout\);

-- Location: LCCOMB_X29_Y21_N10
\ULA|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~60_combout\ = (\BANCO|saidaA[12]~54_combout\ & ((\ULA|Add0~59_combout\ & (\ULA|Add0~58\ & VCC)) # (!\ULA|Add0~59_combout\ & (!\ULA|Add0~58\)))) # (!\BANCO|saidaA[12]~54_combout\ & ((\ULA|Add0~59_combout\ & (!\ULA|Add0~58\)) # 
-- (!\ULA|Add0~59_combout\ & ((\ULA|Add0~58\) # (GND)))))
-- \ULA|Add0~61\ = CARRY((\BANCO|saidaA[12]~54_combout\ & (!\ULA|Add0~59_combout\ & !\ULA|Add0~58\)) # (!\BANCO|saidaA[12]~54_combout\ & ((!\ULA|Add0~58\) # (!\ULA|Add0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[12]~54_combout\,
	datab => \ULA|Add0~59_combout\,
	datad => VCC,
	cin => \ULA|Add0~58\,
	combout => \ULA|Add0~60_combout\,
	cout => \ULA|Add0~61\);

-- Location: LCCOMB_X27_Y22_N10
\ULA|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux14~0_combout\ = (\ULA|Add0~60_combout\ & ((\ULA|Mux9~0_combout\) # ((\BANCO|registrador~1087_combout\ & \ULA|Mux9~1_combout\)))) # (!\ULA|Add0~60_combout\ & (\BANCO|registrador~1087_combout\ & (\ULA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~60_combout\,
	datab => \BANCO|registrador~1087_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux14~0_combout\);

-- Location: LCCOMB_X28_Y22_N10
\ULA|resultado[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(12) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(12))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(12),
	datab => \ULA|Mux14~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(12));

-- Location: LCCOMB_X27_Y22_N20
\BANCO|registrador~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~82feeder_combout\ = \ULA|resultado\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|resultado\(12),
	combout => \BANCO|registrador~82feeder_combout\);

-- Location: FF_X27_Y22_N21
\BANCO|registrador~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~82feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~82_q\);

-- Location: FF_X29_Y23_N13
\BANCO|registrador~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(12),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~50_q\);

-- Location: LCCOMB_X29_Y23_N2
\BANCO|registrador~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1086_combout\ = (\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & (\BANCO|registrador~146_q\)) # (!\ROM|memROM~3_combout\ & ((\BANCO|registrador~114_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~146_q\,
	datac => \BANCO|registrador~114_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1086_combout\);

-- Location: LCCOMB_X29_Y23_N12
\BANCO|registrador~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1087_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1086_combout\ & (\BANCO|registrador~82_q\)) # (!\BANCO|registrador~1086_combout\ & ((\BANCO|registrador~50_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~82_q\,
	datac => \BANCO|registrador~50_q\,
	datad => \BANCO|registrador~1086_combout\,
	combout => \BANCO|registrador~1087_combout\);

-- Location: LCCOMB_X28_Y22_N2
\MUX_BULA|Y[12]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[12]~61_combout\ = (\BANCO|Equal1~0_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|registrador~1087_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datac => \muxRT_Imediato~input_o\,
	datad => \BANCO|registrador~1087_combout\,
	combout => \MUX_BULA|Y[12]~61_combout\);

-- Location: LCCOMB_X29_Y26_N20
\ULA|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~62_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1089_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1089_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~62_combout\);

-- Location: LCCOMB_X31_Y23_N24
\BANCO|registrador~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~115feeder_combout\ = \ULA|resultado\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|resultado\(13),
	combout => \BANCO|registrador~115feeder_combout\);

-- Location: FF_X31_Y23_N25
\BANCO|registrador~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~115feeder_combout\,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~115_q\);

-- Location: LCCOMB_X24_Y23_N2
\BANCO|saidaA[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[13]~55_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|registrador~115_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|registrador~83_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~115_q\,
	datab => \BANCO|registrador~83_q\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[13]~55_combout\);

-- Location: FF_X30_Y23_N19
\BANCO|registrador~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(13),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~147_q\);

-- Location: LCCOMB_X30_Y23_N22
\BANCO|saidaA[13]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[13]~56_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & ((\BANCO|registrador~147_q\))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[13]~55_combout\)))) # (!\ROM|memROM~5_combout\ & (\ROM|memROM~6_combout\ & 
-- (\BANCO|saidaA[13]~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \ROM|memROM~6_combout\,
	datac => \BANCO|saidaA[13]~55_combout\,
	datad => \BANCO|registrador~147_q\,
	combout => \BANCO|saidaA[13]~56_combout\);

-- Location: LCCOMB_X29_Y21_N12
\ULA|Add0~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~63_combout\ = ((\ULA|Add0~62_combout\ $ (\BANCO|saidaA[13]~56_combout\ $ (!\ULA|Add0~61\)))) # (GND)
-- \ULA|Add0~64\ = CARRY((\ULA|Add0~62_combout\ & ((\BANCO|saidaA[13]~56_combout\) # (!\ULA|Add0~61\))) # (!\ULA|Add0~62_combout\ & (\BANCO|saidaA[13]~56_combout\ & !\ULA|Add0~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~62_combout\,
	datab => \BANCO|saidaA[13]~56_combout\,
	datad => VCC,
	cin => \ULA|Add0~61\,
	combout => \ULA|Add0~63_combout\,
	cout => \ULA|Add0~64\);

-- Location: LCCOMB_X28_Y25_N20
\ULA|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux15~0_combout\ = (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1089_combout\) # ((\ULA|Add0~63_combout\ & \ULA|Mux9~0_combout\)))) # (!\ULA|Mux9~1_combout\ & (\ULA|Add0~63_combout\ & (\ULA|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \ULA|Add0~63_combout\,
	datac => \ULA|Mux9~0_combout\,
	datad => \BANCO|registrador~1089_combout\,
	combout => \ULA|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y23_N14
\ULA|resultado[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(13) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(13)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux15~0_combout\,
	datac => \ULA|resultado\(13),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(13));

-- Location: FF_X31_Y23_N15
\BANCO|registrador~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \ULA|resultado\(13),
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~83_q\);

-- Location: FF_X30_Y23_N1
\BANCO|registrador~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(13),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~51_q\);

-- Location: LCCOMB_X30_Y23_N0
\BANCO|registrador~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1088_combout\ = (\ROM|memROM~3_combout\ & (((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & ((\ROM|memROM~2_combout\ & ((\BANCO|registrador~51_q\))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~115_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~115_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~51_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1088_combout\);

-- Location: LCCOMB_X30_Y23_N18
\BANCO|registrador~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1089_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1088_combout\ & (\BANCO|registrador~83_q\)) # (!\BANCO|registrador~1088_combout\ & ((\BANCO|registrador~147_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~83_q\,
	datac => \BANCO|registrador~147_q\,
	datad => \BANCO|registrador~1088_combout\,
	combout => \BANCO|registrador~1089_combout\);

-- Location: LCCOMB_X29_Y19_N8
\MUX_BULA|Y[13]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[13]~62_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1089_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1089_combout\,
	combout => \MUX_BULA|Y[13]~62_combout\);

-- Location: LCCOMB_X29_Y25_N20
\ULA|Add0~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~65_combout\ = \EntradaFunct[1]~input_o\ $ (((\BANCO|registrador~1091_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1091_combout\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \EntradaFunct[1]~input_o\,
	combout => \ULA|Add0~65_combout\);

-- Location: FF_X27_Y24_N15
\BANCO|registrador~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(14),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~116_q\);

-- Location: LCCOMB_X26_Y24_N0
\BANCO|saidaA[14]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[14]~95_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & ((\BANCO|registrador~116_q\))) # (!\PC|PC|output\(3) & (\BANCO|registrador~84_q\)))) # (!\ROM|memROM~4_combout\ & (((\BANCO|registrador~116_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~4_combout\,
	datab => \BANCO|registrador~84_q\,
	datac => \BANCO|registrador~116_q\,
	datad => \PC|PC|output\(3),
	combout => \BANCO|saidaA[14]~95_combout\);

-- Location: FF_X28_Y24_N23
\BANCO|registrador~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(14),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~148_q\);

-- Location: LCCOMB_X28_Y24_N22
\BANCO|saidaA[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[14]~57_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & ((\BANCO|registrador~148_q\))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[14]~95_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[14]~95_combout\ & 
-- ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[14]~95_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~148_q\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[14]~57_combout\);

-- Location: LCCOMB_X29_Y21_N14
\ULA|Add0~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~66_combout\ = (\ULA|Add0~65_combout\ & ((\BANCO|saidaA[14]~57_combout\ & (\ULA|Add0~64\ & VCC)) # (!\BANCO|saidaA[14]~57_combout\ & (!\ULA|Add0~64\)))) # (!\ULA|Add0~65_combout\ & ((\BANCO|saidaA[14]~57_combout\ & (!\ULA|Add0~64\)) # 
-- (!\BANCO|saidaA[14]~57_combout\ & ((\ULA|Add0~64\) # (GND)))))
-- \ULA|Add0~67\ = CARRY((\ULA|Add0~65_combout\ & (!\BANCO|saidaA[14]~57_combout\ & !\ULA|Add0~64\)) # (!\ULA|Add0~65_combout\ & ((!\ULA|Add0~64\) # (!\BANCO|saidaA[14]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~65_combout\,
	datab => \BANCO|saidaA[14]~57_combout\,
	datad => VCC,
	cin => \ULA|Add0~64\,
	combout => \ULA|Add0~66_combout\,
	cout => \ULA|Add0~67\);

-- Location: LCCOMB_X28_Y25_N18
\ULA|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux16~0_combout\ = (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1091_combout\) # ((\ULA|Mux9~0_combout\ & \ULA|Add0~66_combout\)))) # (!\ULA|Mux9~1_combout\ & (\ULA|Mux9~0_combout\ & ((\ULA|Add0~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \BANCO|registrador~1091_combout\,
	datad => \ULA|Add0~66_combout\,
	combout => \ULA|Mux16~0_combout\);

-- Location: LCCOMB_X29_Y24_N12
\ULA|resultado[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(14) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(14))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(14),
	datab => \ULA|Mux16~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(14));

-- Location: LCCOMB_X28_Y26_N18
\BANCO|registrador~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~84feeder_combout\ = \ULA|resultado\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(14),
	combout => \BANCO|registrador~84feeder_combout\);

-- Location: FF_X28_Y26_N19
\BANCO|registrador~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~84feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~84_q\);

-- Location: LCCOMB_X27_Y24_N14
\BANCO|registrador~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1090_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~148_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~116_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~148_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~116_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1090_combout\);

-- Location: FF_X27_Y24_N5
\BANCO|registrador~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(14),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~52_q\);

-- Location: LCCOMB_X27_Y24_N4
\BANCO|registrador~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1091_combout\ = (\BANCO|registrador~1090_combout\ & ((\BANCO|registrador~84_q\) # ((!\ROM|memROM~2_combout\)))) # (!\BANCO|registrador~1090_combout\ & (((\BANCO|registrador~52_q\ & \ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~84_q\,
	datab => \BANCO|registrador~1090_combout\,
	datac => \BANCO|registrador~52_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1091_combout\);

-- Location: LCCOMB_X28_Y22_N0
\MUX_BULA|Y[14]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[14]~63_combout\ = (\BANCO|Equal1~0_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|registrador~1091_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datac => \muxRT_Imediato~input_o\,
	datad => \BANCO|registrador~1091_combout\,
	combout => \MUX_BULA|Y[14]~63_combout\);

-- Location: LCCOMB_X31_Y21_N28
\ULA|Add0~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~68_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1093_combout\,
	combout => \ULA|Add0~68_combout\);

-- Location: FF_X30_Y23_N3
\BANCO|registrador~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(15),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~149_q\);

-- Location: FF_X31_Y23_N29
\BANCO|registrador~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(15),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~117_q\);

-- Location: LCCOMB_X31_Y23_N28
\BANCO|saidaA[15]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[15]~58_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|registrador~117_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|registrador~85_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~117_q\,
	datad => \BANCO|registrador~85_q\,
	combout => \BANCO|saidaA[15]~58_combout\);

-- Location: LCCOMB_X31_Y23_N8
\BANCO|saidaA[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[15]~59_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~149_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[15]~58_combout\))))) # (!\ROM|memROM~6_combout\ & (((\ROM|memROM~5_combout\ & 
-- \BANCO|saidaA[15]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~149_q\,
	datab => \ROM|memROM~6_combout\,
	datac => \ROM|memROM~5_combout\,
	datad => \BANCO|saidaA[15]~58_combout\,
	combout => \BANCO|saidaA[15]~59_combout\);

-- Location: LCCOMB_X29_Y21_N16
\ULA|Add0~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~69_combout\ = ((\ULA|Add0~68_combout\ $ (\BANCO|saidaA[15]~59_combout\ $ (!\ULA|Add0~67\)))) # (GND)
-- \ULA|Add0~70\ = CARRY((\ULA|Add0~68_combout\ & ((\BANCO|saidaA[15]~59_combout\) # (!\ULA|Add0~67\))) # (!\ULA|Add0~68_combout\ & (\BANCO|saidaA[15]~59_combout\ & !\ULA|Add0~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~68_combout\,
	datab => \BANCO|saidaA[15]~59_combout\,
	datad => VCC,
	cin => \ULA|Add0~67\,
	combout => \ULA|Add0~69_combout\,
	cout => \ULA|Add0~70\);

-- Location: LCCOMB_X30_Y23_N24
\ULA|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux17~0_combout\ = (\ULA|Add0~69_combout\ & ((\ULA|Mux9~0_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1093_combout\)))) # (!\ULA|Add0~69_combout\ & (\ULA|Mux9~1_combout\ & (\BANCO|registrador~1093_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~69_combout\,
	datab => \ULA|Mux9~1_combout\,
	datac => \BANCO|registrador~1093_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux17~0_combout\);

-- Location: LCCOMB_X31_Y23_N30
\ULA|resultado[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(15) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(15)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux17~0_combout\,
	datac => \ULA|resultado\(15),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(15));

-- Location: FF_X31_Y23_N31
\BANCO|registrador~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \ULA|resultado\(15),
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~85_q\);

-- Location: FF_X30_Y23_N21
\BANCO|registrador~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(15),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~53_q\);

-- Location: LCCOMB_X30_Y23_N20
\BANCO|registrador~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1092_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~53_q\) # (\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~117_q\ & ((!\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~117_q\,
	datac => \BANCO|registrador~53_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1092_combout\);

-- Location: LCCOMB_X30_Y23_N2
\BANCO|registrador~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1093_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1092_combout\ & (\BANCO|registrador~85_q\)) # (!\BANCO|registrador~1092_combout\ & ((\BANCO|registrador~149_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~85_q\,
	datac => \BANCO|registrador~149_q\,
	datad => \BANCO|registrador~1092_combout\,
	combout => \BANCO|registrador~1093_combout\);

-- Location: LCCOMB_X31_Y21_N30
\MUX_BULA|Y[15]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[15]~64_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1093_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1093_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[15]~64_combout\);

-- Location: LCCOMB_X27_Y20_N6
\ULA|Add0~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~71_combout\ = \EntradaFunct[1]~input_o\ $ (((\BANCO|Equal1~0_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|registrador~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1095_combout\,
	datad => \EntradaFunct[1]~input_o\,
	combout => \ULA|Add0~71_combout\);

-- Location: FF_X28_Y24_N29
\BANCO|registrador~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(16),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~150_q\);

-- Location: FF_X27_Y24_N11
\BANCO|registrador~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(16),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~118_q\);

-- Location: LCCOMB_X28_Y24_N2
\BANCO|saidaA[16]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[16]~96_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & (\BANCO|registrador~118_q\)) # (!\PC|PC|output\(3) & ((\BANCO|registrador~86_q\))))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~118_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~118_q\,
	datab => \ROM|memROM~4_combout\,
	datac => \BANCO|registrador~86_q\,
	datad => \PC|PC|output\(3),
	combout => \BANCO|saidaA[16]~96_combout\);

-- Location: LCCOMB_X28_Y24_N28
\BANCO|saidaA[16]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[16]~60_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~150_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[16]~96_combout\))))) # (!\ROM|memROM~6_combout\ & (\ROM|memROM~5_combout\ & 
-- ((\BANCO|saidaA[16]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~6_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~150_q\,
	datad => \BANCO|saidaA[16]~96_combout\,
	combout => \BANCO|saidaA[16]~60_combout\);

-- Location: LCCOMB_X29_Y21_N18
\ULA|Add0~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~72_combout\ = (\ULA|Add0~71_combout\ & ((\BANCO|saidaA[16]~60_combout\ & (\ULA|Add0~70\ & VCC)) # (!\BANCO|saidaA[16]~60_combout\ & (!\ULA|Add0~70\)))) # (!\ULA|Add0~71_combout\ & ((\BANCO|saidaA[16]~60_combout\ & (!\ULA|Add0~70\)) # 
-- (!\BANCO|saidaA[16]~60_combout\ & ((\ULA|Add0~70\) # (GND)))))
-- \ULA|Add0~73\ = CARRY((\ULA|Add0~71_combout\ & (!\BANCO|saidaA[16]~60_combout\ & !\ULA|Add0~70\)) # (!\ULA|Add0~71_combout\ & ((!\ULA|Add0~70\) # (!\BANCO|saidaA[16]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~71_combout\,
	datab => \BANCO|saidaA[16]~60_combout\,
	datad => VCC,
	cin => \ULA|Add0~70\,
	combout => \ULA|Add0~72_combout\,
	cout => \ULA|Add0~73\);

-- Location: LCCOMB_X27_Y21_N30
\ULA|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux18~0_combout\ = (\ULA|Add0~72_combout\ & ((\ULA|Mux9~0_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1095_combout\)))) # (!\ULA|Add0~72_combout\ & (((\ULA|Mux9~1_combout\ & \BANCO|registrador~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~72_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \BANCO|registrador~1095_combout\,
	combout => \ULA|Mux18~0_combout\);

-- Location: LCCOMB_X27_Y24_N16
\ULA|resultado[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(16) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(16))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|resultado\(16),
	datac => \ULA|Mux18~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(16));

-- Location: FF_X28_Y24_N3
\BANCO|registrador~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(16),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~86_q\);

-- Location: FF_X27_Y24_N29
\BANCO|registrador~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(16),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~54_q\);

-- Location: LCCOMB_X27_Y24_N10
\BANCO|registrador~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1094_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~150_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~118_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~150_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~118_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1094_combout\);

-- Location: LCCOMB_X27_Y24_N28
\BANCO|registrador~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1095_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1094_combout\ & (\BANCO|registrador~86_q\)) # (!\BANCO|registrador~1094_combout\ & ((\BANCO|registrador~54_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~86_q\,
	datac => \BANCO|registrador~54_q\,
	datad => \BANCO|registrador~1094_combout\,
	combout => \BANCO|registrador~1095_combout\);

-- Location: LCCOMB_X28_Y20_N24
\MUX_BULA|Y[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[16]~65_combout\ = (\BANCO|registrador~1095_combout\ & (\BANCO|Equal1~0_combout\ & !\muxRT_Imediato~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1095_combout\,
	datab => \BANCO|Equal1~0_combout\,
	datad => \muxRT_Imediato~input_o\,
	combout => \MUX_BULA|Y[16]~65_combout\);

-- Location: LCCOMB_X27_Y21_N16
\ULA|Add0~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~74_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[1]~input_o\,
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1097_combout\,
	combout => \ULA|Add0~74_combout\);

-- Location: FF_X27_Y23_N9
\BANCO|registrador~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(17),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~151_q\);

-- Location: FF_X29_Y23_N5
\BANCO|registrador~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(17),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~119_q\);

-- Location: LCCOMB_X28_Y24_N16
\BANCO|saidaA[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[17]~61_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|registrador~119_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|registrador~87_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|registrador~119_q\,
	datac => \BANCO|registrador~87_q\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[17]~61_combout\);

-- Location: LCCOMB_X28_Y24_N0
\BANCO|saidaA[17]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[17]~62_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~151_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[17]~61_combout\))))) # (!\ROM|memROM~6_combout\ & (\ROM|memROM~5_combout\ & 
-- ((\BANCO|saidaA[17]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~6_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~151_q\,
	datad => \BANCO|saidaA[17]~61_combout\,
	combout => \BANCO|saidaA[17]~62_combout\);

-- Location: LCCOMB_X29_Y21_N20
\ULA|Add0~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~75_combout\ = ((\ULA|Add0~74_combout\ $ (\BANCO|saidaA[17]~62_combout\ $ (!\ULA|Add0~73\)))) # (GND)
-- \ULA|Add0~76\ = CARRY((\ULA|Add0~74_combout\ & ((\BANCO|saidaA[17]~62_combout\) # (!\ULA|Add0~73\))) # (!\ULA|Add0~74_combout\ & (\BANCO|saidaA[17]~62_combout\ & !\ULA|Add0~73\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~74_combout\,
	datab => \BANCO|saidaA[17]~62_combout\,
	datad => VCC,
	cin => \ULA|Add0~73\,
	combout => \ULA|Add0~75_combout\,
	cout => \ULA|Add0~76\);

-- Location: LCCOMB_X27_Y21_N6
\ULA|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux19~0_combout\ = (\ULA|Add0~75_combout\ & ((\ULA|Mux9~0_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1097_combout\)))) # (!\ULA|Add0~75_combout\ & (((\ULA|Mux9~1_combout\ & \BANCO|registrador~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~75_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \BANCO|registrador~1097_combout\,
	combout => \ULA|Mux19~0_combout\);

-- Location: LCCOMB_X27_Y23_N22
\ULA|resultado[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(17) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(17)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux19~0_combout\,
	datac => \ULA|resultado\(17),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(17));

-- Location: FF_X28_Y24_N17
\BANCO|registrador~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(17),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~87_q\);

-- Location: FF_X27_Y23_N3
\BANCO|registrador~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(17),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~55_q\);

-- Location: LCCOMB_X27_Y23_N2
\BANCO|registrador~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1096_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~55_q\) # (\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~119_q\ & ((!\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~119_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~55_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1096_combout\);

-- Location: LCCOMB_X27_Y23_N8
\BANCO|registrador~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1097_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1096_combout\ & (\BANCO|registrador~87_q\)) # (!\BANCO|registrador~1096_combout\ & ((\BANCO|registrador~151_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~87_q\,
	datac => \BANCO|registrador~151_q\,
	datad => \BANCO|registrador~1096_combout\,
	combout => \BANCO|registrador~1097_combout\);

-- Location: LCCOMB_X27_Y21_N0
\MUX_BULA|Y[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[17]~66_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1097_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1097_combout\,
	combout => \MUX_BULA|Y[17]~66_combout\);

-- Location: FF_X27_Y24_N19
\BANCO|registrador~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(18),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~120_q\);

-- Location: LCCOMB_X28_Y24_N8
\BANCO|saidaA[18]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[18]~97_combout\ = (\PC|PC|output\(3) & (((\BANCO|registrador~120_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & (\BANCO|registrador~88_q\)) # (!\ROM|memROM~4_combout\ & ((\BANCO|registrador~120_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \ROM|memROM~4_combout\,
	datac => \BANCO|registrador~88_q\,
	datad => \BANCO|registrador~120_q\,
	combout => \BANCO|saidaA[18]~97_combout\);

-- Location: FF_X28_Y24_N11
\BANCO|registrador~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(18),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~152_q\);

-- Location: LCCOMB_X28_Y24_N10
\BANCO|saidaA[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[18]~63_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & ((\BANCO|registrador~152_q\))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[18]~97_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[18]~97_combout\ & 
-- ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[18]~97_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~152_q\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[18]~63_combout\);

-- Location: LCCOMB_X29_Y26_N30
\ULA|Add0~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~77_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1099_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1099_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~77_combout\);

-- Location: LCCOMB_X29_Y21_N22
\ULA|Add0~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~78_combout\ = (\BANCO|saidaA[18]~63_combout\ & ((\ULA|Add0~77_combout\ & (\ULA|Add0~76\ & VCC)) # (!\ULA|Add0~77_combout\ & (!\ULA|Add0~76\)))) # (!\BANCO|saidaA[18]~63_combout\ & ((\ULA|Add0~77_combout\ & (!\ULA|Add0~76\)) # 
-- (!\ULA|Add0~77_combout\ & ((\ULA|Add0~76\) # (GND)))))
-- \ULA|Add0~79\ = CARRY((\BANCO|saidaA[18]~63_combout\ & (!\ULA|Add0~77_combout\ & !\ULA|Add0~76\)) # (!\BANCO|saidaA[18]~63_combout\ & ((!\ULA|Add0~76\) # (!\ULA|Add0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[18]~63_combout\,
	datab => \ULA|Add0~77_combout\,
	datad => VCC,
	cin => \ULA|Add0~76\,
	combout => \ULA|Add0~78_combout\,
	cout => \ULA|Add0~79\);

-- Location: LCCOMB_X28_Y25_N16
\ULA|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux20~0_combout\ = (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1099_combout\) # ((\ULA|Mux9~0_combout\ & \ULA|Add0~78_combout\)))) # (!\ULA|Mux9~1_combout\ & (((\ULA|Mux9~0_combout\ & \ULA|Add0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \BANCO|registrador~1099_combout\,
	datac => \ULA|Mux9~0_combout\,
	datad => \ULA|Add0~78_combout\,
	combout => \ULA|Mux20~0_combout\);

-- Location: LCCOMB_X28_Y24_N20
\ULA|resultado[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(18) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(18))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(18),
	datab => \ULA|Mux20~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(18));

-- Location: FF_X28_Y24_N9
\BANCO|registrador~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(18),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~88_q\);

-- Location: FF_X27_Y24_N21
\BANCO|registrador~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(18),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~56_q\);

-- Location: LCCOMB_X27_Y24_N18
\BANCO|registrador~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1098_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~152_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~120_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~152_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~120_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1098_combout\);

-- Location: LCCOMB_X27_Y24_N20
\BANCO|registrador~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1099_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1098_combout\ & (\BANCO|registrador~88_q\)) # (!\BANCO|registrador~1098_combout\ & ((\BANCO|registrador~56_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~88_q\,
	datac => \BANCO|registrador~56_q\,
	datad => \BANCO|registrador~1098_combout\,
	combout => \BANCO|registrador~1099_combout\);

-- Location: LCCOMB_X28_Y22_N16
\MUX_BULA|Y[18]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[18]~67_combout\ = (\BANCO|Equal1~0_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|registrador~1099_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datac => \muxRT_Imediato~input_o\,
	datad => \BANCO|registrador~1099_combout\,
	combout => \MUX_BULA|Y[18]~67_combout\);

-- Location: FF_X28_Y24_N21
\BANCO|registrador~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(19),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~89_q\);

-- Location: FF_X26_Y23_N11
\BANCO|registrador~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(19),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~121_q\);

-- Location: LCCOMB_X29_Y23_N4
\BANCO|saidaA[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[19]~64_combout\ = (\ROM|memROM~5_combout\ & ((\BANCO|registrador~121_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~89_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~89_q\,
	datab => \ROM|memROM~5_combout\,
	datad => \BANCO|registrador~121_q\,
	combout => \BANCO|saidaA[19]~64_combout\);

-- Location: LCCOMB_X28_Y24_N14
\BANCO|saidaA[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[19]~65_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & ((\BANCO|registrador~153_q\))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[19]~64_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[19]~64_combout\ & 
-- ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[19]~64_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~153_q\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[19]~65_combout\);

-- Location: LCCOMB_X29_Y26_N0
\ULA|Add0~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~80_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1101_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1101_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~80_combout\);

-- Location: LCCOMB_X29_Y21_N24
\ULA|Add0~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~81_combout\ = ((\BANCO|saidaA[19]~65_combout\ $ (\ULA|Add0~80_combout\ $ (!\ULA|Add0~79\)))) # (GND)
-- \ULA|Add0~82\ = CARRY((\BANCO|saidaA[19]~65_combout\ & ((\ULA|Add0~80_combout\) # (!\ULA|Add0~79\))) # (!\BANCO|saidaA[19]~65_combout\ & (\ULA|Add0~80_combout\ & !\ULA|Add0~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[19]~65_combout\,
	datab => \ULA|Add0~80_combout\,
	datad => VCC,
	cin => \ULA|Add0~79\,
	combout => \ULA|Add0~81_combout\,
	cout => \ULA|Add0~82\);

-- Location: LCCOMB_X28_Y25_N22
\ULA|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux21~0_combout\ = (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1101_combout\) # ((\ULA|Add0~81_combout\ & \ULA|Mux9~0_combout\)))) # (!\ULA|Mux9~1_combout\ & (\ULA|Add0~81_combout\ & (\ULA|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \ULA|Add0~81_combout\,
	datac => \ULA|Mux9~0_combout\,
	datad => \BANCO|registrador~1101_combout\,
	combout => \ULA|Mux21~0_combout\);

-- Location: LCCOMB_X27_Y24_N22
\ULA|resultado[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(19) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(19)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux21~0_combout\,
	datac => \ULA|resultado\(19),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(19));

-- Location: FF_X28_Y24_N15
\BANCO|registrador~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(19),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~153_q\);

-- Location: FF_X27_Y24_N25
\BANCO|registrador~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(19),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~57_q\);

-- Location: LCCOMB_X27_Y24_N24
\BANCO|registrador~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1100_combout\ = (\ROM|memROM~3_combout\ & (((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & ((\ROM|memROM~2_combout\ & ((\BANCO|registrador~57_q\))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~121_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~121_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~57_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1100_combout\);

-- Location: LCCOMB_X27_Y24_N30
\BANCO|registrador~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1101_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1100_combout\ & ((\BANCO|registrador~89_q\))) # (!\BANCO|registrador~1100_combout\ & (\BANCO|registrador~153_q\)))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~153_q\,
	datab => \BANCO|registrador~89_q\,
	datac => \ROM|memROM~3_combout\,
	datad => \BANCO|registrador~1100_combout\,
	combout => \BANCO|registrador~1101_combout\);

-- Location: LCCOMB_X28_Y22_N22
\MUX_BULA|Y[19]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[19]~68_combout\ = (\BANCO|Equal1~0_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|registrador~1101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datab => \muxRT_Imediato~input_o\,
	datad => \BANCO|registrador~1101_combout\,
	combout => \MUX_BULA|Y[19]~68_combout\);

-- Location: FF_X29_Y19_N1
\BANCO|registrador~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(20),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~122_q\);

-- Location: FF_X28_Y21_N15
\BANCO|registrador~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(20),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~90_q\);

-- Location: LCCOMB_X29_Y19_N24
\BANCO|saidaA[20]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[20]~98_combout\ = (\PC|PC|output\(3) & (\BANCO|registrador~122_q\)) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & ((\BANCO|registrador~90_q\))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \BANCO|registrador~122_q\,
	datac => \BANCO|registrador~90_q\,
	datad => \ROM|memROM~4_combout\,
	combout => \BANCO|saidaA[20]~98_combout\);

-- Location: LCCOMB_X30_Y20_N16
\BANCO|saidaA[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[20]~66_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & (\BANCO|registrador~154_q\)) # (!\ROM|memROM~6_combout\ & ((\BANCO|saidaA[20]~98_combout\))))) # (!\ROM|memROM~5_combout\ & (\ROM|memROM~6_combout\ & 
-- ((\BANCO|saidaA[20]~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \ROM|memROM~6_combout\,
	datac => \BANCO|registrador~154_q\,
	datad => \BANCO|saidaA[20]~98_combout\,
	combout => \BANCO|saidaA[20]~66_combout\);

-- Location: LCCOMB_X28_Y19_N16
\ULA|Add0~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~83_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1103_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1103_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~83_combout\);

-- Location: LCCOMB_X29_Y21_N26
\ULA|Add0~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~84_combout\ = (\BANCO|saidaA[20]~66_combout\ & ((\ULA|Add0~83_combout\ & (\ULA|Add0~82\ & VCC)) # (!\ULA|Add0~83_combout\ & (!\ULA|Add0~82\)))) # (!\BANCO|saidaA[20]~66_combout\ & ((\ULA|Add0~83_combout\ & (!\ULA|Add0~82\)) # 
-- (!\ULA|Add0~83_combout\ & ((\ULA|Add0~82\) # (GND)))))
-- \ULA|Add0~85\ = CARRY((\BANCO|saidaA[20]~66_combout\ & (!\ULA|Add0~83_combout\ & !\ULA|Add0~82\)) # (!\BANCO|saidaA[20]~66_combout\ & ((!\ULA|Add0~82\) # (!\ULA|Add0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[20]~66_combout\,
	datab => \ULA|Add0~83_combout\,
	datad => VCC,
	cin => \ULA|Add0~82\,
	combout => \ULA|Add0~84_combout\,
	cout => \ULA|Add0~85\);

-- Location: LCCOMB_X28_Y19_N2
\ULA|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux22~0_combout\ = (\ULA|Add0~84_combout\ & ((\ULA|Mux9~0_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1103_combout\)))) # (!\ULA|Add0~84_combout\ & (\ULA|Mux9~1_combout\ & (\BANCO|registrador~1103_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~84_combout\,
	datab => \ULA|Mux9~1_combout\,
	datac => \BANCO|registrador~1103_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux22~0_combout\);

-- Location: LCCOMB_X29_Y19_N22
\ULA|resultado[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(20) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(20)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux22~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux22~0_combout\,
	datac => \ULA|resultado\(20),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(20));

-- Location: FF_X29_Y19_N23
\BANCO|registrador~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \ULA|resultado\(20),
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~154_q\);

-- Location: LCCOMB_X29_Y19_N0
\BANCO|registrador~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1102_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~154_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~122_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~154_q\,
	datac => \BANCO|registrador~122_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1102_combout\);

-- Location: FF_X28_Y19_N31
\BANCO|registrador~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(20),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~58_q\);

-- Location: LCCOMB_X28_Y19_N30
\BANCO|registrador~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1103_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1102_combout\ & ((\BANCO|registrador~90_q\))) # (!\BANCO|registrador~1102_combout\ & (\BANCO|registrador~58_q\)))) # (!\ROM|memROM~2_combout\ & 
-- (\BANCO|registrador~1102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~1102_combout\,
	datac => \BANCO|registrador~58_q\,
	datad => \BANCO|registrador~90_q\,
	combout => \BANCO|registrador~1103_combout\);

-- Location: LCCOMB_X28_Y19_N18
\MUX_BULA|Y[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[20]~69_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1103_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1103_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[20]~69_combout\);

-- Location: FF_X27_Y23_N5
\BANCO|registrador~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(21),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~155_q\);

-- Location: FF_X24_Y23_N23
\BANCO|registrador~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(21),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~91_q\);

-- Location: LCCOMB_X24_Y23_N24
\BANCO|saidaA[21]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[21]~67_combout\ = (\ROM|memROM~5_combout\ & ((\BANCO|registrador~123_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~91_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|registrador~91_q\,
	datac => \BANCO|registrador~123_q\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[21]~67_combout\);

-- Location: LCCOMB_X24_Y23_N8
\BANCO|saidaA[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[21]~68_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~155_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[21]~67_combout\))))) # (!\ROM|memROM~6_combout\ & (((\BANCO|saidaA[21]~67_combout\ & 
-- \ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~155_q\,
	datab => \BANCO|saidaA[21]~67_combout\,
	datac => \ROM|memROM~6_combout\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[21]~68_combout\);

-- Location: LCCOMB_X28_Y21_N20
\ULA|Add0~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~108_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|registrador~1105_combout\,
	combout => \ULA|Add0~108_combout\);

-- Location: LCCOMB_X29_Y21_N28
\ULA|Add0~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~86_combout\ = ((\BANCO|saidaA[21]~68_combout\ $ (\ULA|Add0~108_combout\ $ (!\ULA|Add0~85\)))) # (GND)
-- \ULA|Add0~87\ = CARRY((\BANCO|saidaA[21]~68_combout\ & ((\ULA|Add0~108_combout\) # (!\ULA|Add0~85\))) # (!\BANCO|saidaA[21]~68_combout\ & (\ULA|Add0~108_combout\ & !\ULA|Add0~85\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[21]~68_combout\,
	datab => \ULA|Add0~108_combout\,
	datad => VCC,
	cin => \ULA|Add0~85\,
	combout => \ULA|Add0~86_combout\,
	cout => \ULA|Add0~87\);

-- Location: LCCOMB_X28_Y21_N26
\ULA|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux23~0_combout\ = (\BANCO|registrador~1105_combout\ & ((\ULA|Mux9~1_combout\) # ((\ULA|Add0~86_combout\ & \ULA|Mux9~0_combout\)))) # (!\BANCO|registrador~1105_combout\ & (\ULA|Add0~86_combout\ & ((\ULA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1105_combout\,
	datab => \ULA|Add0~86_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux23~0_combout\);

-- Location: LCCOMB_X24_Y23_N0
\ULA|resultado[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(21) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(21)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux23~0_combout\,
	datac => \ULA|Mux34~1clkctrl_outclk\,
	datad => \ULA|resultado\(21),
	combout => \ULA|resultado\(21));

-- Location: FF_X24_Y23_N25
\BANCO|registrador~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(21),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~123_q\);

-- Location: FF_X27_Y23_N27
\BANCO|registrador~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(21),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~59_q\);

-- Location: LCCOMB_X27_Y23_N26
\BANCO|registrador~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1104_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~59_q\) # (\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~123_q\ & ((!\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~123_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~59_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1104_combout\);

-- Location: LCCOMB_X27_Y23_N4
\BANCO|registrador~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1105_combout\ = (\BANCO|registrador~1104_combout\ & (((\BANCO|registrador~91_q\)) # (!\ROM|memROM~3_combout\))) # (!\BANCO|registrador~1104_combout\ & (\ROM|memROM~3_combout\ & (\BANCO|registrador~155_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1104_combout\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~155_q\,
	datad => \BANCO|registrador~91_q\,
	combout => \BANCO|registrador~1105_combout\);

-- Location: LCCOMB_X28_Y19_N28
\MUX_BULA|Y[21]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[21]~70_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \BANCO|registrador~1105_combout\,
	combout => \MUX_BULA|Y[21]~70_combout\);

-- Location: FF_X29_Y19_N27
\BANCO|registrador~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(22),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~156_q\);

-- Location: FF_X29_Y19_N21
\BANCO|registrador~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(22),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~124_q\);

-- Location: LCCOMB_X29_Y19_N20
\BANCO|saidaA[22]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[22]~99_combout\ = (\PC|PC|output\(3) & (((\BANCO|registrador~124_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & (\BANCO|registrador~92_q\)) # (!\ROM|memROM~4_combout\ & ((\BANCO|registrador~124_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \BANCO|registrador~92_q\,
	datac => \BANCO|registrador~124_q\,
	datad => \ROM|memROM~4_combout\,
	combout => \BANCO|saidaA[22]~99_combout\);

-- Location: LCCOMB_X29_Y19_N26
\BANCO|saidaA[22]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[22]~69_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~156_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[22]~99_combout\))))) # (!\ROM|memROM~6_combout\ & (\ROM|memROM~5_combout\ & 
-- ((\BANCO|saidaA[22]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~6_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~156_q\,
	datad => \BANCO|saidaA[22]~99_combout\,
	combout => \BANCO|saidaA[22]~69_combout\);

-- Location: LCCOMB_X29_Y19_N10
\ULA|Add0~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~109_combout\ = \EntradaFunct[1]~input_o\ $ (((\BANCO|registrador~1107_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1107_combout\,
	datab => \muxRT_Imediato~input_o\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~109_combout\);

-- Location: LCCOMB_X29_Y21_N30
\ULA|Add0~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~88_combout\ = (\BANCO|saidaA[22]~69_combout\ & ((\ULA|Add0~109_combout\ & (\ULA|Add0~87\ & VCC)) # (!\ULA|Add0~109_combout\ & (!\ULA|Add0~87\)))) # (!\BANCO|saidaA[22]~69_combout\ & ((\ULA|Add0~109_combout\ & (!\ULA|Add0~87\)) # 
-- (!\ULA|Add0~109_combout\ & ((\ULA|Add0~87\) # (GND)))))
-- \ULA|Add0~89\ = CARRY((\BANCO|saidaA[22]~69_combout\ & (!\ULA|Add0~109_combout\ & !\ULA|Add0~87\)) # (!\BANCO|saidaA[22]~69_combout\ & ((!\ULA|Add0~87\) # (!\ULA|Add0~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[22]~69_combout\,
	datab => \ULA|Add0~109_combout\,
	datad => VCC,
	cin => \ULA|Add0~87\,
	combout => \ULA|Add0~88_combout\,
	cout => \ULA|Add0~89\);

-- Location: LCCOMB_X28_Y19_N12
\ULA|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux24~0_combout\ = (\ULA|Mux9~0_combout\ & ((\ULA|Add0~88_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1107_combout\)))) # (!\ULA|Mux9~0_combout\ & (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~0_combout\,
	datab => \ULA|Mux9~1_combout\,
	datac => \ULA|Add0~88_combout\,
	datad => \BANCO|registrador~1107_combout\,
	combout => \ULA|Mux24~0_combout\);

-- Location: LCCOMB_X24_Y19_N14
\ULA|resultado[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(22) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(22)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux24~0_combout\,
	datab => \ULA|resultado\(22),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(22));

-- Location: FF_X24_Y23_N5
\BANCO|registrador~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(22),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~92_q\);

-- Location: FF_X28_Y19_N9
\BANCO|registrador~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(22),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~60_q\);

-- Location: LCCOMB_X29_Y19_N6
\BANCO|registrador~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1106_combout\ = (\ROM|memROM~3_combout\ & (((\BANCO|registrador~156_q\) # (\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (\BANCO|registrador~124_q\ & ((!\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~124_q\,
	datac => \BANCO|registrador~156_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1106_combout\);

-- Location: LCCOMB_X28_Y19_N8
\BANCO|registrador~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1107_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1106_combout\ & (\BANCO|registrador~92_q\)) # (!\BANCO|registrador~1106_combout\ & ((\BANCO|registrador~60_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~92_q\,
	datac => \BANCO|registrador~60_q\,
	datad => \BANCO|registrador~1106_combout\,
	combout => \BANCO|registrador~1107_combout\);

-- Location: LCCOMB_X28_Y19_N22
\MUX_BULA|Y[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[22]~71_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1107_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1107_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[22]~71_combout\);

-- Location: LCCOMB_X30_Y20_N20
\ULA|Add0~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~110_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|registrador~1109_combout\,
	combout => \ULA|Add0~110_combout\);

-- Location: LCCOMB_X33_Y23_N30
\BANCO|registrador~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~93feeder_combout\ = \ULA|resultado\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(23),
	combout => \BANCO|registrador~93feeder_combout\);

-- Location: FF_X33_Y23_N31
\BANCO|registrador~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~93feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~93_q\);

-- Location: LCCOMB_X33_Y23_N28
\BANCO|registrador~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~125feeder_combout\ = \ULA|resultado\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(23),
	combout => \BANCO|registrador~125feeder_combout\);

-- Location: FF_X33_Y23_N29
\BANCO|registrador~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~125feeder_combout\,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~125_q\);

-- Location: LCCOMB_X32_Y23_N28
\BANCO|saidaA[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[23]~70_combout\ = (\ROM|memROM~5_combout\ & ((\BANCO|registrador~125_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~93_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~93_q\,
	datad => \BANCO|registrador~125_q\,
	combout => \BANCO|saidaA[23]~70_combout\);

-- Location: LCCOMB_X30_Y23_N26
\BANCO|saidaA[23]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[23]~71_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & ((\BANCO|registrador~157_q\))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[23]~70_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[23]~70_combout\ & 
-- ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \BANCO|saidaA[23]~70_combout\,
	datac => \BANCO|registrador~157_q\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[23]~71_combout\);

-- Location: LCCOMB_X29_Y20_N0
\ULA|Add0~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~90_combout\ = ((\ULA|Add0~110_combout\ $ (\BANCO|saidaA[23]~71_combout\ $ (!\ULA|Add0~89\)))) # (GND)
-- \ULA|Add0~91\ = CARRY((\ULA|Add0~110_combout\ & ((\BANCO|saidaA[23]~71_combout\) # (!\ULA|Add0~89\))) # (!\ULA|Add0~110_combout\ & (\BANCO|saidaA[23]~71_combout\ & !\ULA|Add0~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~110_combout\,
	datab => \BANCO|saidaA[23]~71_combout\,
	datad => VCC,
	cin => \ULA|Add0~89\,
	combout => \ULA|Add0~90_combout\,
	cout => \ULA|Add0~91\);

-- Location: LCCOMB_X32_Y23_N20
\ULA|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux25~0_combout\ = (\ULA|Mux9~0_combout\ & ((\ULA|Add0~90_combout\) # ((\BANCO|registrador~1109_combout\ & \ULA|Mux9~1_combout\)))) # (!\ULA|Mux9~0_combout\ & (\BANCO|registrador~1109_combout\ & (\ULA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~0_combout\,
	datab => \BANCO|registrador~1109_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Add0~90_combout\,
	combout => \ULA|Mux25~0_combout\);

-- Location: LCCOMB_X32_Y23_N22
\ULA|resultado[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(23) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(23))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux25~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(23),
	datac => \ULA|Mux25~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(23));

-- Location: FF_X30_Y23_N27
\BANCO|registrador~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(23),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~157_q\);

-- Location: FF_X30_Y23_N5
\BANCO|registrador~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(23),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~61_q\);

-- Location: LCCOMB_X33_Y23_N24
\BANCO|registrador~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1108_combout\ = (\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & (\BANCO|registrador~93_q\)) # (!\ROM|memROM~3_combout\ & ((\BANCO|registrador~61_q\))))) # (!\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~93_q\,
	datab => \BANCO|registrador~61_q\,
	datac => \ROM|memROM~2_combout\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1108_combout\);

-- Location: LCCOMB_X33_Y23_N22
\BANCO|registrador~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1109_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~1108_combout\)))) # (!\ROM|memROM~2_combout\ & ((\BANCO|registrador~1108_combout\ & (\BANCO|registrador~157_q\)) # (!\BANCO|registrador~1108_combout\ & 
-- ((\BANCO|registrador~125_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~157_q\,
	datab => \BANCO|registrador~125_q\,
	datac => \ROM|memROM~2_combout\,
	datad => \BANCO|registrador~1108_combout\,
	combout => \BANCO|registrador~1109_combout\);

-- Location: LCCOMB_X32_Y20_N10
\MUX_BULA|Y[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[23]~72_combout\ = (\BANCO|Equal1~0_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|registrador~1109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datab => \muxRT_Imediato~input_o\,
	datad => \BANCO|registrador~1109_combout\,
	combout => \MUX_BULA|Y[23]~72_combout\);

-- Location: LCCOMB_X29_Y20_N22
\ULA|Add0~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~111_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|registrador~1111_combout\,
	combout => \ULA|Add0~111_combout\);

-- Location: FF_X28_Y21_N17
\BANCO|registrador~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(24),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~126_q\);

-- Location: FF_X28_Y21_N29
\BANCO|registrador~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \ULA|resultado\(24),
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~94_q\);

-- Location: LCCOMB_X28_Y21_N16
\BANCO|saidaA[24]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[24]~100_combout\ = (\ROM|memROM~4_combout\ & ((\PC|PC|output\(3) & (\BANCO|registrador~126_q\)) # (!\PC|PC|output\(3) & ((\BANCO|registrador~94_q\))))) # (!\ROM|memROM~4_combout\ & (((\BANCO|registrador~126_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~4_combout\,
	datab => \PC|PC|output\(3),
	datac => \BANCO|registrador~126_q\,
	datad => \BANCO|registrador~94_q\,
	combout => \BANCO|saidaA[24]~100_combout\);

-- Location: FF_X28_Y24_N27
\BANCO|registrador~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(24),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~158_q\);

-- Location: LCCOMB_X28_Y24_N26
\BANCO|saidaA[24]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[24]~72_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & ((\BANCO|registrador~158_q\))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[24]~100_combout\)))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[24]~100_combout\ & 
-- ((\ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[24]~100_combout\,
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~158_q\,
	datad => \ROM|memROM~6_combout\,
	combout => \BANCO|saidaA[24]~72_combout\);

-- Location: LCCOMB_X29_Y20_N2
\ULA|Add0~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~92_combout\ = (\ULA|Add0~111_combout\ & ((\BANCO|saidaA[24]~72_combout\ & (\ULA|Add0~91\ & VCC)) # (!\BANCO|saidaA[24]~72_combout\ & (!\ULA|Add0~91\)))) # (!\ULA|Add0~111_combout\ & ((\BANCO|saidaA[24]~72_combout\ & (!\ULA|Add0~91\)) # 
-- (!\BANCO|saidaA[24]~72_combout\ & ((\ULA|Add0~91\) # (GND)))))
-- \ULA|Add0~93\ = CARRY((\ULA|Add0~111_combout\ & (!\BANCO|saidaA[24]~72_combout\ & !\ULA|Add0~91\)) # (!\ULA|Add0~111_combout\ & ((!\ULA|Add0~91\) # (!\BANCO|saidaA[24]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~111_combout\,
	datab => \BANCO|saidaA[24]~72_combout\,
	datad => VCC,
	cin => \ULA|Add0~91\,
	combout => \ULA|Add0~92_combout\,
	cout => \ULA|Add0~93\);

-- Location: LCCOMB_X28_Y21_N4
\ULA|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux26~0_combout\ = (\ULA|Mux9~0_combout\ & ((\ULA|Add0~92_combout\) # ((\ULA|Mux9~1_combout\ & \BANCO|registrador~1111_combout\)))) # (!\ULA|Mux9~0_combout\ & (((\ULA|Mux9~1_combout\ & \BANCO|registrador~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~0_combout\,
	datab => \ULA|Add0~92_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \BANCO|registrador~1111_combout\,
	combout => \ULA|Mux26~0_combout\);

-- Location: LCCOMB_X28_Y21_N28
\ULA|resultado[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(24) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(24))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|resultado\(24),
	datac => \ULA|Mux26~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(24));

-- Location: LCCOMB_X31_Y21_N4
\BANCO|registrador~62feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~62feeder_combout\ = \ULA|resultado\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(24),
	combout => \BANCO|registrador~62feeder_combout\);

-- Location: FF_X31_Y21_N5
\BANCO|registrador~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~62feeder_combout\,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~62_q\);

-- Location: LCCOMB_X28_Y21_N10
\BANCO|registrador~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1110_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~158_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~126_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~158_q\,
	datab => \ROM|memROM~3_combout\,
	datac => \BANCO|registrador~126_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1110_combout\);

-- Location: LCCOMB_X30_Y21_N2
\BANCO|registrador~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1111_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1110_combout\ & ((\BANCO|registrador~94_q\))) # (!\BANCO|registrador~1110_combout\ & (\BANCO|registrador~62_q\)))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~62_q\,
	datab => \BANCO|registrador~94_q\,
	datac => \ROM|memROM~2_combout\,
	datad => \BANCO|registrador~1110_combout\,
	combout => \BANCO|registrador~1111_combout\);

-- Location: LCCOMB_X30_Y21_N30
\MUX_BULA|Y[24]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[24]~73_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1111_combout\,
	combout => \MUX_BULA|Y[24]~73_combout\);

-- Location: FF_X27_Y23_N1
\BANCO|registrador~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(25),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~159_q\);

-- Location: FF_X31_Y23_N1
\BANCO|registrador~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(25),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~127_q\);

-- Location: LCCOMB_X31_Y23_N0
\BANCO|saidaA[25]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[25]~73_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|registrador~127_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|registrador~95_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~127_q\,
	datad => \BANCO|registrador~95_q\,
	combout => \BANCO|saidaA[25]~73_combout\);

-- Location: LCCOMB_X26_Y23_N18
\BANCO|saidaA[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[25]~74_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~159_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[25]~73_combout\))))) # (!\ROM|memROM~6_combout\ & (((\ROM|memROM~5_combout\ & 
-- \BANCO|saidaA[25]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~159_q\,
	datab => \ROM|memROM~6_combout\,
	datac => \ROM|memROM~5_combout\,
	datad => \BANCO|saidaA[25]~73_combout\,
	combout => \BANCO|saidaA[25]~74_combout\);

-- Location: LCCOMB_X30_Y20_N30
\ULA|Add0~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~112_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1113_combout\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \BANCO|registrador~1113_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~112_combout\);

-- Location: LCCOMB_X29_Y20_N4
\ULA|Add0~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~94_combout\ = ((\BANCO|saidaA[25]~74_combout\ $ (\ULA|Add0~112_combout\ $ (!\ULA|Add0~93\)))) # (GND)
-- \ULA|Add0~95\ = CARRY((\BANCO|saidaA[25]~74_combout\ & ((\ULA|Add0~112_combout\) # (!\ULA|Add0~93\))) # (!\BANCO|saidaA[25]~74_combout\ & (\ULA|Add0~112_combout\ & !\ULA|Add0~93\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[25]~74_combout\,
	datab => \ULA|Add0~112_combout\,
	datad => VCC,
	cin => \ULA|Add0~93\,
	combout => \ULA|Add0~94_combout\,
	cout => \ULA|Add0~95\);

-- Location: LCCOMB_X30_Y22_N8
\ULA|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux27~0_combout\ = (\BANCO|registrador~1113_combout\ & ((\ULA|Mux9~1_combout\) # ((\ULA|Add0~94_combout\ & \ULA|Mux9~0_combout\)))) # (!\BANCO|registrador~1113_combout\ & (\ULA|Add0~94_combout\ & (\ULA|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1113_combout\,
	datab => \ULA|Add0~94_combout\,
	datac => \ULA|Mux9~0_combout\,
	datad => \ULA|Mux9~1_combout\,
	combout => \ULA|Mux27~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\ULA|resultado[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(25) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(25)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux27~0_combout\,
	datab => \ULA|resultado\(25),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(25));

-- Location: FF_X31_Y23_N11
\BANCO|registrador~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(25),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~95_q\);

-- Location: FF_X27_Y23_N7
\BANCO|registrador~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(25),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~63_q\);

-- Location: LCCOMB_X27_Y23_N6
\BANCO|registrador~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1112_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~63_q\) # (\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~127_q\ & ((!\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~127_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~63_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1112_combout\);

-- Location: LCCOMB_X27_Y23_N0
\BANCO|registrador~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1113_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1112_combout\ & (\BANCO|registrador~95_q\)) # (!\BANCO|registrador~1112_combout\ & ((\BANCO|registrador~159_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~95_q\,
	datac => \BANCO|registrador~159_q\,
	datad => \BANCO|registrador~1112_combout\,
	combout => \BANCO|registrador~1113_combout\);

-- Location: LCCOMB_X28_Y20_N4
\MUX_BULA|Y[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[25]~74_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1113_combout\,
	combout => \MUX_BULA|Y[25]~74_combout\);

-- Location: FF_X27_Y23_N11
\BANCO|registrador~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(26),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~160_q\);

-- Location: FF_X26_Y23_N13
\BANCO|registrador~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(26),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~128_q\);

-- Location: LCCOMB_X26_Y23_N12
\BANCO|saidaA[26]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[26]~101_combout\ = (\PC|PC|output\(3) & (((\BANCO|registrador~128_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & ((\BANCO|registrador~96_q\))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~128_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \ROM|memROM~4_combout\,
	datac => \BANCO|registrador~128_q\,
	datad => \BANCO|registrador~96_q\,
	combout => \BANCO|saidaA[26]~101_combout\);

-- Location: LCCOMB_X26_Y23_N28
\BANCO|saidaA[26]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[26]~75_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & (\BANCO|registrador~160_q\)) # (!\ROM|memROM~6_combout\ & ((\BANCO|saidaA[26]~101_combout\))))) # (!\ROM|memROM~5_combout\ & (\ROM|memROM~6_combout\ & 
-- ((\BANCO|saidaA[26]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \ROM|memROM~6_combout\,
	datac => \BANCO|registrador~160_q\,
	datad => \BANCO|saidaA[26]~101_combout\,
	combout => \BANCO|saidaA[26]~75_combout\);

-- Location: LCCOMB_X28_Y20_N18
\ULA|Add0~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~113_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|registrador~1115_combout\,
	combout => \ULA|Add0~113_combout\);

-- Location: LCCOMB_X29_Y20_N6
\ULA|Add0~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~96_combout\ = (\BANCO|saidaA[26]~75_combout\ & ((\ULA|Add0~113_combout\ & (\ULA|Add0~95\ & VCC)) # (!\ULA|Add0~113_combout\ & (!\ULA|Add0~95\)))) # (!\BANCO|saidaA[26]~75_combout\ & ((\ULA|Add0~113_combout\ & (!\ULA|Add0~95\)) # 
-- (!\ULA|Add0~113_combout\ & ((\ULA|Add0~95\) # (GND)))))
-- \ULA|Add0~97\ = CARRY((\BANCO|saidaA[26]~75_combout\ & (!\ULA|Add0~113_combout\ & !\ULA|Add0~95\)) # (!\BANCO|saidaA[26]~75_combout\ & ((!\ULA|Add0~95\) # (!\ULA|Add0~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[26]~75_combout\,
	datab => \ULA|Add0~113_combout\,
	datad => VCC,
	cin => \ULA|Add0~95\,
	combout => \ULA|Add0~96_combout\,
	cout => \ULA|Add0~97\);

-- Location: LCCOMB_X29_Y20_N30
\ULA|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux28~0_combout\ = (\ULA|Add0~96_combout\ & ((\ULA|Mux9~0_combout\) # ((\BANCO|registrador~1115_combout\ & \ULA|Mux9~1_combout\)))) # (!\ULA|Add0~96_combout\ & (\BANCO|registrador~1115_combout\ & (\ULA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~96_combout\,
	datab => \BANCO|registrador~1115_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux28~0_combout\);

-- Location: LCCOMB_X26_Y23_N2
\ULA|resultado[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(26) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(26)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux28~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux28~0_combout\,
	datab => \ULA|resultado\(26),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(26));

-- Location: LCCOMB_X24_Y23_N30
\BANCO|registrador~96feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~96feeder_combout\ = \ULA|resultado\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|resultado\(26),
	combout => \BANCO|registrador~96feeder_combout\);

-- Location: FF_X24_Y23_N31
\BANCO|registrador~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~96feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~96_q\);

-- Location: FF_X27_Y23_N21
\BANCO|registrador~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(26),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~64_q\);

-- Location: LCCOMB_X27_Y23_N10
\BANCO|registrador~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1114_combout\ = (\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & ((\BANCO|registrador~160_q\))) # (!\ROM|memROM~3_combout\ & (\BANCO|registrador~128_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~128_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~160_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1114_combout\);

-- Location: LCCOMB_X27_Y23_N20
\BANCO|registrador~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1115_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1114_combout\ & (\BANCO|registrador~96_q\)) # (!\BANCO|registrador~1114_combout\ & ((\BANCO|registrador~64_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~96_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~64_q\,
	datad => \BANCO|registrador~1114_combout\,
	combout => \BANCO|registrador~1115_combout\);

-- Location: LCCOMB_X28_Y22_N8
\MUX_BULA|Y[26]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[26]~75_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1115_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1115_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[26]~75_combout\);

-- Location: FF_X24_Y23_N29
\BANCO|registrador~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(27),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~129_q\);

-- Location: LCCOMB_X24_Y23_N28
\BANCO|saidaA[27]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[27]~76_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|registrador~129_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|registrador~97_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~129_q\,
	datad => \BANCO|registrador~97_q\,
	combout => \BANCO|saidaA[27]~76_combout\);

-- Location: FF_X27_Y23_N17
\BANCO|registrador~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(27),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~161_q\);

-- Location: LCCOMB_X24_Y23_N14
\BANCO|saidaA[27]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[27]~77_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & ((\BANCO|registrador~161_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[27]~76_combout\)))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[27]~76_combout\ & 
-- ((\ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~6_combout\,
	datab => \BANCO|saidaA[27]~76_combout\,
	datac => \BANCO|registrador~161_q\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[27]~77_combout\);

-- Location: LCCOMB_X29_Y20_N28
\ULA|Add0~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~114_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|registrador~1117_combout\,
	combout => \ULA|Add0~114_combout\);

-- Location: LCCOMB_X29_Y20_N8
\ULA|Add0~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~98_combout\ = ((\BANCO|saidaA[27]~77_combout\ $ (\ULA|Add0~114_combout\ $ (!\ULA|Add0~97\)))) # (GND)
-- \ULA|Add0~99\ = CARRY((\BANCO|saidaA[27]~77_combout\ & ((\ULA|Add0~114_combout\) # (!\ULA|Add0~97\))) # (!\BANCO|saidaA[27]~77_combout\ & (\ULA|Add0~114_combout\ & !\ULA|Add0~97\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[27]~77_combout\,
	datab => \ULA|Add0~114_combout\,
	datad => VCC,
	cin => \ULA|Add0~97\,
	combout => \ULA|Add0~98_combout\,
	cout => \ULA|Add0~99\);

-- Location: LCCOMB_X29_Y20_N20
\ULA|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux29~0_combout\ = (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1117_combout\) # ((\ULA|Add0~98_combout\ & \ULA|Mux9~0_combout\)))) # (!\ULA|Mux9~1_combout\ & (((\ULA|Add0~98_combout\ & \ULA|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \BANCO|registrador~1117_combout\,
	datac => \ULA|Add0~98_combout\,
	datad => \ULA|Mux9~0_combout\,
	combout => \ULA|Mux29~0_combout\);

-- Location: LCCOMB_X24_Y23_N4
\ULA|resultado[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(27) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(27)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux29~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux29~0_combout\,
	datab => \ULA|resultado\(27),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(27));

-- Location: LCCOMB_X24_Y23_N10
\BANCO|registrador~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~97feeder_combout\ = \ULA|resultado\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ULA|resultado\(27),
	combout => \BANCO|registrador~97feeder_combout\);

-- Location: FF_X24_Y23_N11
\BANCO|registrador~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~97feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~97_q\);

-- Location: FF_X27_Y23_N19
\BANCO|registrador~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(27),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~65_q\);

-- Location: LCCOMB_X27_Y23_N18
\BANCO|registrador~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1116_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~65_q\) # (\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~129_q\ & ((!\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~129_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~65_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1116_combout\);

-- Location: LCCOMB_X27_Y23_N16
\BANCO|registrador~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1117_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1116_combout\ & (\BANCO|registrador~97_q\)) # (!\BANCO|registrador~1116_combout\ & ((\BANCO|registrador~161_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~97_q\,
	datac => \BANCO|registrador~161_q\,
	datad => \BANCO|registrador~1116_combout\,
	combout => \BANCO|registrador~1117_combout\);

-- Location: LCCOMB_X32_Y23_N14
\MUX_BULA|Y[27]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[27]~76_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1117_combout\,
	combout => \MUX_BULA|Y[27]~76_combout\);

-- Location: FF_X26_Y23_N15
\BANCO|registrador~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(28),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~162_q\);

-- Location: FF_X26_Y23_N25
\BANCO|registrador~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(28),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~130_q\);

-- Location: LCCOMB_X26_Y23_N24
\BANCO|saidaA[28]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[28]~102_combout\ = (\PC|PC|output\(3) & (((\BANCO|registrador~130_q\)))) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & ((\BANCO|registrador~98_q\))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~130_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \ROM|memROM~4_combout\,
	datac => \BANCO|registrador~130_q\,
	datad => \BANCO|registrador~98_q\,
	combout => \BANCO|saidaA[28]~102_combout\);

-- Location: LCCOMB_X26_Y23_N14
\BANCO|saidaA[28]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[28]~78_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & (\BANCO|registrador~162_q\)) # (!\ROM|memROM~6_combout\ & ((\BANCO|saidaA[28]~102_combout\))))) # (!\ROM|memROM~5_combout\ & (\ROM|memROM~6_combout\ & 
-- ((\BANCO|saidaA[28]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \ROM|memROM~6_combout\,
	datac => \BANCO|registrador~162_q\,
	datad => \BANCO|saidaA[28]~102_combout\,
	combout => \BANCO|saidaA[28]~78_combout\);

-- Location: LCCOMB_X29_Y20_N18
\ULA|Add0~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~115_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \EntradaFunct[1]~input_o\,
	datad => \BANCO|registrador~1119_combout\,
	combout => \ULA|Add0~115_combout\);

-- Location: LCCOMB_X29_Y20_N10
\ULA|Add0~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~100_combout\ = (\BANCO|saidaA[28]~78_combout\ & ((\ULA|Add0~115_combout\ & (\ULA|Add0~99\ & VCC)) # (!\ULA|Add0~115_combout\ & (!\ULA|Add0~99\)))) # (!\BANCO|saidaA[28]~78_combout\ & ((\ULA|Add0~115_combout\ & (!\ULA|Add0~99\)) # 
-- (!\ULA|Add0~115_combout\ & ((\ULA|Add0~99\) # (GND)))))
-- \ULA|Add0~101\ = CARRY((\BANCO|saidaA[28]~78_combout\ & (!\ULA|Add0~115_combout\ & !\ULA|Add0~99\)) # (!\BANCO|saidaA[28]~78_combout\ & ((!\ULA|Add0~99\) # (!\ULA|Add0~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[28]~78_combout\,
	datab => \ULA|Add0~115_combout\,
	datad => VCC,
	cin => \ULA|Add0~99\,
	combout => \ULA|Add0~100_combout\,
	cout => \ULA|Add0~101\);

-- Location: LCCOMB_X27_Y21_N28
\ULA|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux30~0_combout\ = (\ULA|Mux9~1_combout\ & ((\BANCO|registrador~1119_combout\) # ((\ULA|Mux9~0_combout\ & \ULA|Add0~100_combout\)))) # (!\ULA|Mux9~1_combout\ & (\ULA|Mux9~0_combout\ & ((\ULA|Add0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~1_combout\,
	datab => \ULA|Mux9~0_combout\,
	datac => \BANCO|registrador~1119_combout\,
	datad => \ULA|Add0~100_combout\,
	combout => \ULA|Mux30~0_combout\);

-- Location: LCCOMB_X26_Y23_N10
\ULA|resultado[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(28) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|resultado\(28))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(28),
	datab => \ULA|Mux30~0_combout\,
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(28));

-- Location: LCCOMB_X24_Y23_N16
\BANCO|registrador~98feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~98feeder_combout\ = \ULA|resultado\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(28),
	combout => \BANCO|registrador~98feeder_combout\);

-- Location: FF_X24_Y23_N17
\BANCO|registrador~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~98feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~98_q\);

-- Location: FF_X27_Y23_N25
\BANCO|registrador~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(28),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~66_q\);

-- Location: LCCOMB_X26_Y23_N22
\BANCO|registrador~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1118_combout\ = (\ROM|memROM~2_combout\ & (((\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & ((\ROM|memROM~3_combout\ & ((\BANCO|registrador~162_q\))) # (!\ROM|memROM~3_combout\ & (\BANCO|registrador~130_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~130_q\,
	datac => \BANCO|registrador~162_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1118_combout\);

-- Location: LCCOMB_X26_Y23_N8
\BANCO|registrador~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1119_combout\ = (\BANCO|registrador~1118_combout\ & ((\BANCO|registrador~98_q\) # ((!\ROM|memROM~2_combout\)))) # (!\BANCO|registrador~1118_combout\ & (((\BANCO|registrador~66_q\ & \ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~98_q\,
	datab => \BANCO|registrador~66_q\,
	datac => \BANCO|registrador~1118_combout\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1119_combout\);

-- Location: LCCOMB_X27_Y21_N20
\MUX_BULA|Y[28]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[28]~77_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \muxRT_Imediato~input_o\,
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1119_combout\,
	combout => \MUX_BULA|Y[28]~77_combout\);

-- Location: FF_X27_Y23_N15
\BANCO|registrador~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(29),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~163_q\);

-- Location: FF_X26_Y23_N3
\BANCO|registrador~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(29),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~131_q\);

-- Location: LCCOMB_X24_Y23_N22
\BANCO|saidaA[29]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[29]~79_combout\ = (\ROM|memROM~5_combout\ & ((\BANCO|registrador~131_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|registrador~99_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~99_q\,
	datab => \BANCO|registrador~131_q\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[29]~79_combout\);

-- Location: LCCOMB_X24_Y23_N12
\BANCO|saidaA[29]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[29]~80_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & (\BANCO|registrador~163_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|saidaA[29]~79_combout\))))) # (!\ROM|memROM~6_combout\ & (((\BANCO|saidaA[29]~79_combout\ & 
-- \ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~163_q\,
	datab => \ROM|memROM~6_combout\,
	datac => \BANCO|saidaA[29]~79_combout\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[29]~80_combout\);

-- Location: LCCOMB_X30_Y20_N8
\ULA|Add0~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~116_combout\ = \EntradaFunct[1]~input_o\ $ (((!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datac => \BANCO|registrador~1121_combout\,
	datad => \EntradaFunct[1]~input_o\,
	combout => \ULA|Add0~116_combout\);

-- Location: LCCOMB_X29_Y20_N12
\ULA|Add0~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~102_combout\ = ((\BANCO|saidaA[29]~80_combout\ $ (\ULA|Add0~116_combout\ $ (!\ULA|Add0~101\)))) # (GND)
-- \ULA|Add0~103\ = CARRY((\BANCO|saidaA[29]~80_combout\ & ((\ULA|Add0~116_combout\) # (!\ULA|Add0~101\))) # (!\BANCO|saidaA[29]~80_combout\ & (\ULA|Add0~116_combout\ & !\ULA|Add0~101\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|saidaA[29]~80_combout\,
	datab => \ULA|Add0~116_combout\,
	datad => VCC,
	cin => \ULA|Add0~101\,
	combout => \ULA|Add0~102_combout\,
	cout => \ULA|Add0~103\);

-- Location: LCCOMB_X29_Y20_N26
\ULA|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux31~0_combout\ = (\ULA|Mux9~0_combout\ & ((\ULA|Add0~102_combout\) # ((\BANCO|registrador~1121_combout\ & \ULA|Mux9~1_combout\)))) # (!\ULA|Mux9~0_combout\ & (\BANCO|registrador~1121_combout\ & (\ULA|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~0_combout\,
	datab => \BANCO|registrador~1121_combout\,
	datac => \ULA|Mux9~1_combout\,
	datad => \ULA|Add0~102_combout\,
	combout => \ULA|Mux31~0_combout\);

-- Location: LCCOMB_X27_Y23_N24
\ULA|resultado[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(29) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(29)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux31~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux31~0_combout\,
	datab => \ULA|resultado\(29),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(29));

-- Location: FF_X24_Y23_N3
\BANCO|registrador~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(29),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~99_q\);

-- Location: FF_X27_Y23_N13
\BANCO|registrador~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(29),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~67_q\);

-- Location: LCCOMB_X27_Y23_N12
\BANCO|registrador~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1120_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~67_q\) # (\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~131_q\ & ((!\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~131_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~67_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1120_combout\);

-- Location: LCCOMB_X27_Y23_N14
\BANCO|registrador~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1121_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1120_combout\ & (\BANCO|registrador~99_q\)) # (!\BANCO|registrador~1120_combout\ & ((\BANCO|registrador~163_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~99_q\,
	datac => \BANCO|registrador~163_q\,
	datad => \BANCO|registrador~1120_combout\,
	combout => \BANCO|registrador~1121_combout\);

-- Location: LCCOMB_X28_Y20_N0
\MUX_BULA|Y[29]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[29]~78_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datab => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1121_combout\,
	combout => \MUX_BULA|Y[29]~78_combout\);

-- Location: LCCOMB_X28_Y22_N12
\ULA|Add0~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~117_combout\ = \EntradaFunct[1]~input_o\ $ (((\BANCO|registrador~1123_combout\ & (!\muxRT_Imediato~input_o\ & \BANCO|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1123_combout\,
	datab => \EntradaFunct[1]~input_o\,
	datac => \muxRT_Imediato~input_o\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \ULA|Add0~117_combout\);

-- Location: FF_X26_Y23_N1
\BANCO|registrador~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(30),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~164_q\);

-- Location: FF_X29_Y19_N29
\BANCO|registrador~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(30),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~132_q\);

-- Location: LCCOMB_X28_Y19_N10
\BANCO|saidaA[30]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[30]~103_combout\ = (\PC|PC|output\(3) & (\BANCO|registrador~132_q\)) # (!\PC|PC|output\(3) & ((\ROM|memROM~4_combout\ & ((\BANCO|registrador~100_q\))) # (!\ROM|memROM~4_combout\ & (\BANCO|registrador~132_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \BANCO|registrador~132_q\,
	datac => \ROM|memROM~4_combout\,
	datad => \BANCO|registrador~100_q\,
	combout => \BANCO|saidaA[30]~103_combout\);

-- Location: LCCOMB_X26_Y23_N0
\BANCO|saidaA[30]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[30]~81_combout\ = (\ROM|memROM~5_combout\ & ((\ROM|memROM~6_combout\ & (\BANCO|registrador~164_q\)) # (!\ROM|memROM~6_combout\ & ((\BANCO|saidaA[30]~103_combout\))))) # (!\ROM|memROM~5_combout\ & (\ROM|memROM~6_combout\ & 
-- ((\BANCO|saidaA[30]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datab => \ROM|memROM~6_combout\,
	datac => \BANCO|registrador~164_q\,
	datad => \BANCO|saidaA[30]~103_combout\,
	combout => \BANCO|saidaA[30]~81_combout\);

-- Location: LCCOMB_X29_Y20_N14
\ULA|Add0~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~104_combout\ = (\ULA|Add0~117_combout\ & ((\BANCO|saidaA[30]~81_combout\ & (\ULA|Add0~103\ & VCC)) # (!\BANCO|saidaA[30]~81_combout\ & (!\ULA|Add0~103\)))) # (!\ULA|Add0~117_combout\ & ((\BANCO|saidaA[30]~81_combout\ & (!\ULA|Add0~103\)) # 
-- (!\BANCO|saidaA[30]~81_combout\ & ((\ULA|Add0~103\) # (GND)))))
-- \ULA|Add0~105\ = CARRY((\ULA|Add0~117_combout\ & (!\BANCO|saidaA[30]~81_combout\ & !\ULA|Add0~103\)) # (!\ULA|Add0~117_combout\ & ((!\ULA|Add0~103\) # (!\BANCO|saidaA[30]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Add0~117_combout\,
	datab => \BANCO|saidaA[30]~81_combout\,
	datad => VCC,
	cin => \ULA|Add0~103\,
	combout => \ULA|Add0~104_combout\,
	cout => \ULA|Add0~105\);

-- Location: LCCOMB_X29_Y20_N24
\ULA|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux32~0_combout\ = (\ULA|Mux9~0_combout\ & ((\ULA|Add0~104_combout\) # ((\BANCO|registrador~1123_combout\ & \ULA|Mux9~1_combout\)))) # (!\ULA|Mux9~0_combout\ & (((\BANCO|registrador~1123_combout\ & \ULA|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|Mux9~0_combout\,
	datab => \ULA|Add0~104_combout\,
	datac => \BANCO|registrador~1123_combout\,
	datad => \ULA|Mux9~1_combout\,
	combout => \ULA|Mux32~0_combout\);

-- Location: LCCOMB_X26_Y20_N14
\ULA|resultado[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(30) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(30)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux32~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux32~0_combout\,
	datac => \ULA|resultado\(30),
	datad => \ULA|Mux34~1clkctrl_outclk\,
	combout => \ULA|resultado\(30));

-- Location: LCCOMB_X22_Y23_N12
\BANCO|registrador~100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~100feeder_combout\ = \ULA|resultado\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ULA|resultado\(30),
	combout => \BANCO|registrador~100feeder_combout\);

-- Location: FF_X22_Y23_N13
\BANCO|registrador~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \BANCO|registrador~100feeder_combout\,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~100_q\);

-- Location: FF_X28_Y19_N27
\BANCO|registrador~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(30),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~68_q\);

-- Location: LCCOMB_X29_Y19_N28
\BANCO|registrador~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1122_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~164_q\) # ((\ROM|memROM~2_combout\)))) # (!\ROM|memROM~3_combout\ & (((\BANCO|registrador~132_q\ & !\ROM|memROM~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~164_q\,
	datac => \BANCO|registrador~132_q\,
	datad => \ROM|memROM~2_combout\,
	combout => \BANCO|registrador~1122_combout\);

-- Location: LCCOMB_X28_Y19_N26
\BANCO|registrador~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1123_combout\ = (\ROM|memROM~2_combout\ & ((\BANCO|registrador~1122_combout\ & (\BANCO|registrador~100_q\)) # (!\BANCO|registrador~1122_combout\ & ((\BANCO|registrador~68_q\))))) # (!\ROM|memROM~2_combout\ & 
-- (((\BANCO|registrador~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~2_combout\,
	datab => \BANCO|registrador~100_q\,
	datac => \BANCO|registrador~68_q\,
	datad => \BANCO|registrador~1122_combout\,
	combout => \BANCO|registrador~1123_combout\);

-- Location: LCCOMB_X28_Y19_N20
\MUX_BULA|Y[30]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[30]~79_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1123_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1123_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[30]~79_combout\);

-- Location: LCCOMB_X29_Y20_N16
\ULA|Add0~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Add0~106_combout\ = \ULA|Add0~105\ $ (!\ULA|Add0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ULA|Add0~21_combout\,
	cin => \ULA|Add0~105\,
	combout => \ULA|Add0~106_combout\);

-- Location: LCCOMB_X28_Y22_N14
\ULA|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|Mux33~0_combout\ = (\EntradaFunct[5]~input_o\ & (\ULA|Add0~106_combout\ & \ULA|Mux34~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EntradaFunct[5]~input_o\,
	datab => \ULA|Add0~106_combout\,
	datad => \ULA|Mux34~0_combout\,
	combout => \ULA|Mux33~0_combout\);

-- Location: LCCOMB_X24_Y23_N6
\ULA|resultado[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ULA|resultado\(31) = (GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & ((\ULA|resultado\(31)))) # (!GLOBAL(\ULA|Mux34~1clkctrl_outclk\) & (\ULA|Mux33~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ULA|Mux33~0_combout\,
	datac => \ULA|Mux34~1clkctrl_outclk\,
	datad => \ULA|resultado\(31),
	combout => \ULA|resultado\(31));

-- Location: FF_X24_Y23_N19
\BANCO|registrador~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(31),
	sload => VCC,
	ena => \BANCO|registrador~1131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~101_q\);

-- Location: FF_X27_Y23_N31
\BANCO|registrador~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(31),
	sload => VCC,
	ena => \BANCO|registrador~1128_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~165_q\);

-- Location: FF_X24_Y23_N21
\BANCO|registrador~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(31),
	sload => VCC,
	ena => \BANCO|registrador~1129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~133_q\);

-- Location: FF_X27_Y23_N29
\BANCO|registrador~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \ULA|resultado\(31),
	sload => VCC,
	ena => \BANCO|registrador~1126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANCO|registrador~69_q\);

-- Location: LCCOMB_X27_Y23_N28
\BANCO|registrador~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1124_combout\ = (\ROM|memROM~2_combout\ & (((\BANCO|registrador~69_q\) # (\ROM|memROM~3_combout\)))) # (!\ROM|memROM~2_combout\ & (\BANCO|registrador~133_q\ & ((!\ROM|memROM~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~133_q\,
	datab => \ROM|memROM~2_combout\,
	datac => \BANCO|registrador~69_q\,
	datad => \ROM|memROM~3_combout\,
	combout => \BANCO|registrador~1124_combout\);

-- Location: LCCOMB_X27_Y23_N30
\BANCO|registrador~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|registrador~1125_combout\ = (\ROM|memROM~3_combout\ & ((\BANCO|registrador~1124_combout\ & (\BANCO|registrador~101_q\)) # (!\BANCO|registrador~1124_combout\ & ((\BANCO|registrador~165_q\))))) # (!\ROM|memROM~3_combout\ & 
-- (((\BANCO|registrador~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~3_combout\,
	datab => \BANCO|registrador~101_q\,
	datac => \BANCO|registrador~165_q\,
	datad => \BANCO|registrador~1124_combout\,
	combout => \BANCO|registrador~1125_combout\);

-- Location: LCCOMB_X28_Y22_N30
\MUX_BULA|Y[31]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \MUX_BULA|Y[31]~80_combout\ = (!\muxRT_Imediato~input_o\ & (\BANCO|registrador~1125_combout\ & \BANCO|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxRT_Imediato~input_o\,
	datac => \BANCO|registrador~1125_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \MUX_BULA|Y[31]~80_combout\);

-- Location: LCCOMB_X24_Y23_N20
\BANCO|saidaA[31]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[31]~82_combout\ = (\ROM|memROM~5_combout\ & (\BANCO|registrador~133_q\)) # (!\ROM|memROM~5_combout\ & ((\BANCO|registrador~101_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~5_combout\,
	datac => \BANCO|registrador~133_q\,
	datad => \BANCO|registrador~101_q\,
	combout => \BANCO|saidaA[31]~82_combout\);

-- Location: LCCOMB_X24_Y23_N26
\BANCO|saidaA[31]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaA[31]~83_combout\ = (\ROM|memROM~6_combout\ & ((\ROM|memROM~5_combout\ & ((\BANCO|registrador~165_q\))) # (!\ROM|memROM~5_combout\ & (\BANCO|saidaA[31]~82_combout\)))) # (!\ROM|memROM~6_combout\ & (\BANCO|saidaA[31]~82_combout\ & 
-- ((\ROM|memROM~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ROM|memROM~6_combout\,
	datab => \BANCO|saidaA[31]~82_combout\,
	datac => \BANCO|registrador~165_q\,
	datad => \ROM|memROM~5_combout\,
	combout => \BANCO|saidaA[31]~83_combout\);

-- Location: LCCOMB_X26_Y25_N16
\BANCO|saidaB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[0]~0_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1063_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|Equal1~0_combout\,
	datac => \BANCO|registrador~1063_combout\,
	combout => \BANCO|saidaB[0]~0_combout\);

-- Location: LCCOMB_X26_Y21_N8
\BANCO|saidaB[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[1]~1_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1065_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datab => \BANCO|registrador~1065_combout\,
	combout => \BANCO|saidaB[1]~1_combout\);

-- Location: LCCOMB_X28_Y20_N30
\BANCO|saidaB[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[2]~2_combout\ = (\BANCO|registrador~1067_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1067_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[2]~2_combout\);

-- Location: LCCOMB_X27_Y21_N24
\BANCO|saidaB[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[3]~3_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1069_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1069_combout\,
	combout => \BANCO|saidaB[3]~3_combout\);

-- Location: LCCOMB_X28_Y26_N28
\BANCO|saidaB[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[4]~4_combout\ = (\BANCO|registrador~1071_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|registrador~1071_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[4]~4_combout\);

-- Location: LCCOMB_X27_Y22_N12
\BANCO|saidaB[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[5]~5_combout\ = (\BANCO|registrador~1073_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|registrador~1073_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[5]~5_combout\);

-- Location: LCCOMB_X30_Y19_N8
\BANCO|saidaB[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[6]~6_combout\ = (\BANCO|registrador~1075_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1075_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[6]~6_combout\);

-- Location: LCCOMB_X30_Y21_N24
\BANCO|saidaB[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[7]~7_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1077_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|Equal1~0_combout\,
	datac => \BANCO|registrador~1077_combout\,
	combout => \BANCO|saidaB[7]~7_combout\);

-- Location: LCCOMB_X27_Y20_N18
\BANCO|saidaB[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[8]~8_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1079_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1079_combout\,
	combout => \BANCO|saidaB[8]~8_combout\);

-- Location: LCCOMB_X27_Y21_N14
\BANCO|saidaB[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[9]~9_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1081_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1081_combout\,
	combout => \BANCO|saidaB[9]~9_combout\);

-- Location: LCCOMB_X27_Y21_N4
\BANCO|saidaB[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[10]~10_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1083_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1083_combout\,
	combout => \BANCO|saidaB[10]~10_combout\);

-- Location: LCCOMB_X27_Y22_N16
\BANCO|saidaB[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[11]~11_combout\ = (\BANCO|registrador~1085_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|registrador~1085_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[11]~11_combout\);

-- Location: LCCOMB_X27_Y22_N22
\BANCO|saidaB[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[12]~12_combout\ = (\BANCO|registrador~1087_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|registrador~1087_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[12]~12_combout\);

-- Location: LCCOMB_X29_Y26_N4
\BANCO|saidaB[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[13]~13_combout\ = (\BANCO|registrador~1089_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|registrador~1089_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[13]~13_combout\);

-- Location: LCCOMB_X29_Y26_N26
\BANCO|saidaB[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[14]~14_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1091_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1091_combout\,
	combout => \BANCO|saidaB[14]~14_combout\);

-- Location: LCCOMB_X29_Y26_N24
\BANCO|saidaB[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[15]~15_combout\ = (\BANCO|registrador~1093_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1093_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[15]~15_combout\);

-- Location: LCCOMB_X29_Y26_N2
\BANCO|saidaB[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[16]~16_combout\ = (\BANCO|registrador~1095_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|registrador~1095_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[16]~16_combout\);

-- Location: LCCOMB_X24_Y25_N0
\BANCO|saidaB[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[17]~17_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1097_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1097_combout\,
	combout => \BANCO|saidaB[17]~17_combout\);

-- Location: LCCOMB_X29_Y26_N12
\BANCO|saidaB[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[18]~18_combout\ = (\BANCO|registrador~1099_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|registrador~1099_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[18]~18_combout\);

-- Location: LCCOMB_X29_Y26_N14
\BANCO|saidaB[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[19]~19_combout\ = (\BANCO|registrador~1101_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|registrador~1101_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[19]~19_combout\);

-- Location: LCCOMB_X29_Y19_N12
\BANCO|saidaB[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[20]~20_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1103_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1103_combout\,
	combout => \BANCO|saidaB[20]~20_combout\);

-- Location: LCCOMB_X30_Y19_N10
\BANCO|saidaB[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[21]~21_combout\ = (\BANCO|registrador~1105_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|registrador~1105_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[21]~21_combout\);

-- Location: LCCOMB_X30_Y19_N28
\BANCO|saidaB[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[22]~22_combout\ = (\BANCO|registrador~1107_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1107_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[22]~22_combout\);

-- Location: LCCOMB_X30_Y19_N6
\BANCO|saidaB[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[23]~23_combout\ = (\BANCO|registrador~1109_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1109_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[23]~23_combout\);

-- Location: LCCOMB_X30_Y21_N26
\BANCO|saidaB[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[24]~24_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1111_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1111_combout\,
	combout => \BANCO|saidaB[24]~24_combout\);

-- Location: LCCOMB_X24_Y23_N18
\BANCO|saidaB[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[25]~25_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1113_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1113_combout\,
	combout => \BANCO|saidaB[25]~25_combout\);

-- Location: LCCOMB_X27_Y22_N2
\BANCO|saidaB[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[26]~26_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1115_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1115_combout\,
	combout => \BANCO|saidaB[26]~26_combout\);

-- Location: LCCOMB_X28_Y23_N26
\BANCO|saidaB[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[27]~27_combout\ = (\BANCO|registrador~1117_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|registrador~1117_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[27]~27_combout\);

-- Location: LCCOMB_X27_Y21_N2
\BANCO|saidaB[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[28]~28_combout\ = (\BANCO|Equal1~0_combout\ & \BANCO|registrador~1119_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANCO|Equal1~0_combout\,
	datad => \BANCO|registrador~1119_combout\,
	combout => \BANCO|saidaB[28]~28_combout\);

-- Location: LCCOMB_X27_Y20_N20
\BANCO|saidaB[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[29]~29_combout\ = (\BANCO|registrador~1121_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1121_combout\,
	datac => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[29]~29_combout\);

-- Location: LCCOMB_X29_Y19_N2
\BANCO|saidaB[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[30]~30_combout\ = (\BANCO|registrador~1123_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANCO|registrador~1123_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[30]~30_combout\);

-- Location: LCCOMB_X28_Y22_N6
\BANCO|saidaB[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANCO|saidaB[31]~31_combout\ = (\BANCO|registrador~1125_combout\ & \BANCO|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANCO|registrador~1125_combout\,
	datad => \BANCO|Equal1~0_combout\,
	combout => \BANCO|saidaB[31]~31_combout\);

-- Location: LCCOMB_X26_Y23_N16
\ROM|memROM~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ROM|memROM~7_combout\ = (!\PC|PC|output\(3) & (\ROM|memROM~4_combout\ & !\PC|PC|output\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC|PC|output\(3),
	datab => \ROM|memROM~4_combout\,
	datad => \PC|PC|output\(2),
	combout => \ROM|memROM~7_combout\);

-- Location: LCCOMB_X33_Y12_N24
\RAM|ram_s~1735feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1735feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1735feeder_combout\);

-- Location: IOIBUF_X41_Y20_N15
\we~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_we,
	o => \we~input_o\);

-- Location: LCCOMB_X27_Y19_N2
\RAM|ram_s~3438\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3438_combout\ = (!\ULA|resultado\(5) & (\ULA|resultado\(2) & (\ULA|resultado\(4) & !\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3438_combout\);

-- Location: LCCOMB_X27_Y19_N14
\RAM|ram_s~3506\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3506_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (\ULA|resultado\(6) & \RAM|ram_s~3438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3438_combout\,
	combout => \RAM|ram_s~3506_combout\);

-- Location: FF_X33_Y12_N25
\RAM|ram_s~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1735feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1735_q\);

-- Location: LCCOMB_X31_Y22_N0
\RAM|ram_s~3448\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3448_combout\ = (!\ULA|resultado\(3) & (!\ULA|resultado\(4) & (\ULA|resultado\(2) & !\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3448_combout\);

-- Location: LCCOMB_X31_Y22_N26
\RAM|ram_s~3507\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3507_combout\ = (\ULA|resultado\(7) & (\RAM|ram_s~3448_combout\ & (\we~input_o\ & \ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3448_combout\,
	datac => \we~input_o\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3507_combout\);

-- Location: FF_X33_Y12_N27
\RAM|ram_s~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1607_q\);

-- Location: LCCOMB_X33_Y12_N26
\RAM|ram_s~2120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2120_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1735_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1607_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1735_q\,
	datac => \RAM|ram_s~1607_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2120_combout\);

-- Location: LCCOMB_X31_Y12_N8
\RAM|ram_s~1863feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1863feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1863feeder_combout\);

-- Location: LCCOMB_X30_Y16_N6
\RAM|ram_s~3488\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3488_combout\ = (!\ULA|resultado\(3) & (\ULA|resultado\(2) & (\ULA|resultado\(5) & !\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3488_combout\);

-- Location: LCCOMB_X30_Y16_N14
\RAM|ram_s~3505\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3505_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3488_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3488_combout\,
	combout => \RAM|ram_s~3505_combout\);

-- Location: FF_X31_Y12_N9
\RAM|ram_s~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1863feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1863_q\);

-- Location: LCCOMB_X30_Y17_N0
\RAM|ram_s~3466\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3466_combout\ = (!\ULA|resultado\(3) & (\ULA|resultado\(2) & (\ULA|resultado\(4) & \ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3466_combout\);

-- Location: LCCOMB_X30_Y17_N30
\RAM|ram_s~3508\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3508_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3466_combout\,
	combout => \RAM|ram_s~3508_combout\);

-- Location: FF_X30_Y12_N13
\RAM|ram_s~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1991_q\);

-- Location: LCCOMB_X30_Y12_N12
\RAM|ram_s~2121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2121_combout\ = (\RAM|ram_s~2120_combout\ & (((\RAM|ram_s~1991_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2120_combout\ & (\RAM|ram_s~1863_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2120_combout\,
	datab => \RAM|ram_s~1863_q\,
	datac => \RAM|ram_s~1991_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2121_combout\);

-- Location: LCCOMB_X29_Y16_N28
\RAM|ram_s~1831feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1831feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1831feeder_combout\);

-- Location: LCCOMB_X31_Y17_N0
\RAM|ram_s~3473\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3473_combout\ = (!\ULA|resultado\(3) & (!\ULA|resultado\(4) & (!\ULA|resultado\(2) & \ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3473_combout\);

-- Location: LCCOMB_X31_Y17_N30
\RAM|ram_s~3510\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3510_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7) & (\we~input_o\ & \RAM|ram_s~3473_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \we~input_o\,
	datad => \RAM|ram_s~3473_combout\,
	combout => \RAM|ram_s~3510_combout\);

-- Location: FF_X29_Y16_N29
\RAM|ram_s~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1831feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1831_q\);

-- Location: LCCOMB_X32_Y18_N20
\RAM|ram_s~3511\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3511_combout\ = (\we~input_o\ & (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & \ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3511_combout\);

-- Location: LCCOMB_X32_Y18_N14
\RAM|ram_s~3512\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3512_combout\ = (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\ULA|resultado\(7) & \RAM|ram_s~3511_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3511_combout\,
	combout => \RAM|ram_s~3512_combout\);

-- Location: FF_X32_Y16_N21
\RAM|ram_s~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1575_q\);

-- Location: LCCOMB_X32_Y16_N20
\RAM|ram_s~2122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2122_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1831_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1575_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1831_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1575_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2122_combout\);

-- Location: LCCOMB_X31_Y22_N2
\RAM|ram_s~3458\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3458_combout\ = (!\ULA|resultado\(3) & (\ULA|resultado\(5) & (!\ULA|resultado\(2) & \ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3458_combout\);

-- Location: LCCOMB_X32_Y16_N30
\RAM|ram_s~3513\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3513_combout\ = (\we~input_o\ & (\ULA|resultado\(6) & (\RAM|ram_s~3458_combout\ & \ULA|resultado\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~3458_combout\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3513_combout\);

-- Location: FF_X32_Y18_N1
\RAM|ram_s~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1959_q\);

-- Location: LCCOMB_X31_Y11_N8
\RAM|ram_s~1703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1703feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1703feeder_combout\);

-- Location: LCCOMB_X24_Y22_N20
\RAM|ram_s~3442\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3442_combout\ = (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (!\ULA|resultado\(5) & \ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3442_combout\);

-- Location: LCCOMB_X24_Y22_N6
\RAM|ram_s~3509\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3509_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (\ULA|resultado\(6) & \RAM|ram_s~3442_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3442_combout\,
	combout => \RAM|ram_s~3509_combout\);

-- Location: FF_X31_Y11_N9
\RAM|ram_s~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1703feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1703_q\);

-- Location: LCCOMB_X32_Y18_N0
\RAM|ram_s~2123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2123_combout\ = (\RAM|ram_s~2122_combout\ & (((\RAM|ram_s~1959_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2122_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1703_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2122_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1959_q\,
	datad => \RAM|ram_s~1703_q\,
	combout => \RAM|ram_s~2123_combout\);

-- Location: LCCOMB_X32_Y18_N6
\RAM|ram_s~2124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2124_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~2121_combout\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~2123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2121_combout\,
	datab => \RAM|ram_s~2123_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2124_combout\);

-- Location: LCCOMB_X37_Y21_N8
\RAM|ram_s~1895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1895feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1895feeder_combout\);

-- Location: LCCOMB_X32_Y21_N10
\RAM|ram_s~3431\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3431_combout\ = (\ULA|resultado\(3) & (!\ULA|resultado\(4) & (\ULA|resultado\(5) & !\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3431_combout\);

-- Location: LCCOMB_X32_Y21_N22
\RAM|ram_s~3502\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3502_combout\ = (\we~input_o\ & (\ULA|resultado\(6) & (\ULA|resultado\(7) & \RAM|ram_s~3431_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3431_combout\,
	combout => \RAM|ram_s~3502_combout\);

-- Location: FF_X37_Y21_N9
\RAM|ram_s~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1895feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1895_q\);

-- Location: LCCOMB_X31_Y22_N8
\RAM|ram_s~3446\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3446_combout\ = (!\ULA|resultado\(4) & (!\ULA|resultado\(2) & (\ULA|resultado\(3) & !\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3446_combout\);

-- Location: LCCOMB_X35_Y21_N14
\RAM|ram_s~3503\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3503_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3446_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3446_combout\,
	combout => \RAM|ram_s~3503_combout\);

-- Location: FF_X37_Y21_N27
\RAM|ram_s~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1639_q\);

-- Location: LCCOMB_X37_Y21_N26
\RAM|ram_s~2118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2118_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1895_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1639_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1895_q\,
	datac => \RAM|ram_s~1639_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2118_combout\);

-- Location: LCCOMB_X31_Y18_N16
\RAM|ram_s~3456\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3456_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5) & (!\ULA|resultado\(2) & \ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3456_combout\);

-- Location: LCCOMB_X31_Y18_N26
\RAM|ram_s~3504\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3504_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (\ULA|resultado\(6) & \RAM|ram_s~3456_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3456_combout\,
	combout => \RAM|ram_s~3504_combout\);

-- Location: FF_X37_Y18_N17
\RAM|ram_s~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2023_q\);

-- Location: LCCOMB_X36_Y16_N0
\RAM|ram_s~1767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1767feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1767feeder_combout\);

-- Location: LCCOMB_X31_Y25_N20
\RAM|ram_s~3440\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3440_combout\ = (!\ULA|resultado\(5) & (\ULA|resultado\(4) & (\ULA|resultado\(3) & !\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3440_combout\);

-- Location: LCCOMB_X31_Y25_N22
\RAM|ram_s~3501\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3501_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3440_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3440_combout\,
	combout => \RAM|ram_s~3501_combout\);

-- Location: FF_X36_Y16_N1
\RAM|ram_s~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1767feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1767_q\);

-- Location: LCCOMB_X37_Y18_N16
\RAM|ram_s~2119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2119_combout\ = (\RAM|ram_s~2118_combout\ & (((\RAM|ram_s~2023_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2118_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1767_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2118_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2023_q\,
	datad => \RAM|ram_s~1767_q\,
	combout => \RAM|ram_s~2119_combout\);

-- Location: LCCOMB_X31_Y22_N16
\RAM|ram_s~3460\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3460_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(2) & (\ULA|resultado\(3) & \ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3460_combout\);

-- Location: LCCOMB_X27_Y22_N30
\RAM|ram_s~3518\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3518_combout\ = (\we~input_o\ & (\RAM|ram_s~3460_combout\ & (\ULA|resultado\(7) & \ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \RAM|ram_s~3460_combout\,
	datac => \ULA|resultado\(7),
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3518_combout\);

-- Location: FF_X28_Y22_N29
\RAM|ram_s~2055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[0]~57_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2055_q\);

-- Location: LCCOMB_X33_Y20_N28
\RAM|ram_s~1799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1799feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1799feeder_combout\);

-- Location: LCCOMB_X32_Y17_N20
\RAM|ram_s~3444\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3444_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3) & (!\ULA|resultado\(5) & \ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3444_combout\);

-- Location: LCCOMB_X32_Y17_N12
\RAM|ram_s~3516\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3516_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3444_combout\,
	combout => \RAM|ram_s~3516_combout\);

-- Location: FF_X33_Y20_N29
\RAM|ram_s~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1799feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1799_q\);

-- Location: LCCOMB_X31_Y22_N24
\RAM|ram_s~3452\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3452_combout\ = (!\ULA|resultado\(4) & (\ULA|resultado\(2) & (\ULA|resultado\(3) & !\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3452_combout\);

-- Location: LCCOMB_X30_Y22_N10
\RAM|ram_s~3517\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3517_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (\ULA|resultado\(6) & \RAM|ram_s~3452_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3452_combout\,
	combout => \RAM|ram_s~3517_combout\);

-- Location: FF_X33_Y20_N19
\RAM|ram_s~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1671_q\);

-- Location: LCCOMB_X33_Y20_N18
\RAM|ram_s~2125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2125_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1799_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1671_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1799_q\,
	datac => \RAM|ram_s~1671_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2125_combout\);

-- Location: LCCOMB_X32_Y18_N12
\RAM|ram_s~3514\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3514_combout\ = (\we~input_o\ & (\ULA|resultado\(5) & (!\ULA|resultado\(4) & \ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3514_combout\);

-- Location: LCCOMB_X32_Y18_N10
\RAM|ram_s~3515\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3515_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3) & (\ULA|resultado\(7) & \RAM|ram_s~3514_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3514_combout\,
	combout => \RAM|ram_s~3515_combout\);

-- Location: FF_X36_Y20_N25
\RAM|ram_s~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1927_q\);

-- Location: LCCOMB_X36_Y20_N24
\RAM|ram_s~2126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2126_combout\ = (\RAM|ram_s~2125_combout\ & ((\RAM|ram_s~2055_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2125_combout\ & (((\RAM|ram_s~1927_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2055_q\,
	datab => \RAM|ram_s~2125_combout\,
	datac => \RAM|ram_s~1927_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2126_combout\);

-- Location: LCCOMB_X32_Y18_N16
\RAM|ram_s~2127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2127_combout\ = (\RAM|ram_s~2124_combout\ & (((\RAM|ram_s~2126_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2124_combout\ & (\RAM|ram_s~2119_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2124_combout\,
	datab => \RAM|ram_s~2119_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2126_combout\,
	combout => \RAM|ram_s~2127_combout\);

-- Location: LCCOMB_X21_Y21_N28
\RAM|ram_s~1255feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1255feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1255feeder_combout\);

-- Location: LCCOMB_X31_Y25_N14
\RAM|ram_s~3441\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3441_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3440_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3440_combout\,
	combout => \RAM|ram_s~3441_combout\);

-- Location: FF_X21_Y21_N29
\RAM|ram_s~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1255feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1255_q\);

-- Location: LCCOMB_X24_Y22_N10
\RAM|ram_s~3443\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3443_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3442_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3442_combout\,
	combout => \RAM|ram_s~3443_combout\);

-- Location: FF_X20_Y21_N21
\RAM|ram_s~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1191_q\);

-- Location: LCCOMB_X20_Y21_N20
\RAM|ram_s~2089\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2089_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1255_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1191_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1255_q\,
	datac => \RAM|ram_s~1191_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2089_combout\);

-- Location: LCCOMB_X20_Y20_N0
\RAM|ram_s~1223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1223feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1223feeder_combout\);

-- Location: LCCOMB_X27_Y19_N8
\RAM|ram_s~3439\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3439_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3438_combout\,
	combout => \RAM|ram_s~3439_combout\);

-- Location: FF_X20_Y20_N1
\RAM|ram_s~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1223feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1223_q\);

-- Location: LCCOMB_X32_Y17_N14
\RAM|ram_s~3445\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3445_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3444_combout\,
	combout => \RAM|ram_s~3445_combout\);

-- Location: FF_X20_Y20_N31
\RAM|ram_s~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1287_q\);

-- Location: LCCOMB_X20_Y20_N30
\RAM|ram_s~2090\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2090_combout\ = (\RAM|ram_s~2089_combout\ & (((\RAM|ram_s~1287_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2089_combout\ & (\RAM|ram_s~1223_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2089_combout\,
	datab => \RAM|ram_s~1223_q\,
	datac => \RAM|ram_s~1287_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2090_combout\);

-- Location: LCCOMB_X32_Y20_N20
\RAM|ram_s~3450\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3450_combout\ = (!\ULA|resultado\(5) & (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & !\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3450_combout\);

-- Location: LCCOMB_X32_Y20_N18
\RAM|ram_s~3451\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3451_combout\ = (\we~input_o\ & (\ULA|resultado\(7) & (!\ULA|resultado\(6) & \RAM|ram_s~3450_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3450_combout\,
	combout => \RAM|ram_s~3451_combout\);

-- Location: FF_X22_Y20_N9
\RAM|ram_s~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1063_q\);

-- Location: LCCOMB_X21_Y20_N28
\RAM|ram_s~1095feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1095feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1095feeder_combout\);

-- Location: LCCOMB_X31_Y22_N22
\RAM|ram_s~3449\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3449_combout\ = (\ULA|resultado\(7) & (\RAM|ram_s~3448_combout\ & (\we~input_o\ & !\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3448_combout\,
	datac => \we~input_o\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3449_combout\);

-- Location: FF_X21_Y20_N29
\RAM|ram_s~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1095feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1095_q\);

-- Location: LCCOMB_X22_Y20_N8
\RAM|ram_s~2091\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2091_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1095_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1063_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1063_q\,
	datad => \RAM|ram_s~1095_q\,
	combout => \RAM|ram_s~2091_combout\);

-- Location: LCCOMB_X30_Y24_N14
\RAM|ram_s~3453\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3453_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (\RAM|ram_s~3452_combout\ & !\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \RAM|ram_s~3452_combout\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3453_combout\);

-- Location: FF_X22_Y20_N7
\RAM|ram_s~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1159_q\);

-- Location: LCCOMB_X22_Y24_N0
\RAM|ram_s~1127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1127feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1127feeder_combout\);

-- Location: LCCOMB_X31_Y24_N2
\RAM|ram_s~3447\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3447_combout\ = (\we~input_o\ & (\ULA|resultado\(7) & (!\ULA|resultado\(6) & \RAM|ram_s~3446_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3446_combout\,
	combout => \RAM|ram_s~3447_combout\);

-- Location: FF_X22_Y24_N1
\RAM|ram_s~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1127feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1127_q\);

-- Location: LCCOMB_X22_Y20_N6
\RAM|ram_s~2092\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2092_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2091_combout\ & (\RAM|ram_s~1159_q\)) # (!\RAM|ram_s~2091_combout\ & ((\RAM|ram_s~1127_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2091_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2091_combout\,
	datac => \RAM|ram_s~1159_q\,
	datad => \RAM|ram_s~1127_q\,
	combout => \RAM|ram_s~2092_combout\);

-- Location: LCCOMB_X20_Y15_N24
\RAM|ram_s~2093\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2093_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~2090_combout\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~2092_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2090_combout\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2092_combout\,
	combout => \RAM|ram_s~2093_combout\);

-- Location: LCCOMB_X29_Y13_N24
\RAM|ram_s~1383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1383feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1383feeder_combout\);

-- Location: LCCOMB_X32_Y21_N24
\RAM|ram_s~3432\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3432_combout\ = (\we~input_o\ & (!\ULA|resultado\(6) & (\ULA|resultado\(7) & \RAM|ram_s~3431_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3431_combout\,
	combout => \RAM|ram_s~3432_combout\);

-- Location: FF_X29_Y13_N25
\RAM|ram_s~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1383feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1383_q\);

-- Location: LCCOMB_X27_Y18_N0
\RAM|ram_s~3436\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3436_combout\ = (!\ULA|resultado\(4) & (\ULA|resultado\(2) & (\ULA|resultado\(5) & \ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3436_combout\);

-- Location: LCCOMB_X27_Y18_N22
\RAM|ram_s~3437\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3437_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3436_combout\,
	combout => \RAM|ram_s~3437_combout\);

-- Location: FF_X28_Y13_N17
\RAM|ram_s~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1415_q\);

-- Location: LCCOMB_X31_Y22_N18
\RAM|ram_s~3433\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3433_combout\ = (\we~input_o\ & (\ULA|resultado\(5) & (!\ULA|resultado\(3) & \ULA|resultado\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3433_combout\);

-- Location: LCCOMB_X31_Y22_N6
\RAM|ram_s~3435\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3435_combout\ = (!\ULA|resultado\(6) & (!\ULA|resultado\(2) & (!\ULA|resultado\(4) & \RAM|ram_s~3433_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3433_combout\,
	combout => \RAM|ram_s~3435_combout\);

-- Location: FF_X27_Y13_N21
\RAM|ram_s~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1319_q\);

-- Location: LCCOMB_X29_Y13_N26
\RAM|ram_s~1351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1351feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1351feeder_combout\);

-- Location: LCCOMB_X31_Y22_N20
\RAM|ram_s~3434\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3434_combout\ = (!\ULA|resultado\(6) & (\ULA|resultado\(2) & (!\ULA|resultado\(4) & \RAM|ram_s~3433_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3433_combout\,
	combout => \RAM|ram_s~3434_combout\);

-- Location: FF_X29_Y13_N27
\RAM|ram_s~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1351feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1351_q\);

-- Location: LCCOMB_X27_Y13_N20
\RAM|ram_s~2087\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2087_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1351_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1319_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1319_q\,
	datad => \RAM|ram_s~1351_q\,
	combout => \RAM|ram_s~2087_combout\);

-- Location: LCCOMB_X28_Y13_N16
\RAM|ram_s~2088\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2088_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2087_combout\ & ((\RAM|ram_s~1415_q\))) # (!\RAM|ram_s~2087_combout\ & (\RAM|ram_s~1383_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1383_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1415_q\,
	datad => \RAM|ram_s~2087_combout\,
	combout => \RAM|ram_s~2088_combout\);

-- Location: LCCOMB_X26_Y14_N4
\RAM|ram_s~1479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1479feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1479feeder_combout\);

-- Location: LCCOMB_X30_Y17_N12
\RAM|ram_s~3454\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3454_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3454_combout\);

-- Location: LCCOMB_X30_Y17_N26
\RAM|ram_s~3455\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3455_combout\ = (!\ULA|resultado\(3) & (\ULA|resultado\(5) & (\ULA|resultado\(2) & \RAM|ram_s~3454_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3454_combout\,
	combout => \RAM|ram_s~3455_combout\);

-- Location: FF_X26_Y14_N5
\RAM|ram_s~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1479feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1479_q\);

-- Location: LCCOMB_X28_Y14_N22
\RAM|ram_s~3461\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3461_combout\ = (\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\we~input_o\ & \RAM|ram_s~3460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \we~input_o\,
	datad => \RAM|ram_s~3460_combout\,
	combout => \RAM|ram_s~3461_combout\);

-- Location: FF_X26_Y14_N27
\RAM|ram_s~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1543_q\);

-- Location: LCCOMB_X31_Y14_N28
\RAM|ram_s~3459\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3459_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (\ULA|resultado\(7) & \RAM|ram_s~3458_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3458_combout\,
	combout => \RAM|ram_s~3459_combout\);

-- Location: FF_X27_Y10_N19
\RAM|ram_s~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1447_q\);

-- Location: LCCOMB_X27_Y10_N12
\RAM|ram_s~1511feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1511feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~1511feeder_combout\);

-- Location: LCCOMB_X31_Y18_N18
\RAM|ram_s~3457\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3457_combout\ = (\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3456_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3456_combout\,
	combout => \RAM|ram_s~3457_combout\);

-- Location: FF_X27_Y10_N13
\RAM|ram_s~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1511feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1511_q\);

-- Location: LCCOMB_X27_Y10_N18
\RAM|ram_s~2094\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2094_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1511_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1447_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1447_q\,
	datad => \RAM|ram_s~1511_q\,
	combout => \RAM|ram_s~2094_combout\);

-- Location: LCCOMB_X26_Y14_N26
\RAM|ram_s~2095\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2095_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2094_combout\ & ((\RAM|ram_s~1543_q\))) # (!\RAM|ram_s~2094_combout\ & (\RAM|ram_s~1479_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2094_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1479_q\,
	datac => \RAM|ram_s~1543_q\,
	datad => \RAM|ram_s~2094_combout\,
	combout => \RAM|ram_s~2095_combout\);

-- Location: LCCOMB_X22_Y14_N8
\RAM|ram_s~2096\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2096_combout\ = (\RAM|ram_s~2093_combout\ & (((\RAM|ram_s~2095_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2093_combout\ & (\RAM|ram_s~2088_combout\ & (\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2093_combout\,
	datab => \RAM|ram_s~2088_combout\,
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~2095_combout\,
	combout => \RAM|ram_s~2096_combout\);

-- Location: LCCOMB_X30_Y13_N4
\RAM|ram_s~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~871feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~871feeder_combout\);

-- Location: LCCOMB_X32_Y21_N6
\RAM|ram_s~3468\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3468_combout\ = (\we~input_o\ & (\ULA|resultado\(6) & (!\ULA|resultado\(7) & \RAM|ram_s~3431_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3431_combout\,
	combout => \RAM|ram_s~3468_combout\);

-- Location: FF_X30_Y13_N5
\RAM|ram_s~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~871feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~871_q\);

-- Location: LCCOMB_X30_Y18_N0
\RAM|ram_s~3471\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3471_combout\ = (\ULA|resultado\(3) & (\we~input_o\ & (!\ULA|resultado\(7) & \ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3471_combout\);

-- Location: LCCOMB_X30_Y18_N22
\RAM|ram_s~3472\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3472_combout\ = (!\ULA|resultado\(2) & (\ULA|resultado\(6) & (\ULA|resultado\(4) & \RAM|ram_s~3471_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3471_combout\,
	combout => \RAM|ram_s~3472_combout\);

-- Location: FF_X30_Y13_N7
\RAM|ram_s~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~999_q\);

-- Location: LCCOMB_X29_Y12_N8
\RAM|ram_s~743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~743feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~743feeder_combout\);

-- Location: LCCOMB_X31_Y25_N4
\RAM|ram_s~3469\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3469_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3440_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3440_combout\,
	combout => \RAM|ram_s~3469_combout\);

-- Location: FF_X29_Y12_N9
\RAM|ram_s~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~743feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~743_q\);

-- Location: LCCOMB_X31_Y22_N12
\RAM|ram_s~3470\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3470_combout\ = (\ULA|resultado\(6) & (\RAM|ram_s~3446_combout\ & (\we~input_o\ & !\ULA|resultado\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3446_combout\,
	datac => \we~input_o\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3470_combout\);

-- Location: FF_X29_Y12_N15
\RAM|ram_s~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~615_q\);

-- Location: LCCOMB_X29_Y12_N14
\RAM|ram_s~2099\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2099_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~743_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~615_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~743_q\,
	datac => \RAM|ram_s~615_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2099_combout\);

-- Location: LCCOMB_X30_Y13_N6
\RAM|ram_s~2100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2100_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2099_combout\ & ((\RAM|ram_s~999_q\))) # (!\RAM|ram_s~2099_combout\ & (\RAM|ram_s~871_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~871_q\,
	datac => \RAM|ram_s~999_q\,
	datad => \RAM|ram_s~2099_combout\,
	combout => \RAM|ram_s~2100_combout\);

-- Location: LCCOMB_X22_Y15_N16
\RAM|ram_s~807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~807feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~807feeder_combout\);

-- Location: LCCOMB_X31_Y17_N18
\RAM|ram_s~3474\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3474_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3473_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3473_combout\,
	combout => \RAM|ram_s~3474_combout\);

-- Location: FF_X22_Y15_N17
\RAM|ram_s~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~807feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~807_q\);

-- Location: LCCOMB_X27_Y15_N22
\RAM|ram_s~3477\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3477_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (\RAM|ram_s~3458_combout\ & \ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \RAM|ram_s~3458_combout\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3477_combout\);

-- Location: FF_X31_Y15_N9
\RAM|ram_s~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~935_q\);

-- Location: LCCOMB_X32_Y20_N24
\RAM|ram_s~3476\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3476_combout\ = (\we~input_o\ & (!\ULA|resultado\(7) & (\ULA|resultado\(6) & \RAM|ram_s~3450_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3450_combout\,
	combout => \RAM|ram_s~3476_combout\);

-- Location: FF_X24_Y20_N13
\RAM|ram_s~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~551_q\);

-- Location: LCCOMB_X23_Y24_N4
\RAM|ram_s~679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~679feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~679feeder_combout\);

-- Location: LCCOMB_X24_Y22_N28
\RAM|ram_s~3475\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3475_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3442_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3442_combout\,
	combout => \RAM|ram_s~3475_combout\);

-- Location: FF_X23_Y24_N5
\RAM|ram_s~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~679feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~679_q\);

-- Location: LCCOMB_X24_Y20_N12
\RAM|ram_s~2101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2101_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~679_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~551_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~551_q\,
	datad => \RAM|ram_s~679_q\,
	combout => \RAM|ram_s~2101_combout\);

-- Location: LCCOMB_X31_Y15_N8
\RAM|ram_s~2102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2102_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2101_combout\ & ((\RAM|ram_s~935_q\))) # (!\RAM|ram_s~2101_combout\ & (\RAM|ram_s~807_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~807_q\,
	datac => \RAM|ram_s~935_q\,
	datad => \RAM|ram_s~2101_combout\,
	combout => \RAM|ram_s~2102_combout\);

-- Location: LCCOMB_X22_Y13_N0
\RAM|ram_s~2103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2103_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~2100_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~2102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2100_combout\,
	datad => \RAM|ram_s~2102_combout\,
	combout => \RAM|ram_s~2103_combout\);

-- Location: LCCOMB_X26_Y12_N20
\RAM|ram_s~711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~711feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~711feeder_combout\);

-- Location: LCCOMB_X27_Y19_N18
\RAM|ram_s~3462\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3462_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (\ULA|resultado\(6) & \RAM|ram_s~3438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3438_combout\,
	combout => \RAM|ram_s~3462_combout\);

-- Location: FF_X26_Y12_N21
\RAM|ram_s~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~711feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~711_q\);

-- Location: LCCOMB_X30_Y17_N6
\RAM|ram_s~3467\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3467_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3466_combout\,
	combout => \RAM|ram_s~3467_combout\);

-- Location: FF_X26_Y12_N11
\RAM|ram_s~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~967_q\);

-- Location: LCCOMB_X31_Y22_N14
\RAM|ram_s~3465\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3465_combout\ = (\ULA|resultado\(6) & (\RAM|ram_s~3448_combout\ & (\we~input_o\ & !\ULA|resultado\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3448_combout\,
	datac => \we~input_o\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3465_combout\);

-- Location: FF_X27_Y26_N17
\RAM|ram_s~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~583_q\);

-- Location: LCCOMB_X28_Y17_N4
\RAM|ram_s~839feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~839feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~839feeder_combout\);

-- Location: LCCOMB_X28_Y16_N12
\RAM|ram_s~3463\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3463_combout\ = (\ULA|resultado\(5) & (\we~input_o\ & (\ULA|resultado\(6) & !\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3463_combout\);

-- Location: LCCOMB_X28_Y16_N18
\RAM|ram_s~3464\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3464_combout\ = (\ULA|resultado\(2) & (!\ULA|resultado\(4) & (!\ULA|resultado\(7) & \RAM|ram_s~3463_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3463_combout\,
	combout => \RAM|ram_s~3464_combout\);

-- Location: FF_X28_Y17_N5
\RAM|ram_s~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~839feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~839_q\);

-- Location: LCCOMB_X27_Y26_N16
\RAM|ram_s~2097\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2097_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~839_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~583_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~583_q\,
	datad => \RAM|ram_s~839_q\,
	combout => \RAM|ram_s~2097_combout\);

-- Location: LCCOMB_X26_Y12_N10
\RAM|ram_s~2098\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2098_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2097_combout\ & ((\RAM|ram_s~967_q\))) # (!\RAM|ram_s~2097_combout\ & (\RAM|ram_s~711_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~711_q\,
	datac => \RAM|ram_s~967_q\,
	datad => \RAM|ram_s~2097_combout\,
	combout => \RAM|ram_s~2098_combout\);

-- Location: LCCOMB_X26_Y21_N14
\RAM|ram_s~3480\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3480_combout\ = (!\ULA|resultado\(7) & (\ULA|resultado\(6) & (\we~input_o\ & \RAM|ram_s~3452_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \we~input_o\,
	datad => \RAM|ram_s~3452_combout\,
	combout => \RAM|ram_s~3480_combout\);

-- Location: FF_X26_Y19_N3
\RAM|ram_s~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~647_q\);

-- Location: LCCOMB_X26_Y19_N24
\RAM|ram_s~903feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~903feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~903feeder_combout\);

-- Location: LCCOMB_X27_Y18_N4
\RAM|ram_s~3479\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3479_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (\ULA|resultado\(6) & \RAM|ram_s~3436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3436_combout\,
	combout => \RAM|ram_s~3479_combout\);

-- Location: FF_X26_Y19_N25
\RAM|ram_s~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~903feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~903_q\);

-- Location: LCCOMB_X26_Y19_N2
\RAM|ram_s~2104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2104_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~903_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~647_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~647_q\,
	datad => \RAM|ram_s~903_q\,
	combout => \RAM|ram_s~2104_combout\);

-- Location: LCCOMB_X27_Y20_N0
\RAM|ram_s~3481\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3481_combout\ = (\we~input_o\ & (!\ULA|resultado\(7) & (\ULA|resultado\(6) & \RAM|ram_s~3460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3460_combout\,
	combout => \RAM|ram_s~3481_combout\);

-- Location: FF_X22_Y13_N13
\RAM|ram_s~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1031_q\);

-- Location: LCCOMB_X22_Y13_N18
\RAM|ram_s~775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~775feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~775feeder_combout\);

-- Location: LCCOMB_X32_Y17_N4
\RAM|ram_s~3478\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3478_combout\ = (\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3444_combout\,
	combout => \RAM|ram_s~3478_combout\);

-- Location: FF_X22_Y13_N19
\RAM|ram_s~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~775feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~775_q\);

-- Location: LCCOMB_X22_Y13_N12
\RAM|ram_s~2105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2105_combout\ = (\RAM|ram_s~2104_combout\ & (((\RAM|ram_s~1031_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2104_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~775_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2104_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1031_q\,
	datad => \RAM|ram_s~775_q\,
	combout => \RAM|ram_s~2105_combout\);

-- Location: LCCOMB_X22_Y13_N22
\RAM|ram_s~2106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2106_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2103_combout\ & ((\RAM|ram_s~2105_combout\))) # (!\RAM|ram_s~2103_combout\ & (\RAM|ram_s~2098_combout\)))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2103_combout\,
	datac => \RAM|ram_s~2098_combout\,
	datad => \RAM|ram_s~2105_combout\,
	combout => \RAM|ram_s~2106_combout\);

-- Location: LCCOMB_X20_Y17_N4
\RAM|ram_s~231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~231feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~231feeder_combout\);

-- Location: LCCOMB_X29_Y25_N30
\RAM|ram_s~3482\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3482_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(5) & \ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3482_combout\);

-- Location: LCCOMB_X29_Y25_N24
\RAM|ram_s~3483\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3483_combout\ = (!\ULA|resultado\(7) & (\ULA|resultado\(3) & (\RAM|ram_s~3482_combout\ & !\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3482_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3483_combout\);

-- Location: FF_X20_Y17_N5
\RAM|ram_s~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~231feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~231_q\);

-- Location: LCCOMB_X32_Y17_N22
\RAM|ram_s~3487\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3487_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3444_combout\,
	combout => \RAM|ram_s~3487_combout\);

-- Location: FF_X20_Y17_N15
\RAM|ram_s~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~263_q\);

-- Location: LCCOMB_X21_Y18_N16
\RAM|ram_s~199feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~199feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~199feeder_combout\);

-- Location: LCCOMB_X27_Y19_N16
\RAM|ram_s~3484\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3484_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3438_combout\,
	combout => \RAM|ram_s~3484_combout\);

-- Location: FF_X21_Y18_N17
\RAM|ram_s~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~199feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~199_q\);

-- Location: LCCOMB_X23_Y21_N14
\RAM|ram_s~3485\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3485_combout\ = (\we~input_o\ & (!\ULA|resultado\(7) & (!\ULA|resultado\(2) & !\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3485_combout\);

-- Location: LCCOMB_X23_Y21_N8
\RAM|ram_s~3486\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3486_combout\ = (!\ULA|resultado\(6) & (\ULA|resultado\(4) & (\RAM|ram_s~3485_combout\ & !\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~3485_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3486_combout\);

-- Location: FF_X21_Y18_N31
\RAM|ram_s~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~167_q\);

-- Location: LCCOMB_X21_Y18_N30
\RAM|ram_s~2107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2107_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~199_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~167_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~199_q\,
	datac => \RAM|ram_s~167_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2107_combout\);

-- Location: LCCOMB_X20_Y17_N14
\RAM|ram_s~2108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2108_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2107_combout\ & ((\RAM|ram_s~263_q\))) # (!\RAM|ram_s~2107_combout\ & (\RAM|ram_s~231_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~231_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~263_q\,
	datad => \RAM|ram_s~2107_combout\,
	combout => \RAM|ram_s~2108_combout\);

-- Location: LCCOMB_X32_Y14_N28
\RAM|ram_s~487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~487feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~487feeder_combout\);

-- Location: LCCOMB_X31_Y18_N12
\RAM|ram_s~3497\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3497_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3456_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3456_combout\,
	combout => \RAM|ram_s~3497_combout\);

-- Location: FF_X32_Y14_N29
\RAM|ram_s~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~487feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~487_q\);

-- Location: LCCOMB_X28_Y15_N24
\RAM|ram_s~3500\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3500_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3460_combout\,
	combout => \RAM|ram_s~3500_combout\);

-- Location: FF_X24_Y14_N15
\RAM|ram_s~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~519_q\);

-- Location: LCCOMB_X24_Y16_N30
\RAM|ram_s~3499\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3499_combout\ = (\we~input_o\ & (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & \RAM|ram_s~3458_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3458_combout\,
	combout => \RAM|ram_s~3499_combout\);

-- Location: FF_X24_Y16_N1
\RAM|ram_s~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~423_q\);

-- Location: LCCOMB_X23_Y16_N4
\RAM|ram_s~455feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~455feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~455feeder_combout\);

-- Location: LCCOMB_X30_Y17_N20
\RAM|ram_s~3498\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3498_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3466_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3466_combout\,
	combout => \RAM|ram_s~3498_combout\);

-- Location: FF_X23_Y16_N5
\RAM|ram_s~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~455feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~455_q\);

-- Location: LCCOMB_X24_Y16_N0
\RAM|ram_s~2114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2114_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~455_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~423_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~423_q\,
	datad => \RAM|ram_s~455_q\,
	combout => \RAM|ram_s~2114_combout\);

-- Location: LCCOMB_X24_Y14_N14
\RAM|ram_s~2115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2115_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2114_combout\ & ((\RAM|ram_s~519_q\))) # (!\RAM|ram_s~2114_combout\ & (\RAM|ram_s~487_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~487_q\,
	datac => \RAM|ram_s~519_q\,
	datad => \RAM|ram_s~2114_combout\,
	combout => \RAM|ram_s~2115_combout\);

-- Location: LCCOMB_X31_Y17_N8
\RAM|ram_s~3491\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3491_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3473_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3473_combout\,
	combout => \RAM|ram_s~3491_combout\);

-- Location: FF_X23_Y15_N19
\RAM|ram_s~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~295_q\);

-- Location: LCCOMB_X23_Y15_N12
\RAM|ram_s~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~359feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~359feeder_combout\);

-- Location: LCCOMB_X32_Y21_N12
\RAM|ram_s~3490\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3490_combout\ = (\we~input_o\ & (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & \RAM|ram_s~3431_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3431_combout\,
	combout => \RAM|ram_s~3490_combout\);

-- Location: FF_X23_Y15_N13
\RAM|ram_s~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~359feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~359_q\);

-- Location: LCCOMB_X23_Y15_N18
\RAM|ram_s~2109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2109_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~359_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~295_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~295_q\,
	datad => \RAM|ram_s~359_q\,
	combout => \RAM|ram_s~2109_combout\);

-- Location: LCCOMB_X27_Y18_N6
\RAM|ram_s~3492\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3492_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3436_combout\,
	combout => \RAM|ram_s~3492_combout\);

-- Location: FF_X21_Y14_N21
\RAM|ram_s~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~391_q\);

-- Location: LCCOMB_X22_Y15_N26
\RAM|ram_s~327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~327feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~327feeder_combout\);

-- Location: LCCOMB_X30_Y16_N4
\RAM|ram_s~3489\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3489_combout\ = (!\ULA|resultado\(6) & (\we~input_o\ & (!\ULA|resultado\(7) & \RAM|ram_s~3488_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \we~input_o\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3488_combout\,
	combout => \RAM|ram_s~3489_combout\);

-- Location: FF_X22_Y15_N27
\RAM|ram_s~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~327feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~327_q\);

-- Location: LCCOMB_X21_Y14_N20
\RAM|ram_s~2110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2110_combout\ = (\RAM|ram_s~2109_combout\ & (((\RAM|ram_s~391_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2109_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~327_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2109_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~391_q\,
	datad => \RAM|ram_s~327_q\,
	combout => \RAM|ram_s~2110_combout\);

-- Location: LCCOMB_X26_Y26_N20
\RAM|ram_s~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~71feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~71feeder_combout\);

-- Location: LCCOMB_X27_Y22_N4
\RAM|ram_s~3493\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3493_combout\ = (\we~input_o\ & (!\ULA|resultado\(7) & (\RAM|ram_s~3448_combout\ & !\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~3448_combout\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3493_combout\);

-- Location: FF_X26_Y26_N21
\RAM|ram_s~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~71feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~71_q\);

-- Location: LCCOMB_X27_Y24_N0
\RAM|ram_s~3496\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3496_combout\ = (!\ULA|resultado\(7) & (\we~input_o\ & (!\ULA|resultado\(6) & \RAM|ram_s~3452_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \we~input_o\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3452_combout\,
	combout => \RAM|ram_s~3496_combout\);

-- Location: FF_X26_Y25_N27
\RAM|ram_s~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~135_q\);

-- Location: LCCOMB_X32_Y20_N22
\RAM|ram_s~3495\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3495_combout\ = (\we~input_o\ & (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & \RAM|ram_s~3450_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3450_combout\,
	combout => \RAM|ram_s~3495_combout\);

-- Location: FF_X27_Y25_N29
\RAM|ram_s~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[0]~57_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~39_q\);

-- Location: LCCOMB_X28_Y25_N12
\RAM|ram_s~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~103feeder_combout\ = \MUX_BULA|Y[0]~57_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[0]~57_combout\,
	combout => \RAM|ram_s~103feeder_combout\);

-- Location: LCCOMB_X31_Y23_N12
\RAM|ram_s~3494\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3494_combout\ = (\we~input_o\ & (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & \RAM|ram_s~3446_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \we~input_o\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3446_combout\,
	combout => \RAM|ram_s~3494_combout\);

-- Location: FF_X28_Y25_N13
\RAM|ram_s~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~103feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~103_q\);

-- Location: LCCOMB_X27_Y25_N28
\RAM|ram_s~2111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2111_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~103_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~39_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~39_q\,
	datad => \RAM|ram_s~103_q\,
	combout => \RAM|ram_s~2111_combout\);

-- Location: LCCOMB_X26_Y25_N26
\RAM|ram_s~2112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2112_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2111_combout\ & ((\RAM|ram_s~135_q\))) # (!\RAM|ram_s~2111_combout\ & (\RAM|ram_s~71_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~71_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~135_q\,
	datad => \RAM|ram_s~2111_combout\,
	combout => \RAM|ram_s~2112_combout\);

-- Location: LCCOMB_X24_Y14_N28
\RAM|ram_s~2113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2113_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2110_combout\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((!\ULA|resultado\(4) & \RAM|ram_s~2112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2110_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2112_combout\,
	combout => \RAM|ram_s~2113_combout\);

-- Location: LCCOMB_X24_Y14_N0
\RAM|ram_s~2116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2116_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2113_combout\ & ((\RAM|ram_s~2115_combout\))) # (!\RAM|ram_s~2113_combout\ & (\RAM|ram_s~2108_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2108_combout\,
	datab => \RAM|ram_s~2115_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2113_combout\,
	combout => \RAM|ram_s~2116_combout\);

-- Location: LCCOMB_X20_Y15_N26
\RAM|ram_s~2117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2117_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~2106_combout\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~2116_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2106_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2116_combout\,
	combout => \RAM|ram_s~2117_combout\);

-- Location: LCCOMB_X21_Y14_N22
\RAM|ram_s~2128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2128_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2117_combout\ & (\RAM|ram_s~2127_combout\)) # (!\RAM|ram_s~2117_combout\ & ((\RAM|ram_s~2096_combout\))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2127_combout\,
	datac => \RAM|ram_s~2096_combout\,
	datad => \RAM|ram_s~2117_combout\,
	combout => \RAM|ram_s~2128_combout\);

-- Location: LCCOMB_X38_Y16_N12
\RAM|ram_s~1704feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1704feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1704feeder_combout\);

-- Location: FF_X38_Y16_N13
\RAM|ram_s~1704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1704feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1704_q\);

-- Location: FF_X32_Y16_N27
\RAM|ram_s~1576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1576_q\);

-- Location: LCCOMB_X29_Y16_N10
\RAM|ram_s~1832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1832feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1832feeder_combout\);

-- Location: FF_X29_Y16_N11
\RAM|ram_s~1832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1832feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1832_q\);

-- Location: LCCOMB_X32_Y16_N26
\RAM|ram_s~2164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2164_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1832_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1576_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1576_q\,
	datad => \RAM|ram_s~1832_q\,
	combout => \RAM|ram_s~2164_combout\);

-- Location: FF_X38_Y16_N31
\RAM|ram_s~1960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1960_q\);

-- Location: LCCOMB_X38_Y16_N30
\RAM|ram_s~2165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2165_combout\ = (\RAM|ram_s~2164_combout\ & (((\RAM|ram_s~1960_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2164_combout\ & (\RAM|ram_s~1704_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1704_q\,
	datab => \RAM|ram_s~2164_combout\,
	datac => \RAM|ram_s~1960_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2165_combout\);

-- Location: FF_X32_Y12_N1
\RAM|ram_s~1608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1608_q\);

-- Location: LCCOMB_X33_Y12_N4
\RAM|ram_s~1736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1736feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1736feeder_combout\);

-- Location: FF_X33_Y12_N5
\RAM|ram_s~1736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1736feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1736_q\);

-- Location: LCCOMB_X32_Y12_N0
\RAM|ram_s~2162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2162_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1736_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1608_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1608_q\,
	datad => \RAM|ram_s~1736_q\,
	combout => \RAM|ram_s~2162_combout\);

-- Location: FF_X32_Y12_N27
\RAM|ram_s~1992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1992_q\);

-- Location: LCCOMB_X31_Y12_N20
\RAM|ram_s~1864feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1864feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1864feeder_combout\);

-- Location: FF_X31_Y12_N21
\RAM|ram_s~1864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1864feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1864_q\);

-- Location: LCCOMB_X32_Y12_N26
\RAM|ram_s~2163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2163_combout\ = (\RAM|ram_s~2162_combout\ & (((\RAM|ram_s~1992_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2162_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~1864_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2162_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1992_q\,
	datad => \RAM|ram_s~1864_q\,
	combout => \RAM|ram_s~2163_combout\);

-- Location: LCCOMB_X21_Y14_N30
\RAM|ram_s~2166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2166_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3)) # (\RAM|ram_s~2163_combout\)))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2165_combout\ & (!\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2165_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2163_combout\,
	combout => \RAM|ram_s~2166_combout\);

-- Location: LCCOMB_X27_Y20_N26
\RAM|ram_s~2056feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2056feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~2056feeder_combout\);

-- Location: FF_X27_Y20_N27
\RAM|ram_s~2056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2056feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2056_q\);

-- Location: LCCOMB_X35_Y20_N24
\RAM|ram_s~1800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1800feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1800feeder_combout\);

-- Location: FF_X35_Y20_N25
\RAM|ram_s~1800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1800feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1800_q\);

-- Location: FF_X36_Y20_N7
\RAM|ram_s~1672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1672_q\);

-- Location: LCCOMB_X36_Y20_N6
\RAM|ram_s~2167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2167_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1800_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1672_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1800_q\,
	datac => \RAM|ram_s~1672_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2167_combout\);

-- Location: FF_X28_Y20_N9
\RAM|ram_s~1928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1928_q\);

-- Location: LCCOMB_X28_Y20_N8
\RAM|ram_s~2168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2168_combout\ = (\RAM|ram_s~2167_combout\ & ((\RAM|ram_s~2056_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2167_combout\ & (((\RAM|ram_s~1928_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2056_q\,
	datab => \RAM|ram_s~2167_combout\,
	datac => \RAM|ram_s~1928_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2168_combout\);

-- Location: FF_X37_Y21_N23
\RAM|ram_s~1640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1640_q\);

-- Location: LCCOMB_X37_Y21_N28
\RAM|ram_s~1896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1896feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1896feeder_combout\);

-- Location: FF_X37_Y21_N29
\RAM|ram_s~1896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1896feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1896_q\);

-- Location: LCCOMB_X37_Y21_N22
\RAM|ram_s~2160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2160_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1896_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1640_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1640_q\,
	datad => \RAM|ram_s~1896_q\,
	combout => \RAM|ram_s~2160_combout\);

-- Location: FF_X36_Y16_N25
\RAM|ram_s~2024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2024_q\);

-- Location: LCCOMB_X36_Y16_N18
\RAM|ram_s~1768feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1768feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1768feeder_combout\);

-- Location: FF_X36_Y16_N19
\RAM|ram_s~1768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1768feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1768_q\);

-- Location: LCCOMB_X36_Y16_N24
\RAM|ram_s~2161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2161_combout\ = (\RAM|ram_s~2160_combout\ & (((\RAM|ram_s~2024_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2160_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1768_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2160_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2024_q\,
	datad => \RAM|ram_s~1768_q\,
	combout => \RAM|ram_s~2161_combout\);

-- Location: LCCOMB_X21_Y14_N12
\RAM|ram_s~2169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2169_combout\ = (\RAM|ram_s~2166_combout\ & ((\RAM|ram_s~2168_combout\) # ((!\ULA|resultado\(3))))) # (!\RAM|ram_s~2166_combout\ & (((\ULA|resultado\(3) & \RAM|ram_s~2161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2166_combout\,
	datab => \RAM|ram_s~2168_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2161_combout\,
	combout => \RAM|ram_s~2169_combout\);

-- Location: LCCOMB_X23_Y16_N22
\RAM|ram_s~456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~456feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~456feeder_combout\);

-- Location: FF_X23_Y16_N23
\RAM|ram_s~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~456feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~456_q\);

-- Location: FF_X24_Y16_N23
\RAM|ram_s~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~424_q\);

-- Location: LCCOMB_X24_Y16_N22
\RAM|ram_s~2156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2156_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~456_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~456_q\,
	datac => \RAM|ram_s~424_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2156_combout\);

-- Location: FF_X21_Y15_N31
\RAM|ram_s~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~520_q\);

-- Location: LCCOMB_X21_Y15_N24
\RAM|ram_s~488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~488feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~488feeder_combout\);

-- Location: FF_X21_Y15_N25
\RAM|ram_s~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~488feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~488_q\);

-- Location: LCCOMB_X21_Y15_N30
\RAM|ram_s~2157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2157_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2156_combout\ & (\RAM|ram_s~520_q\)) # (!\RAM|ram_s~2156_combout\ & ((\RAM|ram_s~488_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2156_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2156_combout\,
	datac => \RAM|ram_s~520_q\,
	datad => \RAM|ram_s~488_q\,
	combout => \RAM|ram_s~2157_combout\);

-- Location: LCCOMB_X21_Y16_N20
\RAM|ram_s~328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~328feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~328feeder_combout\);

-- Location: FF_X21_Y16_N21
\RAM|ram_s~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~328feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~328_q\);

-- Location: FF_X21_Y14_N11
\RAM|ram_s~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~392_q\);

-- Location: FF_X23_Y15_N23
\RAM|ram_s~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~296_q\);

-- Location: LCCOMB_X23_Y15_N24
\RAM|ram_s~360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~360feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~360feeder_combout\);

-- Location: FF_X23_Y15_N25
\RAM|ram_s~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~360feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~360_q\);

-- Location: LCCOMB_X23_Y15_N22
\RAM|ram_s~2151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2151_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~360_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~296_q\,
	datad => \RAM|ram_s~360_q\,
	combout => \RAM|ram_s~2151_combout\);

-- Location: LCCOMB_X21_Y14_N10
\RAM|ram_s~2152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2152_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2151_combout\ & ((\RAM|ram_s~392_q\))) # (!\RAM|ram_s~2151_combout\ & (\RAM|ram_s~328_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~328_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~392_q\,
	datad => \RAM|ram_s~2151_combout\,
	combout => \RAM|ram_s~2152_combout\);

-- Location: LCCOMB_X26_Y26_N14
\RAM|ram_s~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~72feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~72feeder_combout\);

-- Location: FF_X26_Y26_N15
\RAM|ram_s~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~72feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~72_q\);

-- Location: LCCOMB_X27_Y26_N26
\RAM|ram_s~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~104feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~104feeder_combout\);

-- Location: FF_X27_Y26_N27
\RAM|ram_s~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~104feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~104_q\);

-- Location: FF_X24_Y26_N29
\RAM|ram_s~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~40_q\);

-- Location: LCCOMB_X24_Y26_N28
\RAM|ram_s~2153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2153_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~104_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~104_q\,
	datac => \RAM|ram_s~40_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2153_combout\);

-- Location: FF_X24_Y26_N27
\RAM|ram_s~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~136_q\);

-- Location: LCCOMB_X24_Y26_N26
\RAM|ram_s~2154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2154_combout\ = (\RAM|ram_s~2153_combout\ & (((\RAM|ram_s~136_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2153_combout\ & (\RAM|ram_s~72_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~72_q\,
	datab => \RAM|ram_s~2153_combout\,
	datac => \RAM|ram_s~136_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2154_combout\);

-- Location: LCCOMB_X21_Y14_N24
\RAM|ram_s~2155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2155_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2152_combout\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2154_combout\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2152_combout\,
	datab => \RAM|ram_s~2154_combout\,
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2155_combout\);

-- Location: LCCOMB_X22_Y17_N20
\RAM|ram_s~232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~232feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~232feeder_combout\);

-- Location: FF_X22_Y17_N21
\RAM|ram_s~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~232feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~232_q\);

-- Location: FF_X22_Y17_N23
\RAM|ram_s~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~264_q\);

-- Location: FF_X23_Y17_N3
\RAM|ram_s~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~168_q\);

-- Location: LCCOMB_X23_Y17_N8
\RAM|ram_s~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~200feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~200feeder_combout\);

-- Location: FF_X23_Y17_N9
\RAM|ram_s~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~200feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~200_q\);

-- Location: LCCOMB_X23_Y17_N2
\RAM|ram_s~2149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2149_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~200_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~168_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~168_q\,
	datad => \RAM|ram_s~200_q\,
	combout => \RAM|ram_s~2149_combout\);

-- Location: LCCOMB_X22_Y17_N22
\RAM|ram_s~2150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2150_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2149_combout\ & ((\RAM|ram_s~264_q\))) # (!\RAM|ram_s~2149_combout\ & (\RAM|ram_s~232_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~232_q\,
	datac => \RAM|ram_s~264_q\,
	datad => \RAM|ram_s~2149_combout\,
	combout => \RAM|ram_s~2150_combout\);

-- Location: LCCOMB_X21_Y14_N26
\RAM|ram_s~2158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2158_combout\ = (\RAM|ram_s~2155_combout\ & ((\RAM|ram_s~2157_combout\) # ((!\ULA|resultado\(4))))) # (!\RAM|ram_s~2155_combout\ & (((\RAM|ram_s~2150_combout\ & \ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2157_combout\,
	datab => \RAM|ram_s~2155_combout\,
	datac => \RAM|ram_s~2150_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2158_combout\);

-- Location: FF_X24_Y20_N21
\RAM|ram_s~1064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1064_q\);

-- Location: LCCOMB_X23_Y20_N8
\RAM|ram_s~1096feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1096feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1096feeder_combout\);

-- Location: FF_X23_Y20_N9
\RAM|ram_s~1096\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1096feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1096_q\);

-- Location: LCCOMB_X24_Y20_N20
\RAM|ram_s~2143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2143_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1096_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1064_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1064_q\,
	datad => \RAM|ram_s~1096_q\,
	combout => \RAM|ram_s~2143_combout\);

-- Location: FF_X21_Y24_N7
\RAM|ram_s~1160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1160_q\);

-- Location: LCCOMB_X21_Y24_N16
\RAM|ram_s~1128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1128feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1128feeder_combout\);

-- Location: FF_X21_Y24_N17
\RAM|ram_s~1128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1128feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1128_q\);

-- Location: LCCOMB_X21_Y24_N6
\RAM|ram_s~2144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2144_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2143_combout\ & (\RAM|ram_s~1160_q\)) # (!\RAM|ram_s~2143_combout\ & ((\RAM|ram_s~1128_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2143_combout\,
	datac => \RAM|ram_s~1160_q\,
	datad => \RAM|ram_s~1128_q\,
	combout => \RAM|ram_s~2144_combout\);

-- Location: LCCOMB_X20_Y21_N18
\RAM|ram_s~1256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1256feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1256feeder_combout\);

-- Location: FF_X20_Y21_N19
\RAM|ram_s~1256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1256feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1256_q\);

-- Location: FF_X20_Y21_N5
\RAM|ram_s~1192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1192_q\);

-- Location: LCCOMB_X20_Y21_N4
\RAM|ram_s~2141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2141_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1256_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1192_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1256_q\,
	datac => \RAM|ram_s~1192_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2141_combout\);

-- Location: FF_X21_Y20_N7
\RAM|ram_s~1288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1288_q\);

-- Location: LCCOMB_X21_Y19_N12
\RAM|ram_s~1224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1224feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1224feeder_combout\);

-- Location: FF_X21_Y19_N13
\RAM|ram_s~1224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1224feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1224_q\);

-- Location: LCCOMB_X21_Y20_N6
\RAM|ram_s~2142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2142_combout\ = (\RAM|ram_s~2141_combout\ & (((\RAM|ram_s~1288_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2141_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1224_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2141_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1288_q\,
	datad => \RAM|ram_s~1224_q\,
	combout => \RAM|ram_s~2142_combout\);

-- Location: LCCOMB_X21_Y20_N20
\RAM|ram_s~2145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2145_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2142_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2144_combout\,
	datad => \RAM|ram_s~2142_combout\,
	combout => \RAM|ram_s~2145_combout\);

-- Location: FF_X27_Y13_N9
\RAM|ram_s~1320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1320_q\);

-- Location: LCCOMB_X29_Y13_N12
\RAM|ram_s~1352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1352feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1352feeder_combout\);

-- Location: FF_X29_Y13_N13
\RAM|ram_s~1352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1352feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1352_q\);

-- Location: LCCOMB_X27_Y13_N8
\RAM|ram_s~2139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2139_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1352_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1320_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1320_q\,
	datad => \RAM|ram_s~1352_q\,
	combout => \RAM|ram_s~2139_combout\);

-- Location: FF_X28_Y13_N19
\RAM|ram_s~1416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1416_q\);

-- Location: LCCOMB_X27_Y13_N18
\RAM|ram_s~1384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1384feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1384feeder_combout\);

-- Location: FF_X27_Y13_N19
\RAM|ram_s~1384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1384feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1384_q\);

-- Location: LCCOMB_X28_Y13_N18
\RAM|ram_s~2140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2140_combout\ = (\RAM|ram_s~2139_combout\ & (((\RAM|ram_s~1416_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2139_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1384_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2139_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1416_q\,
	datad => \RAM|ram_s~1384_q\,
	combout => \RAM|ram_s~2140_combout\);

-- Location: LCCOMB_X28_Y14_N0
\RAM|ram_s~1480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1480feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1480feeder_combout\);

-- Location: FF_X28_Y14_N1
\RAM|ram_s~1480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1480feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1480_q\);

-- Location: FF_X28_Y14_N15
\RAM|ram_s~1544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1544_q\);

-- Location: FF_X32_Y11_N7
\RAM|ram_s~1448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1448_q\);

-- Location: LCCOMB_X32_Y11_N28
\RAM|ram_s~1512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1512feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~1512feeder_combout\);

-- Location: FF_X32_Y11_N29
\RAM|ram_s~1512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1512feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1512_q\);

-- Location: LCCOMB_X32_Y11_N6
\RAM|ram_s~2146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2146_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1512_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1448_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1448_q\,
	datad => \RAM|ram_s~1512_q\,
	combout => \RAM|ram_s~2146_combout\);

-- Location: LCCOMB_X28_Y14_N14
\RAM|ram_s~2147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2147_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2146_combout\ & ((\RAM|ram_s~1544_q\))) # (!\RAM|ram_s~2146_combout\ & (\RAM|ram_s~1480_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1480_q\,
	datac => \RAM|ram_s~1544_q\,
	datad => \RAM|ram_s~2146_combout\,
	combout => \RAM|ram_s~2147_combout\);

-- Location: LCCOMB_X21_Y14_N16
\RAM|ram_s~2148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2148_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2145_combout\ & ((\RAM|ram_s~2147_combout\))) # (!\RAM|ram_s~2145_combout\ & (\RAM|ram_s~2140_combout\)))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2145_combout\,
	datac => \RAM|ram_s~2140_combout\,
	datad => \RAM|ram_s~2147_combout\,
	combout => \RAM|ram_s~2148_combout\);

-- Location: LCCOMB_X21_Y14_N28
\RAM|ram_s~2159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2159_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~2148_combout\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2158_combout\,
	datab => \RAM|ram_s~2148_combout\,
	datac => \ULA|resultado\(6),
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2159_combout\);

-- Location: LCCOMB_X23_Y24_N6
\RAM|ram_s~680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~680feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~680feeder_combout\);

-- Location: FF_X23_Y24_N7
\RAM|ram_s~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~680feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~680_q\);

-- Location: FF_X24_Y20_N3
\RAM|ram_s~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~552_q\);

-- Location: LCCOMB_X24_Y20_N2
\RAM|ram_s~2133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2133_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~680_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~552_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~680_q\,
	datac => \RAM|ram_s~552_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2133_combout\);

-- Location: LCCOMB_X27_Y17_N28
\RAM|ram_s~808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~808feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~808feeder_combout\);

-- Location: FF_X27_Y17_N29
\RAM|ram_s~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~808feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~808_q\);

-- Location: FF_X27_Y17_N27
\RAM|ram_s~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~936_q\);

-- Location: LCCOMB_X27_Y17_N26
\RAM|ram_s~2134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2134_combout\ = (\RAM|ram_s~2133_combout\ & (((\RAM|ram_s~936_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2133_combout\ & (\RAM|ram_s~808_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2133_combout\,
	datab => \RAM|ram_s~808_q\,
	datac => \RAM|ram_s~936_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2134_combout\);

-- Location: LCCOMB_X30_Y13_N28
\RAM|ram_s~872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~872feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~872feeder_combout\);

-- Location: FF_X30_Y13_N29
\RAM|ram_s~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~872feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~872_q\);

-- Location: FF_X30_Y13_N3
\RAM|ram_s~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1000_q\);

-- Location: FF_X30_Y11_N23
\RAM|ram_s~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~616_q\);

-- Location: LCCOMB_X30_Y11_N20
\RAM|ram_s~744feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~744feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~744feeder_combout\);

-- Location: FF_X30_Y11_N21
\RAM|ram_s~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~744feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~744_q\);

-- Location: LCCOMB_X30_Y11_N22
\RAM|ram_s~2131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2131_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~744_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~616_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~616_q\,
	datad => \RAM|ram_s~744_q\,
	combout => \RAM|ram_s~2131_combout\);

-- Location: LCCOMB_X30_Y13_N2
\RAM|ram_s~2132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2132_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2131_combout\ & ((\RAM|ram_s~1000_q\))) # (!\RAM|ram_s~2131_combout\ & (\RAM|ram_s~872_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~872_q\,
	datac => \RAM|ram_s~1000_q\,
	datad => \RAM|ram_s~2131_combout\,
	combout => \RAM|ram_s~2132_combout\);

-- Location: LCCOMB_X23_Y13_N0
\RAM|ram_s~2135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2135_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~2132_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2134_combout\,
	datab => \RAM|ram_s~2132_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2135_combout\);

-- Location: FF_X28_Y12_N13
\RAM|ram_s~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~584_q\);

-- Location: LCCOMB_X31_Y12_N18
\RAM|ram_s~840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~840feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~840feeder_combout\);

-- Location: FF_X31_Y12_N19
\RAM|ram_s~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~840feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~840_q\);

-- Location: LCCOMB_X28_Y12_N12
\RAM|ram_s~2129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2129_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~840_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~584_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~584_q\,
	datad => \RAM|ram_s~840_q\,
	combout => \RAM|ram_s~2129_combout\);

-- Location: FF_X26_Y12_N7
\RAM|ram_s~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~968_q\);

-- Location: LCCOMB_X26_Y12_N16
\RAM|ram_s~712feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~712feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~712feeder_combout\);

-- Location: FF_X26_Y12_N17
\RAM|ram_s~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~712feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~712_q\);

-- Location: LCCOMB_X26_Y12_N6
\RAM|ram_s~2130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2130_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2129_combout\ & (\RAM|ram_s~968_q\)) # (!\RAM|ram_s~2129_combout\ & ((\RAM|ram_s~712_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2129_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2129_combout\,
	datac => \RAM|ram_s~968_q\,
	datad => \RAM|ram_s~712_q\,
	combout => \RAM|ram_s~2130_combout\);

-- Location: LCCOMB_X26_Y19_N8
\RAM|ram_s~904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~904feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~904feeder_combout\);

-- Location: FF_X26_Y19_N9
\RAM|ram_s~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~904feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~904_q\);

-- Location: FF_X26_Y19_N11
\RAM|ram_s~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~648_q\);

-- Location: LCCOMB_X26_Y19_N10
\RAM|ram_s~2136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2136_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~904_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~648_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~904_q\,
	datac => \RAM|ram_s~648_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2136_combout\);

-- Location: FF_X22_Y14_N1
\RAM|ram_s~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[1]~58_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1032_q\);

-- Location: LCCOMB_X22_Y14_N10
\RAM|ram_s~776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~776feeder_combout\ = \MUX_BULA|Y[1]~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[1]~58_combout\,
	combout => \RAM|ram_s~776feeder_combout\);

-- Location: FF_X22_Y14_N11
\RAM|ram_s~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~776feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~776_q\);

-- Location: LCCOMB_X22_Y14_N0
\RAM|ram_s~2137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2137_combout\ = (\RAM|ram_s~2136_combout\ & (((\RAM|ram_s~1032_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2136_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~776_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2136_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1032_q\,
	datad => \RAM|ram_s~776_q\,
	combout => \RAM|ram_s~2137_combout\);

-- Location: LCCOMB_X23_Y14_N16
\RAM|ram_s~2138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2138_combout\ = (\RAM|ram_s~2135_combout\ & (((\RAM|ram_s~2137_combout\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2135_combout\ & (\RAM|ram_s~2130_combout\ & (\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2135_combout\,
	datab => \RAM|ram_s~2130_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2137_combout\,
	combout => \RAM|ram_s~2138_combout\);

-- Location: LCCOMB_X21_Y14_N2
\RAM|ram_s~2170\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2170_combout\ = (\RAM|ram_s~2159_combout\ & ((\RAM|ram_s~2169_combout\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~2159_combout\ & (((\ULA|resultado\(6) & \RAM|ram_s~2138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2169_combout\,
	datab => \RAM|ram_s~2159_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2138_combout\,
	combout => \RAM|ram_s~2170_combout\);

-- Location: FF_X22_Y20_N21
\RAM|ram_s~1065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1065_q\);

-- Location: LCCOMB_X21_Y20_N24
\RAM|ram_s~1097feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1097feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1097feeder_combout\);

-- Location: FF_X21_Y20_N25
\RAM|ram_s~1097\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1097feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1097_q\);

-- Location: LCCOMB_X22_Y20_N20
\RAM|ram_s~2175\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2175_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1097_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1065_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1065_q\,
	datad => \RAM|ram_s~1097_q\,
	combout => \RAM|ram_s~2175_combout\);

-- Location: FF_X22_Y20_N15
\RAM|ram_s~1161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1161_q\);

-- Location: LCCOMB_X22_Y24_N14
\RAM|ram_s~1129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1129feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1129feeder_combout\);

-- Location: FF_X22_Y24_N15
\RAM|ram_s~1129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1129feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1129_q\);

-- Location: LCCOMB_X22_Y20_N14
\RAM|ram_s~2176\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2176_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2175_combout\ & (\RAM|ram_s~1161_q\)) # (!\RAM|ram_s~2175_combout\ & ((\RAM|ram_s~1129_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2175_combout\,
	datac => \RAM|ram_s~1161_q\,
	datad => \RAM|ram_s~1129_q\,
	combout => \RAM|ram_s~2176_combout\);

-- Location: LCCOMB_X20_Y21_N2
\RAM|ram_s~1257feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1257feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1257feeder_combout\);

-- Location: FF_X20_Y21_N3
\RAM|ram_s~1257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1257feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1257_q\);

-- Location: FF_X20_Y21_N13
\RAM|ram_s~1193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1193_q\);

-- Location: LCCOMB_X20_Y21_N12
\RAM|ram_s~2173\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2173_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1257_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1257_q\,
	datac => \RAM|ram_s~1193_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2173_combout\);

-- Location: FF_X21_Y20_N27
\RAM|ram_s~1289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1289_q\);

-- Location: LCCOMB_X21_Y19_N30
\RAM|ram_s~1225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1225feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1225feeder_combout\);

-- Location: FF_X21_Y19_N31
\RAM|ram_s~1225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1225feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1225_q\);

-- Location: LCCOMB_X21_Y20_N26
\RAM|ram_s~2174\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2174_combout\ = (\RAM|ram_s~2173_combout\ & (((\RAM|ram_s~1289_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2173_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1225_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2173_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1289_q\,
	datad => \RAM|ram_s~1225_q\,
	combout => \RAM|ram_s~2174_combout\);

-- Location: LCCOMB_X21_Y17_N28
\RAM|ram_s~2177\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2177_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~2174_combout\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~2176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2176_combout\,
	datad => \RAM|ram_s~2174_combout\,
	combout => \RAM|ram_s~2177_combout\);

-- Location: LCCOMB_X26_Y14_N8
\RAM|ram_s~1481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1481feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1481feeder_combout\);

-- Location: FF_X26_Y14_N9
\RAM|ram_s~1481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1481feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1481_q\);

-- Location: FF_X26_Y14_N15
\RAM|ram_s~1545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1545_q\);

-- Location: LCCOMB_X31_Y18_N28
\RAM|ram_s~1513feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1513feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1513feeder_combout\);

-- Location: FF_X31_Y18_N29
\RAM|ram_s~1513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1513feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1513_q\);

-- Location: FF_X27_Y14_N25
\RAM|ram_s~1449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1449_q\);

-- Location: LCCOMB_X27_Y14_N24
\RAM|ram_s~2178\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2178_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1513_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1449_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1513_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1449_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2178_combout\);

-- Location: LCCOMB_X26_Y14_N14
\RAM|ram_s~2179\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2179_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2178_combout\ & ((\RAM|ram_s~1545_q\))) # (!\RAM|ram_s~2178_combout\ & (\RAM|ram_s~1481_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1481_q\,
	datac => \RAM|ram_s~1545_q\,
	datad => \RAM|ram_s~2178_combout\,
	combout => \RAM|ram_s~2179_combout\);

-- Location: LCCOMB_X27_Y13_N14
\RAM|ram_s~1385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1385feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1385feeder_combout\);

-- Location: FF_X27_Y13_N15
\RAM|ram_s~1385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1385feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1385_q\);

-- Location: FF_X28_Y13_N13
\RAM|ram_s~1417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1417_q\);

-- Location: FF_X27_Y13_N5
\RAM|ram_s~1321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1321_q\);

-- Location: LCCOMB_X29_Y13_N6
\RAM|ram_s~1353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1353feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1353feeder_combout\);

-- Location: FF_X29_Y13_N7
\RAM|ram_s~1353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1353feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1353_q\);

-- Location: LCCOMB_X27_Y13_N4
\RAM|ram_s~2171\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2171_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1353_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1321_q\,
	datad => \RAM|ram_s~1353_q\,
	combout => \RAM|ram_s~2171_combout\);

-- Location: LCCOMB_X28_Y13_N12
\RAM|ram_s~2172\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2172_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2171_combout\ & ((\RAM|ram_s~1417_q\))) # (!\RAM|ram_s~2171_combout\ & (\RAM|ram_s~1385_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1385_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1417_q\,
	datad => \RAM|ram_s~2171_combout\,
	combout => \RAM|ram_s~2172_combout\);

-- Location: LCCOMB_X21_Y14_N8
\RAM|ram_s~2180\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2180_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2177_combout\ & (\RAM|ram_s~2179_combout\)) # (!\RAM|ram_s~2177_combout\ & ((\RAM|ram_s~2172_combout\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2177_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2177_combout\,
	datac => \RAM|ram_s~2179_combout\,
	datad => \RAM|ram_s~2172_combout\,
	combout => \RAM|ram_s~2180_combout\);

-- Location: LCCOMB_X27_Y12_N28
\RAM|ram_s~1865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1865feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1865feeder_combout\);

-- Location: FF_X27_Y12_N29
\RAM|ram_s~1865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1865feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1865_q\);

-- Location: FF_X27_Y12_N27
\RAM|ram_s~1993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1993_q\);

-- Location: LCCOMB_X33_Y12_N10
\RAM|ram_s~1737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1737feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1737feeder_combout\);

-- Location: FF_X33_Y12_N11
\RAM|ram_s~1737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1737feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1737_q\);

-- Location: FF_X33_Y12_N29
\RAM|ram_s~1609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1609_q\);

-- Location: LCCOMB_X33_Y12_N28
\RAM|ram_s~2204\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2204_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1737_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1609_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1737_q\,
	datac => \RAM|ram_s~1609_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2204_combout\);

-- Location: LCCOMB_X27_Y12_N26
\RAM|ram_s~2205\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2205_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2204_combout\ & ((\RAM|ram_s~1993_q\))) # (!\RAM|ram_s~2204_combout\ & (\RAM|ram_s~1865_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1865_q\,
	datac => \RAM|ram_s~1993_q\,
	datad => \RAM|ram_s~2204_combout\,
	combout => \RAM|ram_s~2205_combout\);

-- Location: LCCOMB_X24_Y25_N26
\RAM|ram_s~1705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1705feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1705feeder_combout\);

-- Location: FF_X24_Y25_N27
\RAM|ram_s~1705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1705feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1705_q\);

-- Location: FF_X32_Y18_N31
\RAM|ram_s~1961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1961_q\);

-- Location: LCCOMB_X29_Y16_N12
\RAM|ram_s~1833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1833feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1833feeder_combout\);

-- Location: FF_X29_Y16_N13
\RAM|ram_s~1833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1833feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1833_q\);

-- Location: FF_X32_Y16_N3
\RAM|ram_s~1577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1577_q\);

-- Location: LCCOMB_X32_Y16_N2
\RAM|ram_s~2206\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2206_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1833_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1833_q\,
	datac => \RAM|ram_s~1577_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2206_combout\);

-- Location: LCCOMB_X32_Y18_N30
\RAM|ram_s~2207\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2207_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2206_combout\ & ((\RAM|ram_s~1961_q\))) # (!\RAM|ram_s~2206_combout\ & (\RAM|ram_s~1705_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2206_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1705_q\,
	datac => \RAM|ram_s~1961_q\,
	datad => \RAM|ram_s~2206_combout\,
	combout => \RAM|ram_s~2207_combout\);

-- Location: LCCOMB_X21_Y15_N22
\RAM|ram_s~2208\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2208_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~2205_combout\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~2207_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2205_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2207_combout\,
	combout => \RAM|ram_s~2208_combout\);

-- Location: FF_X28_Y20_N13
\RAM|ram_s~2057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[2]~49_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2057_q\);

-- Location: FF_X28_Y20_N15
\RAM|ram_s~1929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1929_q\);

-- Location: LCCOMB_X33_Y20_N20
\RAM|ram_s~1801feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1801feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1801feeder_combout\);

-- Location: FF_X33_Y20_N21
\RAM|ram_s~1801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1801feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1801_q\);

-- Location: FF_X33_Y20_N27
\RAM|ram_s~1673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1673_q\);

-- Location: LCCOMB_X33_Y20_N26
\RAM|ram_s~2209\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2209_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1801_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1673_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1801_q\,
	datac => \RAM|ram_s~1673_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2209_combout\);

-- Location: LCCOMB_X28_Y20_N14
\RAM|ram_s~2210\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2210_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2209_combout\ & (\RAM|ram_s~2057_q\)) # (!\RAM|ram_s~2209_combout\ & ((\RAM|ram_s~1929_q\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2057_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1929_q\,
	datad => \RAM|ram_s~2209_combout\,
	combout => \RAM|ram_s~2210_combout\);

-- Location: FF_X37_Y21_N31
\RAM|ram_s~1641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1641_q\);

-- Location: LCCOMB_X37_Y21_N20
\RAM|ram_s~1897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1897feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1897feeder_combout\);

-- Location: FF_X37_Y21_N21
\RAM|ram_s~1897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1897feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1897_q\);

-- Location: LCCOMB_X37_Y21_N30
\RAM|ram_s~2202\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2202_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1897_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1641_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1641_q\,
	datad => \RAM|ram_s~1897_q\,
	combout => \RAM|ram_s~2202_combout\);

-- Location: LCCOMB_X38_Y20_N0
\RAM|ram_s~1769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1769feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~1769feeder_combout\);

-- Location: FF_X38_Y20_N1
\RAM|ram_s~1769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1769feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1769_q\);

-- Location: FF_X38_Y20_N11
\RAM|ram_s~2025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2025_q\);

-- Location: LCCOMB_X38_Y20_N10
\RAM|ram_s~2203\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2203_combout\ = (\RAM|ram_s~2202_combout\ & (((\RAM|ram_s~2025_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2202_combout\ & (\RAM|ram_s~1769_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2202_combout\,
	datab => \RAM|ram_s~1769_q\,
	datac => \RAM|ram_s~2025_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2203_combout\);

-- Location: LCCOMB_X28_Y20_N20
\RAM|ram_s~2211\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2211_combout\ = (\RAM|ram_s~2208_combout\ & (((\RAM|ram_s~2210_combout\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2208_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~2203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2208_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2210_combout\,
	datad => \RAM|ram_s~2203_combout\,
	combout => \RAM|ram_s~2211_combout\);

-- Location: FF_X21_Y19_N17
\RAM|ram_s~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~169_q\);

-- Location: LCCOMB_X22_Y19_N24
\RAM|ram_s~201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~201feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~201feeder_combout\);

-- Location: FF_X22_Y19_N25
\RAM|ram_s~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~201feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~201_q\);

-- Location: LCCOMB_X21_Y19_N16
\RAM|ram_s~2191\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2191_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~201_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~169_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~169_q\,
	datad => \RAM|ram_s~201_q\,
	combout => \RAM|ram_s~2191_combout\);

-- Location: FF_X20_Y17_N7
\RAM|ram_s~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~265_q\);

-- Location: LCCOMB_X20_Y17_N0
\RAM|ram_s~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~233feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~233feeder_combout\);

-- Location: FF_X20_Y17_N1
\RAM|ram_s~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~233feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~233_q\);

-- Location: LCCOMB_X20_Y17_N6
\RAM|ram_s~2192\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2192_combout\ = (\RAM|ram_s~2191_combout\ & (((\RAM|ram_s~265_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2191_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~233_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2191_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~265_q\,
	datad => \RAM|ram_s~233_q\,
	combout => \RAM|ram_s~2192_combout\);

-- Location: LCCOMB_X27_Y26_N28
\RAM|ram_s~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~105feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~105feeder_combout\);

-- Location: FF_X27_Y26_N29
\RAM|ram_s~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~105feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~105_q\);

-- Location: FF_X24_Y26_N5
\RAM|ram_s~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~41_q\);

-- Location: LCCOMB_X24_Y26_N4
\RAM|ram_s~2195\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2195_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~105_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~105_q\,
	datac => \RAM|ram_s~41_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2195_combout\);

-- Location: FF_X24_Y26_N23
\RAM|ram_s~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~137_q\);

-- Location: LCCOMB_X26_Y26_N16
\RAM|ram_s~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~73feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~73feeder_combout\);

-- Location: FF_X26_Y26_N17
\RAM|ram_s~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~73feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~73_q\);

-- Location: LCCOMB_X24_Y26_N22
\RAM|ram_s~2196\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2196_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2195_combout\ & (\RAM|ram_s~137_q\)) # (!\RAM|ram_s~2195_combout\ & ((\RAM|ram_s~73_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2195_combout\,
	datac => \RAM|ram_s~137_q\,
	datad => \RAM|ram_s~73_q\,
	combout => \RAM|ram_s~2196_combout\);

-- Location: FF_X23_Y15_N15
\RAM|ram_s~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~297_q\);

-- Location: LCCOMB_X23_Y15_N16
\RAM|ram_s~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~361feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~361feeder_combout\);

-- Location: FF_X23_Y15_N17
\RAM|ram_s~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~361feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~361_q\);

-- Location: LCCOMB_X23_Y15_N14
\RAM|ram_s~2193\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2193_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~361_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~297_q\,
	datad => \RAM|ram_s~361_q\,
	combout => \RAM|ram_s~2193_combout\);

-- Location: FF_X26_Y16_N15
\RAM|ram_s~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~393_q\);

-- Location: LCCOMB_X26_Y16_N28
\RAM|ram_s~329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~329feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~329feeder_combout\);

-- Location: FF_X26_Y16_N29
\RAM|ram_s~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~329feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~329_q\);

-- Location: LCCOMB_X26_Y16_N14
\RAM|ram_s~2194\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2194_combout\ = (\RAM|ram_s~2193_combout\ & (((\RAM|ram_s~393_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2193_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~329_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2193_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~393_q\,
	datad => \RAM|ram_s~329_q\,
	combout => \RAM|ram_s~2194_combout\);

-- Location: LCCOMB_X21_Y15_N4
\RAM|ram_s~2197\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2197_combout\ = (\ULA|resultado\(5) & (((\RAM|ram_s~2194_combout\) # (\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2196_combout\ & ((!\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2196_combout\,
	datac => \RAM|ram_s~2194_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2197_combout\);

-- Location: LCCOMB_X24_Y16_N8
\RAM|ram_s~457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~457feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~457feeder_combout\);

-- Location: FF_X24_Y16_N9
\RAM|ram_s~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~457feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~457_q\);

-- Location: FF_X24_Y16_N27
\RAM|ram_s~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~425_q\);

-- Location: LCCOMB_X24_Y16_N26
\RAM|ram_s~2198\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2198_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~457_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~425_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~457_q\,
	datac => \RAM|ram_s~425_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2198_combout\);

-- Location: FF_X21_Y15_N21
\RAM|ram_s~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~521_q\);

-- Location: LCCOMB_X21_Y15_N18
\RAM|ram_s~489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~489feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~489feeder_combout\);

-- Location: FF_X21_Y15_N19
\RAM|ram_s~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~489feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~489_q\);

-- Location: LCCOMB_X21_Y15_N20
\RAM|ram_s~2199\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2199_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2198_combout\ & (\RAM|ram_s~521_q\)) # (!\RAM|ram_s~2198_combout\ & ((\RAM|ram_s~489_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2198_combout\,
	datac => \RAM|ram_s~521_q\,
	datad => \RAM|ram_s~489_q\,
	combout => \RAM|ram_s~2199_combout\);

-- Location: LCCOMB_X21_Y15_N26
\RAM|ram_s~2200\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2200_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2197_combout\ & ((\RAM|ram_s~2199_combout\))) # (!\RAM|ram_s~2197_combout\ & (\RAM|ram_s~2192_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2192_combout\,
	datac => \RAM|ram_s~2197_combout\,
	datad => \RAM|ram_s~2199_combout\,
	combout => \RAM|ram_s~2200_combout\);

-- Location: FF_X24_Y20_N31
\RAM|ram_s~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~553_q\);

-- Location: LCCOMB_X23_Y24_N28
\RAM|ram_s~681feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~681feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~681feeder_combout\);

-- Location: FF_X23_Y24_N29
\RAM|ram_s~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~681feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~681_q\);

-- Location: LCCOMB_X24_Y20_N30
\RAM|ram_s~2185\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2185_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~681_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~553_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~553_q\,
	datad => \RAM|ram_s~681_q\,
	combout => \RAM|ram_s~2185_combout\);

-- Location: FF_X27_Y17_N3
\RAM|ram_s~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~937_q\);

-- Location: LCCOMB_X27_Y17_N24
\RAM|ram_s~809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~809feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~809feeder_combout\);

-- Location: FF_X27_Y17_N25
\RAM|ram_s~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~809feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~809_q\);

-- Location: LCCOMB_X27_Y17_N2
\RAM|ram_s~2186\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2186_combout\ = (\RAM|ram_s~2185_combout\ & (((\RAM|ram_s~937_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2185_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~809_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2185_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~937_q\,
	datad => \RAM|ram_s~809_q\,
	combout => \RAM|ram_s~2186_combout\);

-- Location: LCCOMB_X30_Y13_N8
\RAM|ram_s~873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~873feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~873feeder_combout\);

-- Location: FF_X30_Y13_N9
\RAM|ram_s~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~873feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~873_q\);

-- Location: FF_X30_Y13_N27
\RAM|ram_s~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1001_q\);

-- Location: FF_X30_Y11_N7
\RAM|ram_s~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~617_q\);

-- Location: LCCOMB_X30_Y11_N28
\RAM|ram_s~745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~745feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~745feeder_combout\);

-- Location: FF_X30_Y11_N29
\RAM|ram_s~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~745feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~745_q\);

-- Location: LCCOMB_X30_Y11_N6
\RAM|ram_s~2183\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2183_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~745_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~617_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~617_q\,
	datad => \RAM|ram_s~745_q\,
	combout => \RAM|ram_s~2183_combout\);

-- Location: LCCOMB_X30_Y13_N26
\RAM|ram_s~2184\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2184_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2183_combout\ & ((\RAM|ram_s~1001_q\))) # (!\RAM|ram_s~2183_combout\ & (\RAM|ram_s~873_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~873_q\,
	datac => \RAM|ram_s~1001_q\,
	datad => \RAM|ram_s~2183_combout\,
	combout => \RAM|ram_s~2184_combout\);

-- Location: LCCOMB_X21_Y15_N12
\RAM|ram_s~2187\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2187_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~2184_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2186_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2184_combout\,
	combout => \RAM|ram_s~2187_combout\);

-- Location: LCCOMB_X26_Y19_N4
\RAM|ram_s~905feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~905feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~905feeder_combout\);

-- Location: FF_X26_Y19_N5
\RAM|ram_s~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~905feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~905_q\);

-- Location: FF_X26_Y19_N15
\RAM|ram_s~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~649_q\);

-- Location: LCCOMB_X26_Y19_N14
\RAM|ram_s~2188\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2188_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~905_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~649_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~905_q\,
	datac => \RAM|ram_s~649_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2188_combout\);

-- Location: LCCOMB_X31_Y19_N20
\RAM|ram_s~777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~777feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~777feeder_combout\);

-- Location: FF_X31_Y19_N21
\RAM|ram_s~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~777feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~777_q\);

-- Location: FF_X31_Y19_N23
\RAM|ram_s~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1033_q\);

-- Location: LCCOMB_X31_Y19_N22
\RAM|ram_s~2189\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2189_combout\ = (\RAM|ram_s~2188_combout\ & (((\RAM|ram_s~1033_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2188_combout\ & (\RAM|ram_s~777_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2188_combout\,
	datab => \RAM|ram_s~777_q\,
	datac => \RAM|ram_s~1033_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2189_combout\);

-- Location: LCCOMB_X32_Y16_N4
\RAM|ram_s~713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~713feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~713feeder_combout\);

-- Location: FF_X32_Y16_N5
\RAM|ram_s~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~713feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~713_q\);

-- Location: FF_X28_Y12_N9
\RAM|ram_s~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~969_q\);

-- Location: LCCOMB_X28_Y17_N10
\RAM|ram_s~841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~841feeder_combout\ = \MUX_BULA|Y[2]~49_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[2]~49_combout\,
	combout => \RAM|ram_s~841feeder_combout\);

-- Location: FF_X28_Y17_N11
\RAM|ram_s~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~841feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~841_q\);

-- Location: FF_X28_Y12_N19
\RAM|ram_s~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[2]~49_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~585_q\);

-- Location: LCCOMB_X28_Y12_N18
\RAM|ram_s~2181\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2181_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~841_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~585_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~841_q\,
	datac => \RAM|ram_s~585_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2181_combout\);

-- Location: LCCOMB_X28_Y12_N8
\RAM|ram_s~2182\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2182_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2181_combout\ & ((\RAM|ram_s~969_q\))) # (!\RAM|ram_s~2181_combout\ & (\RAM|ram_s~713_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~713_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~969_q\,
	datad => \RAM|ram_s~2181_combout\,
	combout => \RAM|ram_s~2182_combout\);

-- Location: LCCOMB_X21_Y15_N2
\RAM|ram_s~2190\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2190_combout\ = (\RAM|ram_s~2187_combout\ & ((\RAM|ram_s~2189_combout\) # ((!\ULA|resultado\(2))))) # (!\RAM|ram_s~2187_combout\ & (((\ULA|resultado\(2) & \RAM|ram_s~2182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2187_combout\,
	datab => \RAM|ram_s~2189_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2182_combout\,
	combout => \RAM|ram_s~2190_combout\);

-- Location: LCCOMB_X21_Y15_N28
\RAM|ram_s~2201\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2201_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~2190_combout\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2200_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2200_combout\,
	datab => \RAM|ram_s~2190_combout\,
	datac => \ULA|resultado\(7),
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2201_combout\);

-- Location: LCCOMB_X21_Y15_N16
\RAM|ram_s~2212\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2212_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2201_combout\ & ((\RAM|ram_s~2211_combout\))) # (!\RAM|ram_s~2201_combout\ & (\RAM|ram_s~2180_combout\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2180_combout\,
	datac => \RAM|ram_s~2211_combout\,
	datad => \RAM|ram_s~2201_combout\,
	combout => \RAM|ram_s~2212_combout\);

-- Location: LCCOMB_X27_Y20_N8
\RAM|ram_s~1866feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1866feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1866feeder_combout\);

-- Location: FF_X27_Y20_N9
\RAM|ram_s~1866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1866feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1866_q\);

-- Location: FF_X30_Y20_N23
\RAM|ram_s~1994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1994_q\);

-- Location: FF_X33_Y12_N23
\RAM|ram_s~1610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1610_q\);

-- Location: LCCOMB_X35_Y13_N16
\RAM|ram_s~1738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1738feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1738feeder_combout\);

-- Location: FF_X35_Y13_N17
\RAM|ram_s~1738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1738feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1738_q\);

-- Location: LCCOMB_X33_Y12_N22
\RAM|ram_s~2246\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2246_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~1738_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~1610_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1610_q\,
	datad => \RAM|ram_s~1738_q\,
	combout => \RAM|ram_s~2246_combout\);

-- Location: LCCOMB_X30_Y20_N22
\RAM|ram_s~2247\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2247_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2246_combout\ & ((\RAM|ram_s~1994_q\))) # (!\RAM|ram_s~2246_combout\ & (\RAM|ram_s~1866_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1866_q\,
	datac => \RAM|ram_s~1994_q\,
	datad => \RAM|ram_s~2246_combout\,
	combout => \RAM|ram_s~2247_combout\);

-- Location: FF_X33_Y21_N25
\RAM|ram_s~1578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1578_q\);

-- Location: LCCOMB_X38_Y17_N16
\RAM|ram_s~1834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1834feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1834feeder_combout\);

-- Location: FF_X38_Y17_N17
\RAM|ram_s~1834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1834feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1834_q\);

-- Location: LCCOMB_X33_Y21_N24
\RAM|ram_s~2248\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2248_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1834_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1578_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1578_q\,
	datad => \RAM|ram_s~1834_q\,
	combout => \RAM|ram_s~2248_combout\);

-- Location: LCCOMB_X38_Y16_N0
\RAM|ram_s~1706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1706feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1706feeder_combout\);

-- Location: FF_X38_Y16_N1
\RAM|ram_s~1706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1706feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1706_q\);

-- Location: FF_X37_Y20_N29
\RAM|ram_s~1962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1962_q\);

-- Location: LCCOMB_X37_Y20_N28
\RAM|ram_s~2249\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2249_combout\ = (\RAM|ram_s~2248_combout\ & (((\RAM|ram_s~1962_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2248_combout\ & (\RAM|ram_s~1706_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2248_combout\,
	datab => \RAM|ram_s~1706_q\,
	datac => \RAM|ram_s~1962_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2249_combout\);

-- Location: LCCOMB_X37_Y20_N18
\RAM|ram_s~2250\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2250_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~2247_combout\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~2249_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2247_combout\,
	datab => \RAM|ram_s~2249_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2250_combout\);

-- Location: LCCOMB_X37_Y19_N16
\RAM|ram_s~1898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1898feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1898feeder_combout\);

-- Location: FF_X37_Y19_N17
\RAM|ram_s~1898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1898feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1898_q\);

-- Location: FF_X37_Y19_N3
\RAM|ram_s~1642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1642_q\);

-- Location: LCCOMB_X37_Y19_N2
\RAM|ram_s~2244\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2244_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~1898_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~1642_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1898_q\,
	datac => \RAM|ram_s~1642_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2244_combout\);

-- Location: LCCOMB_X38_Y20_N24
\RAM|ram_s~1770feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1770feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1770feeder_combout\);

-- Location: FF_X38_Y20_N25
\RAM|ram_s~1770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1770feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1770_q\);

-- Location: FF_X38_Y20_N27
\RAM|ram_s~2026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2026_q\);

-- Location: LCCOMB_X38_Y20_N26
\RAM|ram_s~2245\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2245_combout\ = (\RAM|ram_s~2244_combout\ & (((\RAM|ram_s~2026_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2244_combout\ & (\RAM|ram_s~1770_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2244_combout\,
	datab => \RAM|ram_s~1770_q\,
	datac => \RAM|ram_s~2026_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2245_combout\);

-- Location: LCCOMB_X33_Y20_N24
\RAM|ram_s~1802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1802feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1802feeder_combout\);

-- Location: FF_X33_Y20_N25
\RAM|ram_s~1802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1802feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1802_q\);

-- Location: FF_X36_Y20_N9
\RAM|ram_s~1674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1674_q\);

-- Location: LCCOMB_X36_Y20_N8
\RAM|ram_s~2251\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2251_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1802_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1674_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1802_q\,
	datac => \RAM|ram_s~1674_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2251_combout\);

-- Location: FF_X31_Y20_N25
\RAM|ram_s~1930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1930_q\);

-- Location: FF_X27_Y20_N17
\RAM|ram_s~2058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[3]~50_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2058_q\);

-- Location: LCCOMB_X31_Y20_N24
\RAM|ram_s~2252\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2252_combout\ = (\RAM|ram_s~2251_combout\ & (((\RAM|ram_s~2058_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2251_combout\ & (\ULA|resultado\(5) & (\RAM|ram_s~1930_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2251_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1930_q\,
	datad => \RAM|ram_s~2058_q\,
	combout => \RAM|ram_s~2252_combout\);

-- Location: LCCOMB_X31_Y20_N22
\RAM|ram_s~2253\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2253_combout\ = (\RAM|ram_s~2250_combout\ & (((\RAM|ram_s~2252_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2250_combout\ & (\RAM|ram_s~2245_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2250_combout\,
	datab => \RAM|ram_s~2245_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2252_combout\,
	combout => \RAM|ram_s~2253_combout\);

-- Location: LCCOMB_X23_Y24_N14
\RAM|ram_s~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~682feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~682feeder_combout\);

-- Location: FF_X23_Y24_N15
\RAM|ram_s~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~682feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~682_q\);

-- Location: FF_X24_Y24_N5
\RAM|ram_s~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~554_q\);

-- Location: LCCOMB_X24_Y24_N4
\RAM|ram_s~2217\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2217_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~682_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~682_q\,
	datac => \RAM|ram_s~554_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2217_combout\);

-- Location: LCCOMB_X27_Y17_N16
\RAM|ram_s~810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~810feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~810feeder_combout\);

-- Location: FF_X27_Y17_N17
\RAM|ram_s~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~810feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~810_q\);

-- Location: FF_X27_Y17_N7
\RAM|ram_s~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~938_q\);

-- Location: LCCOMB_X27_Y17_N6
\RAM|ram_s~2218\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2218_combout\ = (\RAM|ram_s~2217_combout\ & (((\RAM|ram_s~938_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2217_combout\ & (\RAM|ram_s~810_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2217_combout\,
	datab => \RAM|ram_s~810_q\,
	datac => \RAM|ram_s~938_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2218_combout\);

-- Location: LCCOMB_X29_Y12_N4
\RAM|ram_s~746feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~746feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~746feeder_combout\);

-- Location: FF_X29_Y12_N5
\RAM|ram_s~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~746feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~746_q\);

-- Location: FF_X29_Y12_N27
\RAM|ram_s~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~618_q\);

-- Location: LCCOMB_X29_Y12_N26
\RAM|ram_s~2215\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2215_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~746_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~746_q\,
	datac => \RAM|ram_s~618_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2215_combout\);

-- Location: FF_X30_Y13_N15
\RAM|ram_s~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1002_q\);

-- Location: LCCOMB_X30_Y13_N12
\RAM|ram_s~874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~874feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~874feeder_combout\);

-- Location: FF_X30_Y13_N13
\RAM|ram_s~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~874feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~874_q\);

-- Location: LCCOMB_X30_Y13_N14
\RAM|ram_s~2216\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2216_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2215_combout\ & (\RAM|ram_s~1002_q\)) # (!\RAM|ram_s~2215_combout\ & ((\RAM|ram_s~874_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2215_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2215_combout\,
	datac => \RAM|ram_s~1002_q\,
	datad => \RAM|ram_s~874_q\,
	combout => \RAM|ram_s~2216_combout\);

-- Location: LCCOMB_X31_Y13_N20
\RAM|ram_s~2219\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2219_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2)) # (\RAM|ram_s~2216_combout\)))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2218_combout\ & (!\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2218_combout\,
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2216_combout\,
	combout => \RAM|ram_s~2219_combout\);

-- Location: LCCOMB_X32_Y16_N12
\RAM|ram_s~714feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~714feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~714feeder_combout\);

-- Location: FF_X32_Y16_N13
\RAM|ram_s~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~714feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~714_q\);

-- Location: FF_X31_Y16_N21
\RAM|ram_s~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~586_q\);

-- Location: LCCOMB_X28_Y17_N28
\RAM|ram_s~842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~842feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~842feeder_combout\);

-- Location: FF_X28_Y17_N29
\RAM|ram_s~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~842feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~842_q\);

-- Location: LCCOMB_X31_Y16_N20
\RAM|ram_s~2213\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2213_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~842_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~586_q\,
	datad => \RAM|ram_s~842_q\,
	combout => \RAM|ram_s~2213_combout\);

-- Location: FF_X31_Y16_N11
\RAM|ram_s~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~970_q\);

-- Location: LCCOMB_X31_Y16_N10
\RAM|ram_s~2214\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2214_combout\ = (\RAM|ram_s~2213_combout\ & (((\RAM|ram_s~970_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2213_combout\ & (\RAM|ram_s~714_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~714_q\,
	datab => \RAM|ram_s~2213_combout\,
	datac => \RAM|ram_s~970_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2214_combout\);

-- Location: LCCOMB_X26_Y17_N12
\RAM|ram_s~778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~778feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~778feeder_combout\);

-- Location: FF_X26_Y17_N13
\RAM|ram_s~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~778feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~778_q\);

-- Location: LCCOMB_X33_Y24_N24
\RAM|ram_s~906feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~906feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~906feeder_combout\);

-- Location: FF_X33_Y24_N25
\RAM|ram_s~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~906feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~906_q\);

-- Location: FF_X30_Y21_N29
\RAM|ram_s~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~650_q\);

-- Location: LCCOMB_X30_Y21_N28
\RAM|ram_s~2220\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2220_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~906_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~650_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~906_q\,
	datac => \RAM|ram_s~650_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2220_combout\);

-- Location: FF_X26_Y17_N11
\RAM|ram_s~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1034_q\);

-- Location: LCCOMB_X26_Y17_N10
\RAM|ram_s~2221\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2221_combout\ = (\RAM|ram_s~2220_combout\ & (((\RAM|ram_s~1034_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2220_combout\ & (\RAM|ram_s~778_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~778_q\,
	datab => \RAM|ram_s~2220_combout\,
	datac => \RAM|ram_s~1034_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2221_combout\);

-- Location: LCCOMB_X31_Y13_N26
\RAM|ram_s~2222\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2222_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2219_combout\ & ((\RAM|ram_s~2221_combout\))) # (!\RAM|ram_s~2219_combout\ & (\RAM|ram_s~2214_combout\)))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2219_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2219_combout\,
	datac => \RAM|ram_s~2214_combout\,
	datad => \RAM|ram_s~2221_combout\,
	combout => \RAM|ram_s~2222_combout\);

-- Location: LCCOMB_X24_Y13_N12
\RAM|ram_s~490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~490feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~490feeder_combout\);

-- Location: FF_X24_Y13_N13
\RAM|ram_s~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~490feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~490_q\);

-- Location: FF_X24_Y13_N11
\RAM|ram_s~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~522_q\);

-- Location: LCCOMB_X23_Y16_N16
\RAM|ram_s~458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~458feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~458feeder_combout\);

-- Location: FF_X23_Y16_N17
\RAM|ram_s~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~458feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~458_q\);

-- Location: FF_X24_Y16_N17
\RAM|ram_s~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~426_q\);

-- Location: LCCOMB_X24_Y16_N16
\RAM|ram_s~2240\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2240_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~458_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~458_q\,
	datac => \RAM|ram_s~426_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2240_combout\);

-- Location: LCCOMB_X24_Y13_N10
\RAM|ram_s~2241\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2241_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2240_combout\ & ((\RAM|ram_s~522_q\))) # (!\RAM|ram_s~2240_combout\ & (\RAM|ram_s~490_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~490_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~522_q\,
	datad => \RAM|ram_s~2240_combout\,
	combout => \RAM|ram_s~2241_combout\);

-- Location: LCCOMB_X26_Y16_N4
\RAM|ram_s~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~330feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~330feeder_combout\);

-- Location: FF_X26_Y16_N5
\RAM|ram_s~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~330feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~330_q\);

-- Location: FF_X26_Y16_N19
\RAM|ram_s~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~394_q\);

-- Location: LCCOMB_X23_Y15_N8
\RAM|ram_s~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~362feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~362feeder_combout\);

-- Location: FF_X23_Y15_N9
\RAM|ram_s~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~362feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~362_q\);

-- Location: FF_X23_Y15_N27
\RAM|ram_s~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~298_q\);

-- Location: LCCOMB_X23_Y15_N26
\RAM|ram_s~2235\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2235_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~362_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~298_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~362_q\,
	datac => \RAM|ram_s~298_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2235_combout\);

-- Location: LCCOMB_X26_Y16_N18
\RAM|ram_s~2236\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2236_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2235_combout\ & ((\RAM|ram_s~394_q\))) # (!\RAM|ram_s~2235_combout\ & (\RAM|ram_s~330_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~330_q\,
	datac => \RAM|ram_s~394_q\,
	datad => \RAM|ram_s~2235_combout\,
	combout => \RAM|ram_s~2236_combout\);

-- Location: LCCOMB_X26_Y26_N26
\RAM|ram_s~74feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~74feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~74feeder_combout\);

-- Location: FF_X26_Y26_N27
\RAM|ram_s~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~74feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~74_q\);

-- Location: FF_X26_Y26_N29
\RAM|ram_s~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~138_q\);

-- Location: LCCOMB_X27_Y26_N30
\RAM|ram_s~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~106feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~106feeder_combout\);

-- Location: FF_X27_Y26_N31
\RAM|ram_s~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~106feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~106_q\);

-- Location: FF_X24_Y26_N25
\RAM|ram_s~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~42_q\);

-- Location: LCCOMB_X24_Y26_N24
\RAM|ram_s~2237\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2237_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~106_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~42_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~106_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~42_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2237_combout\);

-- Location: LCCOMB_X26_Y26_N28
\RAM|ram_s~2238\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2238_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2237_combout\ & ((\RAM|ram_s~138_q\))) # (!\RAM|ram_s~2237_combout\ & (\RAM|ram_s~74_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~74_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~138_q\,
	datad => \RAM|ram_s~2237_combout\,
	combout => \RAM|ram_s~2238_combout\);

-- Location: LCCOMB_X22_Y14_N26
\RAM|ram_s~2239\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2239_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2236_combout\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((!\ULA|resultado\(4) & \RAM|ram_s~2238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2236_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2238_combout\,
	combout => \RAM|ram_s~2239_combout\);

-- Location: LCCOMB_X22_Y17_N12
\RAM|ram_s~234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~234feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~234feeder_combout\);

-- Location: FF_X22_Y17_N13
\RAM|ram_s~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~234feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~234_q\);

-- Location: FF_X22_Y17_N15
\RAM|ram_s~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~266_q\);

-- Location: FF_X23_Y17_N15
\RAM|ram_s~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~170_q\);

-- Location: LCCOMB_X23_Y17_N12
\RAM|ram_s~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~202feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~202feeder_combout\);

-- Location: FF_X23_Y17_N13
\RAM|ram_s~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~202feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~202_q\);

-- Location: LCCOMB_X23_Y17_N14
\RAM|ram_s~2233\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2233_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~202_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~170_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~170_q\,
	datad => \RAM|ram_s~202_q\,
	combout => \RAM|ram_s~2233_combout\);

-- Location: LCCOMB_X22_Y17_N14
\RAM|ram_s~2234\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2234_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2233_combout\ & ((\RAM|ram_s~266_q\))) # (!\RAM|ram_s~2233_combout\ & (\RAM|ram_s~234_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2233_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~234_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~266_q\,
	datad => \RAM|ram_s~2233_combout\,
	combout => \RAM|ram_s~2234_combout\);

-- Location: LCCOMB_X23_Y14_N6
\RAM|ram_s~2242\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2242_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2239_combout\ & (\RAM|ram_s~2241_combout\)) # (!\RAM|ram_s~2239_combout\ & ((\RAM|ram_s~2234_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2241_combout\,
	datac => \RAM|ram_s~2239_combout\,
	datad => \RAM|ram_s~2234_combout\,
	combout => \RAM|ram_s~2242_combout\);

-- Location: LCCOMB_X28_Y14_N20
\RAM|ram_s~1482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1482feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1482feeder_combout\);

-- Location: FF_X28_Y14_N21
\RAM|ram_s~1482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1482feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1482_q\);

-- Location: FF_X28_Y14_N7
\RAM|ram_s~1546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1546_q\);

-- Location: FF_X32_Y11_N23
\RAM|ram_s~1450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1450_q\);

-- Location: LCCOMB_X32_Y11_N16
\RAM|ram_s~1514feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1514feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1514feeder_combout\);

-- Location: FF_X32_Y11_N17
\RAM|ram_s~1514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1514feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1514_q\);

-- Location: LCCOMB_X32_Y11_N22
\RAM|ram_s~2230\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2230_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1514_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1450_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1450_q\,
	datad => \RAM|ram_s~1514_q\,
	combout => \RAM|ram_s~2230_combout\);

-- Location: LCCOMB_X28_Y14_N6
\RAM|ram_s~2231\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2231_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2230_combout\ & ((\RAM|ram_s~1546_q\))) # (!\RAM|ram_s~2230_combout\ & (\RAM|ram_s~1482_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2230_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1482_q\,
	datac => \RAM|ram_s~1546_q\,
	datad => \RAM|ram_s~2230_combout\,
	combout => \RAM|ram_s~2231_combout\);

-- Location: FF_X27_Y13_N17
\RAM|ram_s~1322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1322_q\);

-- Location: LCCOMB_X29_Y13_N16
\RAM|ram_s~1354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1354feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1354feeder_combout\);

-- Location: FF_X29_Y13_N17
\RAM|ram_s~1354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1354feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1354_q\);

-- Location: LCCOMB_X27_Y13_N16
\RAM|ram_s~2223\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2223_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1354_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1322_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1322_q\,
	datad => \RAM|ram_s~1354_q\,
	combout => \RAM|ram_s~2223_combout\);

-- Location: FF_X28_Y13_N23
\RAM|ram_s~1418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1418_q\);

-- Location: LCCOMB_X27_Y13_N22
\RAM|ram_s~1386feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1386feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1386feeder_combout\);

-- Location: FF_X27_Y13_N23
\RAM|ram_s~1386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1386feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1386_q\);

-- Location: LCCOMB_X28_Y13_N22
\RAM|ram_s~2224\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2224_combout\ = (\RAM|ram_s~2223_combout\ & (((\RAM|ram_s~1418_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2223_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1386_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2223_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1418_q\,
	datad => \RAM|ram_s~1386_q\,
	combout => \RAM|ram_s~2224_combout\);

-- Location: FF_X22_Y20_N25
\RAM|ram_s~1066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1066_q\);

-- Location: LCCOMB_X23_Y20_N22
\RAM|ram_s~1098feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1098feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1098feeder_combout\);

-- Location: FF_X23_Y20_N23
\RAM|ram_s~1098\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1098feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1098_q\);

-- Location: LCCOMB_X22_Y20_N24
\RAM|ram_s~2227\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2227_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1098_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1066_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1066_q\,
	datad => \RAM|ram_s~1098_q\,
	combout => \RAM|ram_s~2227_combout\);

-- Location: FF_X22_Y20_N23
\RAM|ram_s~1162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1162_q\);

-- Location: LCCOMB_X22_Y24_N20
\RAM|ram_s~1130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1130feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1130feeder_combout\);

-- Location: FF_X22_Y24_N21
\RAM|ram_s~1130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1130feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1130_q\);

-- Location: LCCOMB_X22_Y20_N22
\RAM|ram_s~2228\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2228_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2227_combout\ & (\RAM|ram_s~1162_q\)) # (!\RAM|ram_s~2227_combout\ & ((\RAM|ram_s~1130_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2227_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2227_combout\,
	datac => \RAM|ram_s~1162_q\,
	datad => \RAM|ram_s~1130_q\,
	combout => \RAM|ram_s~2228_combout\);

-- Location: FF_X20_Y21_N15
\RAM|ram_s~1194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1194_q\);

-- Location: LCCOMB_X21_Y21_N6
\RAM|ram_s~1258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1258feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1258feeder_combout\);

-- Location: FF_X21_Y21_N7
\RAM|ram_s~1258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1258feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1258_q\);

-- Location: LCCOMB_X20_Y21_N14
\RAM|ram_s~2225\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2225_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1258_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1194_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1194_q\,
	datad => \RAM|ram_s~1258_q\,
	combout => \RAM|ram_s~2225_combout\);

-- Location: FF_X20_Y20_N19
\RAM|ram_s~1290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[3]~50_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1290_q\);

-- Location: LCCOMB_X20_Y20_N28
\RAM|ram_s~1226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1226feeder_combout\ = \MUX_BULA|Y[3]~50_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[3]~50_combout\,
	combout => \RAM|ram_s~1226feeder_combout\);

-- Location: FF_X20_Y20_N29
\RAM|ram_s~1226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1226feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1226_q\);

-- Location: LCCOMB_X20_Y20_N18
\RAM|ram_s~2226\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2226_combout\ = (\RAM|ram_s~2225_combout\ & (((\RAM|ram_s~1290_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2225_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1226_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2225_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1290_q\,
	datad => \RAM|ram_s~1226_q\,
	combout => \RAM|ram_s~2226_combout\);

-- Location: LCCOMB_X20_Y20_N20
\RAM|ram_s~2229\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2229_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2226_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2228_combout\,
	datab => \RAM|ram_s~2226_combout\,
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2229_combout\);

-- Location: LCCOMB_X24_Y14_N30
\RAM|ram_s~2232\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2232_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2229_combout\ & (\RAM|ram_s~2231_combout\)) # (!\RAM|ram_s~2229_combout\ & ((\RAM|ram_s~2224_combout\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2231_combout\,
	datac => \RAM|ram_s~2224_combout\,
	datad => \RAM|ram_s~2229_combout\,
	combout => \RAM|ram_s~2232_combout\);

-- Location: LCCOMB_X23_Y14_N8
\RAM|ram_s~2243\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2243_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6)) # (\RAM|ram_s~2232_combout\)))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2242_combout\ & (!\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2242_combout\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2232_combout\,
	combout => \RAM|ram_s~2243_combout\);

-- Location: LCCOMB_X24_Y13_N8
\RAM|ram_s~2254\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2254_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2243_combout\ & (\RAM|ram_s~2253_combout\)) # (!\RAM|ram_s~2243_combout\ & ((\RAM|ram_s~2222_combout\))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2253_combout\,
	datab => \RAM|ram_s~2222_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2243_combout\,
	combout => \RAM|ram_s~2254_combout\);

-- Location: LCCOMB_X26_Y13_N10
\RAM|ram_s~1707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1707feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1707feeder_combout\);

-- Location: FF_X26_Y13_N11
\RAM|ram_s~1707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1707feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1707_q\);

-- Location: FF_X29_Y16_N21
\RAM|ram_s~1579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1579_q\);

-- Location: LCCOMB_X29_Y16_N6
\RAM|ram_s~1835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1835feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1835feeder_combout\);

-- Location: FF_X29_Y16_N7
\RAM|ram_s~1835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1835feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1835_q\);

-- Location: LCCOMB_X29_Y16_N20
\RAM|ram_s~2290\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2290_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1835_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1579_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1579_q\,
	datad => \RAM|ram_s~1835_q\,
	combout => \RAM|ram_s~2290_combout\);

-- Location: FF_X26_Y13_N13
\RAM|ram_s~1963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1963_q\);

-- Location: LCCOMB_X26_Y13_N12
\RAM|ram_s~2291\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2291_combout\ = (\RAM|ram_s~2290_combout\ & (((\RAM|ram_s~1963_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2290_combout\ & (\RAM|ram_s~1707_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1707_q\,
	datab => \RAM|ram_s~2290_combout\,
	datac => \RAM|ram_s~1963_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2291_combout\);

-- Location: LCCOMB_X33_Y12_N16
\RAM|ram_s~1739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1739feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1739feeder_combout\);

-- Location: FF_X33_Y12_N17
\RAM|ram_s~1739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1739feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1739_q\);

-- Location: FF_X33_Y12_N15
\RAM|ram_s~1611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1611_q\);

-- Location: LCCOMB_X33_Y12_N14
\RAM|ram_s~2288\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2288_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1739_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1611_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1739_q\,
	datac => \RAM|ram_s~1611_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2288_combout\);

-- Location: FF_X27_Y12_N7
\RAM|ram_s~1995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1995_q\);

-- Location: LCCOMB_X27_Y12_N12
\RAM|ram_s~1867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1867feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1867feeder_combout\);

-- Location: FF_X27_Y12_N13
\RAM|ram_s~1867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1867feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1867_q\);

-- Location: LCCOMB_X27_Y12_N6
\RAM|ram_s~2289\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2289_combout\ = (\RAM|ram_s~2288_combout\ & (((\RAM|ram_s~1995_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2288_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~1867_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2288_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1995_q\,
	datad => \RAM|ram_s~1867_q\,
	combout => \RAM|ram_s~2289_combout\);

-- Location: LCCOMB_X26_Y13_N30
\RAM|ram_s~2292\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2292_combout\ = (\ULA|resultado\(2) & (((\RAM|ram_s~2289_combout\) # (\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2291_combout\ & ((!\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2291_combout\,
	datab => \RAM|ram_s~2289_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2292_combout\);

-- Location: LCCOMB_X36_Y16_N10
\RAM|ram_s~1771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1771feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1771feeder_combout\);

-- Location: FF_X36_Y16_N11
\RAM|ram_s~1771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1771feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1771_q\);

-- Location: FF_X36_Y16_N9
\RAM|ram_s~2027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2027_q\);

-- Location: FF_X37_Y21_N19
\RAM|ram_s~1643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1643_q\);

-- Location: LCCOMB_X37_Y21_N16
\RAM|ram_s~1899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1899feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1899feeder_combout\);

-- Location: FF_X37_Y21_N17
\RAM|ram_s~1899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1899feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1899_q\);

-- Location: LCCOMB_X37_Y21_N18
\RAM|ram_s~2286\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2286_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1899_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1643_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1643_q\,
	datad => \RAM|ram_s~1899_q\,
	combout => \RAM|ram_s~2286_combout\);

-- Location: LCCOMB_X36_Y16_N8
\RAM|ram_s~2287\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2287_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2286_combout\ & ((\RAM|ram_s~2027_q\))) # (!\RAM|ram_s~2286_combout\ & (\RAM|ram_s~1771_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1771_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2027_q\,
	datad => \RAM|ram_s~2286_combout\,
	combout => \RAM|ram_s~2287_combout\);

-- Location: FF_X35_Y20_N17
\RAM|ram_s~1675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1675_q\);

-- Location: LCCOMB_X35_Y20_N18
\RAM|ram_s~1803feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1803feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1803feeder_combout\);

-- Location: FF_X35_Y20_N19
\RAM|ram_s~1803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1803feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1803_q\);

-- Location: LCCOMB_X35_Y20_N16
\RAM|ram_s~2293\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2293_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1803_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1675_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1675_q\,
	datad => \RAM|ram_s~1803_q\,
	combout => \RAM|ram_s~2293_combout\);

-- Location: FF_X28_Y20_N7
\RAM|ram_s~1931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1931_q\);

-- Location: FF_X28_Y20_N25
\RAM|ram_s~2059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2059_q\);

-- Location: LCCOMB_X28_Y20_N6
\RAM|ram_s~2294\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2294_combout\ = (\RAM|ram_s~2293_combout\ & (((\RAM|ram_s~2059_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2293_combout\ & (\ULA|resultado\(5) & (\RAM|ram_s~1931_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2293_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1931_q\,
	datad => \RAM|ram_s~2059_q\,
	combout => \RAM|ram_s~2294_combout\);

-- Location: LCCOMB_X26_Y13_N28
\RAM|ram_s~2295\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2295_combout\ = (\RAM|ram_s~2292_combout\ & (((\RAM|ram_s~2294_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2292_combout\ & (\RAM|ram_s~2287_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2292_combout\,
	datab => \RAM|ram_s~2287_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2294_combout\,
	combout => \RAM|ram_s~2295_combout\);

-- Location: FF_X29_Y12_N11
\RAM|ram_s~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~619_q\);

-- Location: LCCOMB_X29_Y12_N16
\RAM|ram_s~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~747feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~747feeder_combout\);

-- Location: FF_X29_Y12_N17
\RAM|ram_s~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~747feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~747_q\);

-- Location: LCCOMB_X29_Y12_N10
\RAM|ram_s~2267\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2267_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~747_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~619_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~619_q\,
	datad => \RAM|ram_s~747_q\,
	combout => \RAM|ram_s~2267_combout\);

-- Location: FF_X30_Y13_N11
\RAM|ram_s~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1003_q\);

-- Location: LCCOMB_X30_Y13_N0
\RAM|ram_s~875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~875feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~875feeder_combout\);

-- Location: FF_X30_Y13_N1
\RAM|ram_s~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~875feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~875_q\);

-- Location: LCCOMB_X30_Y13_N10
\RAM|ram_s~2268\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2268_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2267_combout\ & (\RAM|ram_s~1003_q\)) # (!\RAM|ram_s~2267_combout\ & ((\RAM|ram_s~875_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2267_combout\,
	datac => \RAM|ram_s~1003_q\,
	datad => \RAM|ram_s~875_q\,
	combout => \RAM|ram_s~2268_combout\);

-- Location: FF_X24_Y20_N29
\RAM|ram_s~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~555_q\);

-- Location: LCCOMB_X24_Y19_N4
\RAM|ram_s~683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~683feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~683feeder_combout\);

-- Location: FF_X24_Y19_N5
\RAM|ram_s~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~683feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~683_q\);

-- Location: LCCOMB_X24_Y20_N28
\RAM|ram_s~2269\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2269_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~683_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~555_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~555_q\,
	datad => \RAM|ram_s~683_q\,
	combout => \RAM|ram_s~2269_combout\);

-- Location: FF_X27_Y17_N19
\RAM|ram_s~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~939_q\);

-- Location: LCCOMB_X27_Y17_N20
\RAM|ram_s~811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~811feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~811feeder_combout\);

-- Location: FF_X27_Y17_N21
\RAM|ram_s~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~811feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~811_q\);

-- Location: LCCOMB_X27_Y17_N18
\RAM|ram_s~2270\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2270_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2269_combout\ & (\RAM|ram_s~939_q\)) # (!\RAM|ram_s~2269_combout\ & ((\RAM|ram_s~811_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2269_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2269_combout\,
	datac => \RAM|ram_s~939_q\,
	datad => \RAM|ram_s~811_q\,
	combout => \RAM|ram_s~2270_combout\);

-- Location: LCCOMB_X26_Y13_N0
\RAM|ram_s~2271\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2271_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~2268_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~2270_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2268_combout\,
	datab => \RAM|ram_s~2270_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2271_combout\);

-- Location: FF_X26_Y19_N27
\RAM|ram_s~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~651_q\);

-- Location: LCCOMB_X26_Y19_N20
\RAM|ram_s~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~907feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~907feeder_combout\);

-- Location: FF_X26_Y19_N21
\RAM|ram_s~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~907feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~907_q\);

-- Location: LCCOMB_X26_Y19_N26
\RAM|ram_s~2272\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2272_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~907_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~651_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~651_q\,
	datad => \RAM|ram_s~907_q\,
	combout => \RAM|ram_s~2272_combout\);

-- Location: LCCOMB_X26_Y17_N0
\RAM|ram_s~779feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~779feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~779feeder_combout\);

-- Location: FF_X26_Y17_N1
\RAM|ram_s~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~779feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~779_q\);

-- Location: FF_X26_Y17_N3
\RAM|ram_s~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1035_q\);

-- Location: LCCOMB_X26_Y17_N2
\RAM|ram_s~2273\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2273_combout\ = (\RAM|ram_s~2272_combout\ & (((\RAM|ram_s~1035_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2272_combout\ & (\RAM|ram_s~779_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2272_combout\,
	datab => \RAM|ram_s~779_q\,
	datac => \RAM|ram_s~1035_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2273_combout\);

-- Location: LCCOMB_X28_Y17_N14
\RAM|ram_s~843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~843feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~843feeder_combout\);

-- Location: FF_X28_Y17_N15
\RAM|ram_s~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~843feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~843_q\);

-- Location: FF_X28_Y12_N11
\RAM|ram_s~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~587_q\);

-- Location: LCCOMB_X28_Y12_N10
\RAM|ram_s~2265\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2265_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~843_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~587_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~843_q\,
	datac => \RAM|ram_s~587_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2265_combout\);

-- Location: FF_X28_Y12_N1
\RAM|ram_s~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~971_q\);

-- Location: LCCOMB_X32_Y16_N14
\RAM|ram_s~715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~715feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~715feeder_combout\);

-- Location: FF_X32_Y16_N15
\RAM|ram_s~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~715feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~715_q\);

-- Location: LCCOMB_X28_Y12_N0
\RAM|ram_s~2266\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2266_combout\ = (\RAM|ram_s~2265_combout\ & (((\RAM|ram_s~971_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2265_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~715_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2265_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~971_q\,
	datad => \RAM|ram_s~715_q\,
	combout => \RAM|ram_s~2266_combout\);

-- Location: LCCOMB_X26_Y13_N14
\RAM|ram_s~2274\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2274_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2271_combout\ & (\RAM|ram_s~2273_combout\)) # (!\RAM|ram_s~2271_combout\ & ((\RAM|ram_s~2266_combout\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2271_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2271_combout\,
	datac => \RAM|ram_s~2273_combout\,
	datad => \RAM|ram_s~2266_combout\,
	combout => \RAM|ram_s~2274_combout\);

-- Location: LCCOMB_X21_Y18_N4
\RAM|ram_s~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~203feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~203feeder_combout\);

-- Location: FF_X21_Y18_N5
\RAM|ram_s~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~203feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~203_q\);

-- Location: FF_X23_Y21_N5
\RAM|ram_s~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~171_q\);

-- Location: LCCOMB_X23_Y21_N4
\RAM|ram_s~2275\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2275_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~203_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~171_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~203_q\,
	datac => \RAM|ram_s~171_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2275_combout\);

-- Location: FF_X22_Y17_N11
\RAM|ram_s~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~267_q\);

-- Location: LCCOMB_X22_Y17_N16
\RAM|ram_s~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~235feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~235feeder_combout\);

-- Location: FF_X22_Y17_N17
\RAM|ram_s~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~235feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~235_q\);

-- Location: LCCOMB_X22_Y17_N10
\RAM|ram_s~2276\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2276_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2275_combout\ & (\RAM|ram_s~267_q\)) # (!\RAM|ram_s~2275_combout\ & ((\RAM|ram_s~235_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2275_combout\,
	datac => \RAM|ram_s~267_q\,
	datad => \RAM|ram_s~235_q\,
	combout => \RAM|ram_s~2276_combout\);

-- Location: FF_X26_Y15_N3
\RAM|ram_s~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~299_q\);

-- Location: LCCOMB_X26_Y15_N28
\RAM|ram_s~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~363feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~363feeder_combout\);

-- Location: FF_X26_Y15_N29
\RAM|ram_s~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~363feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~363_q\);

-- Location: LCCOMB_X26_Y15_N2
\RAM|ram_s~2277\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2277_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~363_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~299_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~299_q\,
	datad => \RAM|ram_s~363_q\,
	combout => \RAM|ram_s~2277_combout\);

-- Location: FF_X26_Y16_N11
\RAM|ram_s~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~395_q\);

-- Location: LCCOMB_X26_Y16_N20
\RAM|ram_s~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~331feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~331feeder_combout\);

-- Location: FF_X26_Y16_N21
\RAM|ram_s~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~331feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~331_q\);

-- Location: LCCOMB_X26_Y16_N10
\RAM|ram_s~2278\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2278_combout\ = (\RAM|ram_s~2277_combout\ & (((\RAM|ram_s~395_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2277_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2277_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~395_q\,
	datad => \RAM|ram_s~331_q\,
	combout => \RAM|ram_s~2278_combout\);

-- Location: LCCOMB_X26_Y26_N30
\RAM|ram_s~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~75feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~75feeder_combout\);

-- Location: FF_X26_Y26_N31
\RAM|ram_s~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~75feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~75_q\);

-- Location: FF_X27_Y25_N11
\RAM|ram_s~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~43_q\);

-- Location: LCCOMB_X28_Y25_N26
\RAM|ram_s~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~107feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~107feeder_combout\);

-- Location: FF_X28_Y25_N27
\RAM|ram_s~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~107feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~107_q\);

-- Location: LCCOMB_X27_Y25_N10
\RAM|ram_s~2279\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2279_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~107_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~43_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~43_q\,
	datad => \RAM|ram_s~107_q\,
	combout => \RAM|ram_s~2279_combout\);

-- Location: FF_X26_Y25_N1
\RAM|ram_s~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~139_q\);

-- Location: LCCOMB_X26_Y25_N0
\RAM|ram_s~2280\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2280_combout\ = (\RAM|ram_s~2279_combout\ & (((\RAM|ram_s~139_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2279_combout\ & (\RAM|ram_s~75_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~75_q\,
	datab => \RAM|ram_s~2279_combout\,
	datac => \RAM|ram_s~139_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2280_combout\);

-- Location: LCCOMB_X26_Y13_N20
\RAM|ram_s~2281\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2281_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~2278_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~2280_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2278_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2280_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2281_combout\);

-- Location: LCCOMB_X24_Y12_N28
\RAM|ram_s~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~491feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~491feeder_combout\);

-- Location: FF_X24_Y12_N29
\RAM|ram_s~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~491feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~491_q\);

-- Location: FF_X24_Y12_N23
\RAM|ram_s~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~523_q\);

-- Location: LCCOMB_X35_Y16_N12
\RAM|ram_s~459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~459feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~459feeder_combout\);

-- Location: FF_X35_Y16_N13
\RAM|ram_s~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~459feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~459_q\);

-- Location: FF_X24_Y16_N15
\RAM|ram_s~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~427_q\);

-- Location: LCCOMB_X24_Y16_N14
\RAM|ram_s~2282\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2282_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~459_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~427_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~459_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~427_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2282_combout\);

-- Location: LCCOMB_X24_Y12_N22
\RAM|ram_s~2283\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2283_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2282_combout\ & ((\RAM|ram_s~523_q\))) # (!\RAM|ram_s~2282_combout\ & (\RAM|ram_s~491_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~491_q\,
	datac => \RAM|ram_s~523_q\,
	datad => \RAM|ram_s~2282_combout\,
	combout => \RAM|ram_s~2283_combout\);

-- Location: LCCOMB_X26_Y13_N18
\RAM|ram_s~2284\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2284_combout\ = (\RAM|ram_s~2281_combout\ & (((\RAM|ram_s~2283_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2281_combout\ & (\RAM|ram_s~2276_combout\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2276_combout\,
	datab => \RAM|ram_s~2281_combout\,
	datac => \RAM|ram_s~2283_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2284_combout\);

-- Location: LCCOMB_X26_Y13_N4
\RAM|ram_s~2285\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2285_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~2274_combout\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~2284_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~2274_combout\,
	datad => \RAM|ram_s~2284_combout\,
	combout => \RAM|ram_s~2285_combout\);

-- Location: LCCOMB_X21_Y22_N0
\RAM|ram_s~1227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1227feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1227feeder_combout\);

-- Location: FF_X21_Y22_N1
\RAM|ram_s~1227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1227feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1227_q\);

-- Location: FF_X21_Y22_N23
\RAM|ram_s~1291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1291_q\);

-- Location: FF_X21_Y26_N27
\RAM|ram_s~1195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1195_q\);

-- Location: LCCOMB_X21_Y26_N28
\RAM|ram_s~1259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1259feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1259feeder_combout\);

-- Location: FF_X21_Y26_N29
\RAM|ram_s~1259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1259feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1259_q\);

-- Location: LCCOMB_X21_Y26_N26
\RAM|ram_s~2257\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2257_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1259_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1195_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1195_q\,
	datad => \RAM|ram_s~1259_q\,
	combout => \RAM|ram_s~2257_combout\);

-- Location: LCCOMB_X21_Y22_N22
\RAM|ram_s~2258\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2258_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2257_combout\ & ((\RAM|ram_s~1291_q\))) # (!\RAM|ram_s~2257_combout\ & (\RAM|ram_s~1227_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1227_q\,
	datac => \RAM|ram_s~1291_q\,
	datad => \RAM|ram_s~2257_combout\,
	combout => \RAM|ram_s~2258_combout\);

-- Location: FF_X22_Y20_N29
\RAM|ram_s~1067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1067_q\);

-- Location: LCCOMB_X23_Y20_N28
\RAM|ram_s~1099feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1099feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1099feeder_combout\);

-- Location: FF_X23_Y20_N29
\RAM|ram_s~1099\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1099feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1099_q\);

-- Location: LCCOMB_X22_Y20_N28
\RAM|ram_s~2259\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2259_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1099_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1067_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1067_q\,
	datad => \RAM|ram_s~1099_q\,
	combout => \RAM|ram_s~2259_combout\);

-- Location: FF_X22_Y20_N11
\RAM|ram_s~1163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1163_q\);

-- Location: LCCOMB_X22_Y24_N30
\RAM|ram_s~1131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1131feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1131feeder_combout\);

-- Location: FF_X22_Y24_N31
\RAM|ram_s~1131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1131feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1131_q\);

-- Location: LCCOMB_X22_Y20_N10
\RAM|ram_s~2260\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2260_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2259_combout\ & (\RAM|ram_s~1163_q\)) # (!\RAM|ram_s~2259_combout\ & ((\RAM|ram_s~1131_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2259_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2259_combout\,
	datac => \RAM|ram_s~1163_q\,
	datad => \RAM|ram_s~1131_q\,
	combout => \RAM|ram_s~2260_combout\);

-- Location: LCCOMB_X33_Y21_N2
\RAM|ram_s~2261\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2261_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2258_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2260_combout\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2258_combout\,
	datac => \RAM|ram_s~2260_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2261_combout\);

-- Location: LCCOMB_X29_Y13_N2
\RAM|ram_s~1387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1387feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1387feeder_combout\);

-- Location: FF_X29_Y13_N3
\RAM|ram_s~1387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1387feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1387_q\);

-- Location: FF_X28_Y13_N9
\RAM|ram_s~1419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1419_q\);

-- Location: FF_X32_Y13_N21
\RAM|ram_s~1323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1323_q\);

-- Location: LCCOMB_X33_Y17_N20
\RAM|ram_s~1355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1355feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1355feeder_combout\);

-- Location: FF_X33_Y17_N21
\RAM|ram_s~1355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1355feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1355_q\);

-- Location: LCCOMB_X32_Y13_N20
\RAM|ram_s~2255\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2255_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1355_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1323_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1323_q\,
	datad => \RAM|ram_s~1355_q\,
	combout => \RAM|ram_s~2255_combout\);

-- Location: LCCOMB_X28_Y13_N8
\RAM|ram_s~2256\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2256_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2255_combout\ & ((\RAM|ram_s~1419_q\))) # (!\RAM|ram_s~2255_combout\ & (\RAM|ram_s~1387_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1387_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1419_q\,
	datad => \RAM|ram_s~2255_combout\,
	combout => \RAM|ram_s~2256_combout\);

-- Location: LCCOMB_X31_Y18_N10
\RAM|ram_s~1515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1515feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1515feeder_combout\);

-- Location: FF_X31_Y18_N11
\RAM|ram_s~1515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1515feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1515_q\);

-- Location: FF_X30_Y14_N21
\RAM|ram_s~1451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1451_q\);

-- Location: LCCOMB_X30_Y14_N20
\RAM|ram_s~2262\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2262_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1515_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1515_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1451_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2262_combout\);

-- Location: LCCOMB_X33_Y15_N16
\RAM|ram_s~1483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1483feeder_combout\ = \MUX_BULA|Y[4]~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[4]~51_combout\,
	combout => \RAM|ram_s~1483feeder_combout\);

-- Location: FF_X33_Y15_N17
\RAM|ram_s~1483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1483feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1483_q\);

-- Location: FF_X28_Y13_N11
\RAM|ram_s~1547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[4]~51_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1547_q\);

-- Location: LCCOMB_X28_Y13_N10
\RAM|ram_s~2263\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2263_combout\ = (\RAM|ram_s~2262_combout\ & (((\RAM|ram_s~1547_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2262_combout\ & (\RAM|ram_s~1483_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2262_combout\,
	datab => \RAM|ram_s~1483_q\,
	datac => \RAM|ram_s~1547_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2263_combout\);

-- Location: LCCOMB_X27_Y13_N26
\RAM|ram_s~2264\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2264_combout\ = (\RAM|ram_s~2261_combout\ & (((\RAM|ram_s~2263_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2261_combout\ & (\RAM|ram_s~2256_combout\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2261_combout\,
	datab => \RAM|ram_s~2256_combout\,
	datac => \RAM|ram_s~2263_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2264_combout\);

-- Location: LCCOMB_X26_Y13_N26
\RAM|ram_s~2296\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2296_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2285_combout\ & (\RAM|ram_s~2295_combout\)) # (!\RAM|ram_s~2285_combout\ & ((\RAM|ram_s~2264_combout\))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2295_combout\,
	datac => \RAM|ram_s~2285_combout\,
	datad => \RAM|ram_s~2264_combout\,
	combout => \RAM|ram_s~2296_combout\);

-- Location: LCCOMB_X22_Y17_N24
\RAM|ram_s~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~236feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~236feeder_combout\);

-- Location: FF_X22_Y17_N25
\RAM|ram_s~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~236feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~236_q\);

-- Location: FF_X22_Y17_N27
\RAM|ram_s~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~268_q\);

-- Location: FF_X23_Y17_N7
\RAM|ram_s~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~172_q\);

-- Location: LCCOMB_X23_Y17_N24
\RAM|ram_s~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~204feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~204feeder_combout\);

-- Location: FF_X23_Y17_N25
\RAM|ram_s~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~204feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~204_q\);

-- Location: LCCOMB_X23_Y17_N6
\RAM|ram_s~2317\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2317_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~204_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~172_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~172_q\,
	datad => \RAM|ram_s~204_q\,
	combout => \RAM|ram_s~2317_combout\);

-- Location: LCCOMB_X22_Y17_N26
\RAM|ram_s~2318\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2318_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2317_combout\ & ((\RAM|ram_s~268_q\))) # (!\RAM|ram_s~2317_combout\ & (\RAM|ram_s~236_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~236_q\,
	datac => \RAM|ram_s~268_q\,
	datad => \RAM|ram_s~2317_combout\,
	combout => \RAM|ram_s~2318_combout\);

-- Location: LCCOMB_X24_Y13_N22
\RAM|ram_s~492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~492feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~492feeder_combout\);

-- Location: FF_X24_Y13_N23
\RAM|ram_s~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~492feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~492_q\);

-- Location: FF_X24_Y13_N29
\RAM|ram_s~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~524_q\);

-- Location: LCCOMB_X23_Y16_N14
\RAM|ram_s~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~460feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~460feeder_combout\);

-- Location: FF_X23_Y16_N15
\RAM|ram_s~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~460feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~460_q\);

-- Location: FF_X24_Y16_N29
\RAM|ram_s~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~428_q\);

-- Location: LCCOMB_X24_Y16_N28
\RAM|ram_s~2324\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2324_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~460_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~428_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~460_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~428_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2324_combout\);

-- Location: LCCOMB_X24_Y13_N28
\RAM|ram_s~2325\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2325_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2324_combout\ & ((\RAM|ram_s~524_q\))) # (!\RAM|ram_s~2324_combout\ & (\RAM|ram_s~492_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~492_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~524_q\,
	datad => \RAM|ram_s~2324_combout\,
	combout => \RAM|ram_s~2325_combout\);

-- Location: FF_X27_Y25_N13
\RAM|ram_s~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~44_q\);

-- Location: LCCOMB_X28_Y25_N28
\RAM|ram_s~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~108feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~108feeder_combout\);

-- Location: FF_X28_Y25_N29
\RAM|ram_s~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~108feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~108_q\);

-- Location: LCCOMB_X27_Y25_N12
\RAM|ram_s~2321\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2321_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~108_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~44_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~44_q\,
	datad => \RAM|ram_s~108_q\,
	combout => \RAM|ram_s~2321_combout\);

-- Location: FF_X26_Y26_N23
\RAM|ram_s~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~140_q\);

-- Location: LCCOMB_X26_Y26_N24
\RAM|ram_s~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~76feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~76feeder_combout\);

-- Location: FF_X26_Y26_N25
\RAM|ram_s~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~76feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~76_q\);

-- Location: LCCOMB_X26_Y26_N22
\RAM|ram_s~2322\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2322_combout\ = (\RAM|ram_s~2321_combout\ & (((\RAM|ram_s~140_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2321_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~76_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2321_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~140_q\,
	datad => \RAM|ram_s~76_q\,
	combout => \RAM|ram_s~2322_combout\);

-- Location: LCCOMB_X26_Y16_N8
\RAM|ram_s~332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~332feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~332feeder_combout\);

-- Location: FF_X26_Y16_N9
\RAM|ram_s~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~332feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~332_q\);

-- Location: FF_X26_Y16_N31
\RAM|ram_s~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~396_q\);

-- Location: LCCOMB_X23_Y15_N4
\RAM|ram_s~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~364feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~364feeder_combout\);

-- Location: FF_X23_Y15_N5
\RAM|ram_s~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~364feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~364_q\);

-- Location: FF_X23_Y15_N7
\RAM|ram_s~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~300_q\);

-- Location: LCCOMB_X23_Y15_N6
\RAM|ram_s~2319\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2319_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~364_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~364_q\,
	datac => \RAM|ram_s~300_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2319_combout\);

-- Location: LCCOMB_X26_Y16_N30
\RAM|ram_s~2320\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2320_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2319_combout\ & ((\RAM|ram_s~396_q\))) # (!\RAM|ram_s~2319_combout\ & (\RAM|ram_s~332_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~332_q\,
	datac => \RAM|ram_s~396_q\,
	datad => \RAM|ram_s~2319_combout\,
	combout => \RAM|ram_s~2320_combout\);

-- Location: LCCOMB_X23_Y14_N20
\RAM|ram_s~2323\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2323_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~2320_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2322_combout\,
	datab => \RAM|ram_s~2320_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2323_combout\);

-- Location: LCCOMB_X23_Y14_N10
\RAM|ram_s~2326\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2326_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2323_combout\ & ((\RAM|ram_s~2325_combout\))) # (!\RAM|ram_s~2323_combout\ & (\RAM|ram_s~2318_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2318_combout\,
	datac => \RAM|ram_s~2325_combout\,
	datad => \RAM|ram_s~2323_combout\,
	combout => \RAM|ram_s~2326_combout\);

-- Location: FF_X27_Y13_N11
\RAM|ram_s~1324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1324_q\);

-- Location: LCCOMB_X29_Y13_N4
\RAM|ram_s~1356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1356feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1356feeder_combout\);

-- Location: FF_X29_Y13_N5
\RAM|ram_s~1356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1356feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1356_q\);

-- Location: LCCOMB_X27_Y13_N10
\RAM|ram_s~2307\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2307_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1356_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1324_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1324_q\,
	datad => \RAM|ram_s~1356_q\,
	combout => \RAM|ram_s~2307_combout\);

-- Location: FF_X28_Y13_N21
\RAM|ram_s~1420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1420_q\);

-- Location: LCCOMB_X27_Y13_N24
\RAM|ram_s~1388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1388feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1388feeder_combout\);

-- Location: FF_X27_Y13_N25
\RAM|ram_s~1388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1388feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1388_q\);

-- Location: LCCOMB_X28_Y13_N20
\RAM|ram_s~2308\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2308_combout\ = (\RAM|ram_s~2307_combout\ & (((\RAM|ram_s~1420_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2307_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1388_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2307_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1420_q\,
	datad => \RAM|ram_s~1388_q\,
	combout => \RAM|ram_s~2308_combout\);

-- Location: LCCOMB_X21_Y24_N12
\RAM|ram_s~1132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1132feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1132feeder_combout\);

-- Location: FF_X21_Y24_N13
\RAM|ram_s~1132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1132feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1132_q\);

-- Location: FF_X24_Y20_N25
\RAM|ram_s~1068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1068_q\);

-- Location: LCCOMB_X23_Y20_N2
\RAM|ram_s~1100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1100feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1100feeder_combout\);

-- Location: FF_X23_Y20_N3
\RAM|ram_s~1100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1100feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1100_q\);

-- Location: LCCOMB_X24_Y20_N24
\RAM|ram_s~2311\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2311_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1100_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1068_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1068_q\,
	datad => \RAM|ram_s~1100_q\,
	combout => \RAM|ram_s~2311_combout\);

-- Location: FF_X21_Y24_N31
\RAM|ram_s~1164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1164_q\);

-- Location: LCCOMB_X21_Y24_N30
\RAM|ram_s~2312\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2312_combout\ = (\RAM|ram_s~2311_combout\ & (((\RAM|ram_s~1164_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2311_combout\ & (\RAM|ram_s~1132_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1132_q\,
	datab => \RAM|ram_s~2311_combout\,
	datac => \RAM|ram_s~1164_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2312_combout\);

-- Location: LCCOMB_X20_Y21_N28
\RAM|ram_s~1260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1260feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1260feeder_combout\);

-- Location: FF_X20_Y21_N29
\RAM|ram_s~1260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1260feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1260_q\);

-- Location: FF_X20_Y21_N31
\RAM|ram_s~1196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1196_q\);

-- Location: LCCOMB_X20_Y21_N30
\RAM|ram_s~2309\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2309_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1260_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1196_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1260_q\,
	datac => \RAM|ram_s~1196_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2309_combout\);

-- Location: LCCOMB_X20_Y20_N2
\RAM|ram_s~1228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1228feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1228feeder_combout\);

-- Location: FF_X20_Y20_N3
\RAM|ram_s~1228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1228feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1228_q\);

-- Location: FF_X20_Y20_N17
\RAM|ram_s~1292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1292_q\);

-- Location: LCCOMB_X20_Y20_N16
\RAM|ram_s~2310\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2310_combout\ = (\RAM|ram_s~2309_combout\ & (((\RAM|ram_s~1292_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2309_combout\ & (\RAM|ram_s~1228_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2309_combout\,
	datab => \RAM|ram_s~1228_q\,
	datac => \RAM|ram_s~1292_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2310_combout\);

-- Location: LCCOMB_X21_Y17_N6
\RAM|ram_s~2313\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2313_combout\ = (\ULA|resultado\(4) & (((\RAM|ram_s~2310_combout\) # (\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2312_combout\ & ((!\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2312_combout\,
	datac => \RAM|ram_s~2310_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2313_combout\);

-- Location: LCCOMB_X26_Y14_N0
\RAM|ram_s~1484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1484feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1484feeder_combout\);

-- Location: FF_X26_Y14_N1
\RAM|ram_s~1484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1484feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1484_q\);

-- Location: FF_X26_Y14_N3
\RAM|ram_s~1548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1548_q\);

-- Location: FF_X27_Y10_N27
\RAM|ram_s~1452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1452_q\);

-- Location: LCCOMB_X27_Y10_N0
\RAM|ram_s~1516feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1516feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1516feeder_combout\);

-- Location: FF_X27_Y10_N1
\RAM|ram_s~1516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1516feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1516_q\);

-- Location: LCCOMB_X27_Y10_N26
\RAM|ram_s~2314\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2314_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1516_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1452_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1452_q\,
	datad => \RAM|ram_s~1516_q\,
	combout => \RAM|ram_s~2314_combout\);

-- Location: LCCOMB_X26_Y14_N2
\RAM|ram_s~2315\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2315_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2314_combout\ & ((\RAM|ram_s~1548_q\))) # (!\RAM|ram_s~2314_combout\ & (\RAM|ram_s~1484_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1484_q\,
	datac => \RAM|ram_s~1548_q\,
	datad => \RAM|ram_s~2314_combout\,
	combout => \RAM|ram_s~2315_combout\);

-- Location: LCCOMB_X23_Y14_N2
\RAM|ram_s~2316\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2316_combout\ = (\RAM|ram_s~2313_combout\ & (((\RAM|ram_s~2315_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2313_combout\ & (\RAM|ram_s~2308_combout\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2308_combout\,
	datab => \RAM|ram_s~2313_combout\,
	datac => \RAM|ram_s~2315_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2316_combout\);

-- Location: LCCOMB_X23_Y14_N12
\RAM|ram_s~2327\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2327_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6)) # (\RAM|ram_s~2316_combout\)))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2326_combout\ & (!\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2326_combout\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2316_combout\,
	combout => \RAM|ram_s~2327_combout\);

-- Location: LCCOMB_X33_Y20_N14
\RAM|ram_s~1804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1804feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1804feeder_combout\);

-- Location: FF_X33_Y20_N15
\RAM|ram_s~1804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1804feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1804_q\);

-- Location: FF_X33_Y20_N5
\RAM|ram_s~1676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1676_q\);

-- Location: LCCOMB_X33_Y20_N4
\RAM|ram_s~2335\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2335_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1804_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1676_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1804_q\,
	datac => \RAM|ram_s~1676_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2335_combout\);

-- Location: LCCOMB_X27_Y20_N30
\RAM|ram_s~2060feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2060feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~2060feeder_combout\);

-- Location: FF_X27_Y20_N31
\RAM|ram_s~2060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2060feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2060_q\);

-- Location: FF_X28_Y20_N3
\RAM|ram_s~1932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1932_q\);

-- Location: LCCOMB_X28_Y20_N2
\RAM|ram_s~2336\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2336_combout\ = (\RAM|ram_s~2335_combout\ & ((\RAM|ram_s~2060_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2335_combout\ & (((\RAM|ram_s~1932_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2335_combout\,
	datab => \RAM|ram_s~2060_q\,
	datac => \RAM|ram_s~1932_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2336_combout\);

-- Location: FF_X38_Y21_N21
\RAM|ram_s~1644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1644_q\);

-- Location: LCCOMB_X37_Y21_N24
\RAM|ram_s~1900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1900feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1900feeder_combout\);

-- Location: FF_X37_Y21_N25
\RAM|ram_s~1900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1900feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1900_q\);

-- Location: LCCOMB_X38_Y21_N20
\RAM|ram_s~2328\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2328_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1900_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1644_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1644_q\,
	datad => \RAM|ram_s~1900_q\,
	combout => \RAM|ram_s~2328_combout\);

-- Location: FF_X38_Y20_N31
\RAM|ram_s~2028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2028_q\);

-- Location: LCCOMB_X38_Y20_N20
\RAM|ram_s~1772feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1772feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1772feeder_combout\);

-- Location: FF_X38_Y20_N21
\RAM|ram_s~1772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1772feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1772_q\);

-- Location: LCCOMB_X38_Y20_N30
\RAM|ram_s~2329\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2329_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2328_combout\ & (\RAM|ram_s~2028_q\)) # (!\RAM|ram_s~2328_combout\ & ((\RAM|ram_s~1772_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2328_combout\,
	datac => \RAM|ram_s~2028_q\,
	datad => \RAM|ram_s~1772_q\,
	combout => \RAM|ram_s~2329_combout\);

-- Location: LCCOMB_X38_Y16_N10
\RAM|ram_s~1708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1708feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1708feeder_combout\);

-- Location: FF_X38_Y16_N11
\RAM|ram_s~1708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1708feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1708_q\);

-- Location: LCCOMB_X29_Y16_N18
\RAM|ram_s~1836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1836feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1836feeder_combout\);

-- Location: FF_X29_Y16_N19
\RAM|ram_s~1836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1836feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1836_q\);

-- Location: FF_X29_Y16_N25
\RAM|ram_s~1580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1580_q\);

-- Location: LCCOMB_X29_Y16_N24
\RAM|ram_s~2332\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2332_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~1836_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~1580_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1836_q\,
	datac => \RAM|ram_s~1580_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2332_combout\);

-- Location: FF_X38_Y16_N29
\RAM|ram_s~1964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1964_q\);

-- Location: LCCOMB_X38_Y16_N28
\RAM|ram_s~2333\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2333_combout\ = (\RAM|ram_s~2332_combout\ & (((\RAM|ram_s~1964_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2332_combout\ & (\RAM|ram_s~1708_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1708_q\,
	datab => \RAM|ram_s~2332_combout\,
	datac => \RAM|ram_s~1964_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2333_combout\);

-- Location: LCCOMB_X31_Y12_N12
\RAM|ram_s~1868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1868feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1868feeder_combout\);

-- Location: FF_X31_Y12_N13
\RAM|ram_s~1868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1868feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1868_q\);

-- Location: FF_X35_Y14_N13
\RAM|ram_s~1996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1996_q\);

-- Location: LCCOMB_X33_Y12_N20
\RAM|ram_s~1740feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1740feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~1740feeder_combout\);

-- Location: FF_X33_Y12_N21
\RAM|ram_s~1740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1740feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1740_q\);

-- Location: FF_X33_Y12_N3
\RAM|ram_s~1612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1612_q\);

-- Location: LCCOMB_X33_Y12_N2
\RAM|ram_s~2330\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2330_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1740_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1612_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1740_q\,
	datac => \RAM|ram_s~1612_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2330_combout\);

-- Location: LCCOMB_X35_Y14_N12
\RAM|ram_s~2331\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2331_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2330_combout\ & ((\RAM|ram_s~1996_q\))) # (!\RAM|ram_s~2330_combout\ & (\RAM|ram_s~1868_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1868_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1996_q\,
	datad => \RAM|ram_s~2330_combout\,
	combout => \RAM|ram_s~2331_combout\);

-- Location: LCCOMB_X35_Y15_N4
\RAM|ram_s~2334\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2334_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~2331_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~2333_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2333_combout\,
	datad => \RAM|ram_s~2331_combout\,
	combout => \RAM|ram_s~2334_combout\);

-- Location: LCCOMB_X35_Y15_N22
\RAM|ram_s~2337\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2337_combout\ = (\RAM|ram_s~2334_combout\ & ((\RAM|ram_s~2336_combout\) # ((!\ULA|resultado\(3))))) # (!\RAM|ram_s~2334_combout\ & (((\RAM|ram_s~2329_combout\ & \ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2336_combout\,
	datab => \RAM|ram_s~2329_combout\,
	datac => \RAM|ram_s~2334_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2337_combout\);

-- Location: LCCOMB_X26_Y17_N28
\RAM|ram_s~780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~780feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~780feeder_combout\);

-- Location: FF_X26_Y17_N29
\RAM|ram_s~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~780feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~780_q\);

-- Location: FF_X26_Y17_N27
\RAM|ram_s~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1036_q\);

-- Location: LCCOMB_X33_Y24_N22
\RAM|ram_s~908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~908feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~908feeder_combout\);

-- Location: FF_X33_Y24_N23
\RAM|ram_s~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~908feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~908_q\);

-- Location: FF_X30_Y21_N7
\RAM|ram_s~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~652_q\);

-- Location: LCCOMB_X30_Y21_N6
\RAM|ram_s~2304\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2304_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~908_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~652_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~908_q\,
	datac => \RAM|ram_s~652_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2304_combout\);

-- Location: LCCOMB_X26_Y17_N26
\RAM|ram_s~2305\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2305_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2304_combout\ & ((\RAM|ram_s~1036_q\))) # (!\RAM|ram_s~2304_combout\ & (\RAM|ram_s~780_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~780_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1036_q\,
	datad => \RAM|ram_s~2304_combout\,
	combout => \RAM|ram_s~2305_combout\);

-- Location: FF_X28_Y12_N31
\RAM|ram_s~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~588_q\);

-- Location: LCCOMB_X31_Y12_N30
\RAM|ram_s~844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~844feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~844feeder_combout\);

-- Location: FF_X31_Y12_N31
\RAM|ram_s~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~844feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~844_q\);

-- Location: LCCOMB_X28_Y12_N30
\RAM|ram_s~2297\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2297_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~844_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~588_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~588_q\,
	datad => \RAM|ram_s~844_q\,
	combout => \RAM|ram_s~2297_combout\);

-- Location: FF_X28_Y12_N21
\RAM|ram_s~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~972_q\);

-- Location: LCCOMB_X32_Y16_N24
\RAM|ram_s~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~716feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~716feeder_combout\);

-- Location: FF_X32_Y16_N25
\RAM|ram_s~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~716feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~716_q\);

-- Location: LCCOMB_X28_Y12_N20
\RAM|ram_s~2298\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2298_combout\ = (\RAM|ram_s~2297_combout\ & (((\RAM|ram_s~972_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2297_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~716_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2297_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~972_q\,
	datad => \RAM|ram_s~716_q\,
	combout => \RAM|ram_s~2298_combout\);

-- Location: FF_X24_Y19_N15
\RAM|ram_s~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~684_q\);

-- Location: FF_X24_Y20_N15
\RAM|ram_s~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~556_q\);

-- Location: LCCOMB_X24_Y20_N14
\RAM|ram_s~2301\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2301_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~684_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~556_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~684_q\,
	datac => \RAM|ram_s~556_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2301_combout\);

-- Location: LCCOMB_X27_Y17_N4
\RAM|ram_s~812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~812feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~812feeder_combout\);

-- Location: FF_X27_Y17_N5
\RAM|ram_s~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~812feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~812_q\);

-- Location: FF_X27_Y17_N31
\RAM|ram_s~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~940_q\);

-- Location: LCCOMB_X27_Y17_N30
\RAM|ram_s~2302\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2302_combout\ = (\RAM|ram_s~2301_combout\ & (((\RAM|ram_s~940_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2301_combout\ & (\RAM|ram_s~812_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2301_combout\,
	datab => \RAM|ram_s~812_q\,
	datac => \RAM|ram_s~940_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2302_combout\);

-- Location: FF_X30_Y11_N27
\RAM|ram_s~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~620_q\);

-- Location: LCCOMB_X30_Y11_N12
\RAM|ram_s~748feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~748feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~748feeder_combout\);

-- Location: FF_X30_Y11_N13
\RAM|ram_s~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~748feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~748_q\);

-- Location: LCCOMB_X30_Y11_N26
\RAM|ram_s~2299\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2299_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~748_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~620_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~620_q\,
	datad => \RAM|ram_s~748_q\,
	combout => \RAM|ram_s~2299_combout\);

-- Location: FF_X30_Y13_N19
\RAM|ram_s~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[5]~52_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1004_q\);

-- Location: LCCOMB_X30_Y13_N24
\RAM|ram_s~876feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~876feeder_combout\ = \MUX_BULA|Y[5]~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[5]~52_combout\,
	combout => \RAM|ram_s~876feeder_combout\);

-- Location: FF_X30_Y13_N25
\RAM|ram_s~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~876feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~876_q\);

-- Location: LCCOMB_X30_Y13_N18
\RAM|ram_s~2300\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2300_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2299_combout\ & (\RAM|ram_s~1004_q\)) # (!\RAM|ram_s~2299_combout\ & ((\RAM|ram_s~876_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2299_combout\,
	datac => \RAM|ram_s~1004_q\,
	datad => \RAM|ram_s~876_q\,
	combout => \RAM|ram_s~2300_combout\);

-- Location: LCCOMB_X35_Y15_N20
\RAM|ram_s~2303\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2303_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~2300_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2302_combout\,
	datad => \RAM|ram_s~2300_combout\,
	combout => \RAM|ram_s~2303_combout\);

-- Location: LCCOMB_X35_Y15_N14
\RAM|ram_s~2306\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2306_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2303_combout\ & (\RAM|ram_s~2305_combout\)) # (!\RAM|ram_s~2303_combout\ & ((\RAM|ram_s~2298_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2305_combout\,
	datac => \RAM|ram_s~2298_combout\,
	datad => \RAM|ram_s~2303_combout\,
	combout => \RAM|ram_s~2306_combout\);

-- Location: LCCOMB_X35_Y14_N26
\RAM|ram_s~2338\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2338_combout\ = (\RAM|ram_s~2327_combout\ & ((\RAM|ram_s~2337_combout\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~2327_combout\ & (((\ULA|resultado\(6) & \RAM|ram_s~2306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2327_combout\,
	datab => \RAM|ram_s~2337_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2306_combout\,
	combout => \RAM|ram_s~2338_combout\);

-- Location: FF_X37_Y21_N13
\RAM|ram_s~1645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1645_q\);

-- Location: LCCOMB_X37_Y21_N2
\RAM|ram_s~1901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1901feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1901feeder_combout\);

-- Location: FF_X37_Y21_N3
\RAM|ram_s~1901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1901feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1901_q\);

-- Location: LCCOMB_X37_Y21_N12
\RAM|ram_s~2370\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2370_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1901_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1645_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1645_q\,
	datad => \RAM|ram_s~1901_q\,
	combout => \RAM|ram_s~2370_combout\);

-- Location: LCCOMB_X38_Y20_N16
\RAM|ram_s~1773feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1773feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1773feeder_combout\);

-- Location: FF_X38_Y20_N17
\RAM|ram_s~1773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1773feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1773_q\);

-- Location: FF_X38_Y20_N15
\RAM|ram_s~2029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2029_q\);

-- Location: LCCOMB_X38_Y20_N14
\RAM|ram_s~2371\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2371_combout\ = (\RAM|ram_s~2370_combout\ & (((\RAM|ram_s~2029_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2370_combout\ & (\RAM|ram_s~1773_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2370_combout\,
	datab => \RAM|ram_s~1773_q\,
	datac => \RAM|ram_s~2029_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2371_combout\);

-- Location: LCCOMB_X27_Y12_N20
\RAM|ram_s~1869feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1869feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1869feeder_combout\);

-- Location: FF_X27_Y12_N21
\RAM|ram_s~1869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1869feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1869_q\);

-- Location: FF_X27_Y12_N23
\RAM|ram_s~1997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1997_q\);

-- Location: LCCOMB_X37_Y17_N4
\RAM|ram_s~1741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1741feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1741feeder_combout\);

-- Location: FF_X37_Y17_N5
\RAM|ram_s~1741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1741feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1741_q\);

-- Location: FF_X33_Y13_N13
\RAM|ram_s~1613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1613_q\);

-- Location: LCCOMB_X33_Y13_N12
\RAM|ram_s~2372\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2372_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1741_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1613_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1741_q\,
	datac => \RAM|ram_s~1613_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2372_combout\);

-- Location: LCCOMB_X27_Y12_N22
\RAM|ram_s~2373\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2373_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2372_combout\ & ((\RAM|ram_s~1997_q\))) # (!\RAM|ram_s~2372_combout\ & (\RAM|ram_s~1869_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1869_q\,
	datac => \RAM|ram_s~1997_q\,
	datad => \RAM|ram_s~2372_combout\,
	combout => \RAM|ram_s~2373_combout\);

-- Location: LCCOMB_X23_Y13_N14
\RAM|ram_s~1709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1709feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1709feeder_combout\);

-- Location: FF_X23_Y13_N15
\RAM|ram_s~1709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1709feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1709_q\);

-- Location: FF_X28_Y15_N9
\RAM|ram_s~1965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1965_q\);

-- Location: LCCOMB_X29_Y16_N2
\RAM|ram_s~1837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1837feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1837feeder_combout\);

-- Location: FF_X29_Y16_N3
\RAM|ram_s~1837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1837feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1837_q\);

-- Location: FF_X29_Y16_N5
\RAM|ram_s~1581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1581_q\);

-- Location: LCCOMB_X29_Y16_N4
\RAM|ram_s~2374\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2374_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~1837_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~1581_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1837_q\,
	datac => \RAM|ram_s~1581_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2374_combout\);

-- Location: LCCOMB_X28_Y15_N8
\RAM|ram_s~2375\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2375_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2374_combout\ & ((\RAM|ram_s~1965_q\))) # (!\RAM|ram_s~2374_combout\ & (\RAM|ram_s~1709_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1709_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1965_q\,
	datad => \RAM|ram_s~2374_combout\,
	combout => \RAM|ram_s~2375_combout\);

-- Location: LCCOMB_X27_Y12_N16
\RAM|ram_s~2376\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2376_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2373_combout\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2375_combout\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2373_combout\,
	datab => \RAM|ram_s~2375_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2376_combout\);

-- Location: FF_X28_Y19_N25
\RAM|ram_s~2061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[6]~53_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2061_q\);

-- Location: FF_X31_Y20_N13
\RAM|ram_s~1933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1933_q\);

-- Location: LCCOMB_X35_Y20_N26
\RAM|ram_s~1805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1805feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1805feeder_combout\);

-- Location: FF_X35_Y20_N27
\RAM|ram_s~1805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1805feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1805_q\);

-- Location: FF_X33_Y20_N31
\RAM|ram_s~1677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1677_q\);

-- Location: LCCOMB_X33_Y20_N30
\RAM|ram_s~2377\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2377_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1805_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1677_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1805_q\,
	datac => \RAM|ram_s~1677_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2377_combout\);

-- Location: LCCOMB_X31_Y20_N12
\RAM|ram_s~2378\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2378_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2377_combout\ & (\RAM|ram_s~2061_q\)) # (!\RAM|ram_s~2377_combout\ & ((\RAM|ram_s~1933_q\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2061_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1933_q\,
	datad => \RAM|ram_s~2377_combout\,
	combout => \RAM|ram_s~2378_combout\);

-- Location: LCCOMB_X31_Y20_N14
\RAM|ram_s~2379\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2379_combout\ = (\RAM|ram_s~2376_combout\ & (((\RAM|ram_s~2378_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2376_combout\ & (\RAM|ram_s~2371_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2371_combout\,
	datab => \RAM|ram_s~2376_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2378_combout\,
	combout => \RAM|ram_s~2379_combout\);

-- Location: LCCOMB_X36_Y19_N12
\RAM|ram_s~717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~717feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~717feeder_combout\);

-- Location: FF_X36_Y19_N13
\RAM|ram_s~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~717feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~717_q\);

-- Location: LCCOMB_X28_Y17_N20
\RAM|ram_s~845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~845feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~845feeder_combout\);

-- Location: FF_X28_Y17_N21
\RAM|ram_s~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~845feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~845_q\);

-- Location: FF_X31_Y16_N29
\RAM|ram_s~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~589_q\);

-- Location: LCCOMB_X31_Y16_N28
\RAM|ram_s~2349\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2349_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~845_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~845_q\,
	datac => \RAM|ram_s~589_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2349_combout\);

-- Location: FF_X31_Y16_N27
\RAM|ram_s~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~973_q\);

-- Location: LCCOMB_X31_Y16_N26
\RAM|ram_s~2350\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2350_combout\ = (\RAM|ram_s~2349_combout\ & (((\RAM|ram_s~973_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2349_combout\ & (\RAM|ram_s~717_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~717_q\,
	datab => \RAM|ram_s~2349_combout\,
	datac => \RAM|ram_s~973_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2350_combout\);

-- Location: LCCOMB_X33_Y24_N20
\RAM|ram_s~909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~909feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~909feeder_combout\);

-- Location: FF_X33_Y24_N21
\RAM|ram_s~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~909feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~909_q\);

-- Location: FF_X30_Y21_N13
\RAM|ram_s~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~653_q\);

-- Location: LCCOMB_X30_Y21_N12
\RAM|ram_s~2356\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2356_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~909_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~653_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~909_q\,
	datac => \RAM|ram_s~653_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2356_combout\);

-- Location: LCCOMB_X26_Y17_N24
\RAM|ram_s~781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~781feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~781feeder_combout\);

-- Location: FF_X26_Y17_N25
\RAM|ram_s~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~781feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~781_q\);

-- Location: FF_X26_Y17_N7
\RAM|ram_s~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1037_q\);

-- Location: LCCOMB_X26_Y17_N6
\RAM|ram_s~2357\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2357_combout\ = (\RAM|ram_s~2356_combout\ & (((\RAM|ram_s~1037_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2356_combout\ & (\RAM|ram_s~781_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2356_combout\,
	datab => \RAM|ram_s~781_q\,
	datac => \RAM|ram_s~1037_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2357_combout\);

-- Location: LCCOMB_X30_Y11_N8
\RAM|ram_s~749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~749feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~749feeder_combout\);

-- Location: FF_X30_Y11_N9
\RAM|ram_s~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~749feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~749_q\);

-- Location: FF_X30_Y11_N31
\RAM|ram_s~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~621_q\);

-- Location: LCCOMB_X30_Y11_N30
\RAM|ram_s~2351\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2351_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~749_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~621_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~749_q\,
	datac => \RAM|ram_s~621_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2351_combout\);

-- Location: FF_X30_Y13_N23
\RAM|ram_s~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1005_q\);

-- Location: LCCOMB_X30_Y13_N20
\RAM|ram_s~877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~877feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~877feeder_combout\);

-- Location: FF_X30_Y13_N21
\RAM|ram_s~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~877feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~877_q\);

-- Location: LCCOMB_X30_Y13_N22
\RAM|ram_s~2352\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2352_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2351_combout\ & (\RAM|ram_s~1005_q\)) # (!\RAM|ram_s~2351_combout\ & ((\RAM|ram_s~877_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2351_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2351_combout\,
	datac => \RAM|ram_s~1005_q\,
	datad => \RAM|ram_s~877_q\,
	combout => \RAM|ram_s~2352_combout\);

-- Location: FF_X24_Y20_N9
\RAM|ram_s~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~557_q\);

-- Location: LCCOMB_X24_Y19_N0
\RAM|ram_s~685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~685feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~685feeder_combout\);

-- Location: FF_X24_Y19_N1
\RAM|ram_s~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~685feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~685_q\);

-- Location: LCCOMB_X24_Y20_N8
\RAM|ram_s~2353\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2353_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~685_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~557_q\,
	datad => \RAM|ram_s~685_q\,
	combout => \RAM|ram_s~2353_combout\);

-- Location: LCCOMB_X27_Y17_N0
\RAM|ram_s~813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~813feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~813feeder_combout\);

-- Location: FF_X27_Y17_N1
\RAM|ram_s~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~813feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~813_q\);

-- Location: FF_X27_Y17_N23
\RAM|ram_s~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~941_q\);

-- Location: LCCOMB_X27_Y17_N22
\RAM|ram_s~2354\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2354_combout\ = (\RAM|ram_s~2353_combout\ & (((\RAM|ram_s~941_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2353_combout\ & (\RAM|ram_s~813_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2353_combout\,
	datab => \RAM|ram_s~813_q\,
	datac => \RAM|ram_s~941_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2354_combout\);

-- Location: LCCOMB_X27_Y11_N10
\RAM|ram_s~2355\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2355_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~2352_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~2354_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2352_combout\,
	datad => \RAM|ram_s~2354_combout\,
	combout => \RAM|ram_s~2355_combout\);

-- Location: LCCOMB_X27_Y11_N12
\RAM|ram_s~2358\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2358_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2355_combout\ & ((\RAM|ram_s~2357_combout\))) # (!\RAM|ram_s~2355_combout\ & (\RAM|ram_s~2350_combout\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2355_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2350_combout\,
	datac => \RAM|ram_s~2357_combout\,
	datad => \RAM|ram_s~2355_combout\,
	combout => \RAM|ram_s~2358_combout\);

-- Location: FF_X23_Y15_N11
\RAM|ram_s~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~301_q\);

-- Location: LCCOMB_X23_Y15_N28
\RAM|ram_s~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~365feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~365feeder_combout\);

-- Location: FF_X23_Y15_N29
\RAM|ram_s~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~365feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~365_q\);

-- Location: LCCOMB_X23_Y15_N10
\RAM|ram_s~2361\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2361_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~365_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~301_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~301_q\,
	datad => \RAM|ram_s~365_q\,
	combout => \RAM|ram_s~2361_combout\);

-- Location: FF_X26_Y16_N27
\RAM|ram_s~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~397_q\);

-- Location: LCCOMB_X26_Y16_N12
\RAM|ram_s~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~333feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~333feeder_combout\);

-- Location: FF_X26_Y16_N13
\RAM|ram_s~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~333feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~333_q\);

-- Location: LCCOMB_X26_Y16_N26
\RAM|ram_s~2362\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2362_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2361_combout\ & (\RAM|ram_s~397_q\)) # (!\RAM|ram_s~2361_combout\ & ((\RAM|ram_s~333_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2361_combout\,
	datac => \RAM|ram_s~397_q\,
	datad => \RAM|ram_s~333_q\,
	combout => \RAM|ram_s~2362_combout\);

-- Location: LCCOMB_X26_Y26_N0
\RAM|ram_s~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~77feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~77feeder_combout\);

-- Location: FF_X26_Y26_N1
\RAM|ram_s~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~77feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~77_q\);

-- Location: FF_X24_Y26_N17
\RAM|ram_s~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~141_q\);

-- Location: LCCOMB_X27_Y26_N24
\RAM|ram_s~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~109feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~109feeder_combout\);

-- Location: FF_X27_Y26_N25
\RAM|ram_s~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~109feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~109_q\);

-- Location: FF_X24_Y26_N11
\RAM|ram_s~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~45_q\);

-- Location: LCCOMB_X24_Y26_N10
\RAM|ram_s~2363\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2363_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~109_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~45_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~109_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~45_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2363_combout\);

-- Location: LCCOMB_X24_Y26_N16
\RAM|ram_s~2364\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2364_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2363_combout\ & ((\RAM|ram_s~141_q\))) # (!\RAM|ram_s~2363_combout\ & (\RAM|ram_s~77_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~77_q\,
	datac => \RAM|ram_s~141_q\,
	datad => \RAM|ram_s~2363_combout\,
	combout => \RAM|ram_s~2364_combout\);

-- Location: LCCOMB_X23_Y14_N14
\RAM|ram_s~2365\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2365_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~2362_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~2364_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2362_combout\,
	datab => \RAM|ram_s~2364_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2365_combout\);

-- Location: FF_X21_Y18_N29
\RAM|ram_s~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~173_q\);

-- Location: LCCOMB_X21_Y18_N10
\RAM|ram_s~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~205feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~205feeder_combout\);

-- Location: FF_X21_Y18_N11
\RAM|ram_s~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~205feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~205_q\);

-- Location: LCCOMB_X21_Y18_N28
\RAM|ram_s~2359\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2359_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~205_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~173_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~173_q\,
	datad => \RAM|ram_s~205_q\,
	combout => \RAM|ram_s~2359_combout\);

-- Location: FF_X21_Y17_N15
\RAM|ram_s~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~269_q\);

-- Location: LCCOMB_X20_Y17_N12
\RAM|ram_s~237feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~237feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~237feeder_combout\);

-- Location: FF_X20_Y17_N13
\RAM|ram_s~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~237feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~237_q\);

-- Location: LCCOMB_X21_Y17_N14
\RAM|ram_s~2360\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2360_combout\ = (\RAM|ram_s~2359_combout\ & (((\RAM|ram_s~269_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2359_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~237_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2359_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~269_q\,
	datad => \RAM|ram_s~237_q\,
	combout => \RAM|ram_s~2360_combout\);

-- Location: LCCOMB_X32_Y14_N30
\RAM|ram_s~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~493feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~493feeder_combout\);

-- Location: FF_X32_Y14_N31
\RAM|ram_s~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~493feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~493_q\);

-- Location: FF_X24_Y13_N19
\RAM|ram_s~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~525_q\);

-- Location: FF_X24_Y16_N19
\RAM|ram_s~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~429_q\);

-- Location: LCCOMB_X23_Y16_N20
\RAM|ram_s~461feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~461feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~461feeder_combout\);

-- Location: FF_X23_Y16_N21
\RAM|ram_s~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~461feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~461_q\);

-- Location: LCCOMB_X24_Y16_N18
\RAM|ram_s~2366\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2366_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~461_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~429_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~429_q\,
	datad => \RAM|ram_s~461_q\,
	combout => \RAM|ram_s~2366_combout\);

-- Location: LCCOMB_X24_Y13_N18
\RAM|ram_s~2367\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2367_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2366_combout\ & ((\RAM|ram_s~525_q\))) # (!\RAM|ram_s~2366_combout\ & (\RAM|ram_s~493_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~493_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~525_q\,
	datad => \RAM|ram_s~2366_combout\,
	combout => \RAM|ram_s~2367_combout\);

-- Location: LCCOMB_X23_Y14_N0
\RAM|ram_s~2368\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2368_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2365_combout\ & ((\RAM|ram_s~2367_combout\))) # (!\RAM|ram_s~2365_combout\ & (\RAM|ram_s~2360_combout\)))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2365_combout\,
	datac => \RAM|ram_s~2360_combout\,
	datad => \RAM|ram_s~2367_combout\,
	combout => \RAM|ram_s~2368_combout\);

-- Location: LCCOMB_X27_Y11_N30
\RAM|ram_s~2369\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2369_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2358_combout\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2368_combout\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2358_combout\,
	datab => \RAM|ram_s~2368_combout\,
	datac => \ULA|resultado\(6),
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2369_combout\);

-- Location: LCCOMB_X31_Y25_N12
\RAM|ram_s~1261feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1261feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1261feeder_combout\);

-- Location: FF_X31_Y25_N13
\RAM|ram_s~1261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1261feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1261_q\);

-- Location: FF_X20_Y21_N25
\RAM|ram_s~1197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1197_q\);

-- Location: LCCOMB_X20_Y21_N24
\RAM|ram_s~2341\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2341_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1261_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1261_q\,
	datac => \RAM|ram_s~1197_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2341_combout\);

-- Location: FF_X21_Y17_N5
\RAM|ram_s~1293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1293_q\);

-- Location: LCCOMB_X21_Y22_N4
\RAM|ram_s~1229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1229feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1229feeder_combout\);

-- Location: FF_X21_Y22_N5
\RAM|ram_s~1229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1229feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1229_q\);

-- Location: LCCOMB_X21_Y17_N4
\RAM|ram_s~2342\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2342_combout\ = (\RAM|ram_s~2341_combout\ & (((\RAM|ram_s~1293_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2341_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2341_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1293_q\,
	datad => \RAM|ram_s~1229_q\,
	combout => \RAM|ram_s~2342_combout\);

-- Location: LCCOMB_X21_Y24_N28
\RAM|ram_s~1133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1133feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1133feeder_combout\);

-- Location: FF_X21_Y24_N29
\RAM|ram_s~1133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1133feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1133_q\);

-- Location: FF_X24_Y20_N19
\RAM|ram_s~1069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1069_q\);

-- Location: LCCOMB_X23_Y20_N12
\RAM|ram_s~1101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1101feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1101feeder_combout\);

-- Location: FF_X23_Y20_N13
\RAM|ram_s~1101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1101feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1101_q\);

-- Location: LCCOMB_X24_Y20_N18
\RAM|ram_s~2343\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2343_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1101_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1069_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1069_q\,
	datad => \RAM|ram_s~1101_q\,
	combout => \RAM|ram_s~2343_combout\);

-- Location: FF_X21_Y24_N19
\RAM|ram_s~1165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1165_q\);

-- Location: LCCOMB_X21_Y24_N18
\RAM|ram_s~2344\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2344_combout\ = (\RAM|ram_s~2343_combout\ & (((\RAM|ram_s~1165_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2343_combout\ & (\RAM|ram_s~1133_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1133_q\,
	datab => \RAM|ram_s~2343_combout\,
	datac => \RAM|ram_s~1165_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2344_combout\);

-- Location: LCCOMB_X21_Y24_N24
\RAM|ram_s~2345\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2345_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2342_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((!\ULA|resultado\(5) & \RAM|ram_s~2344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2342_combout\,
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~2344_combout\,
	combout => \RAM|ram_s~2345_combout\);

-- Location: FF_X27_Y10_N15
\RAM|ram_s~1453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1453_q\);

-- Location: LCCOMB_X27_Y10_N24
\RAM|ram_s~1517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1517feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1517feeder_combout\);

-- Location: FF_X27_Y10_N25
\RAM|ram_s~1517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1517feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1517_q\);

-- Location: LCCOMB_X27_Y10_N14
\RAM|ram_s~2346\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2346_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1517_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1453_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1453_q\,
	datad => \RAM|ram_s~1517_q\,
	combout => \RAM|ram_s~2346_combout\);

-- Location: FF_X28_Y14_N9
\RAM|ram_s~1549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1549_q\);

-- Location: LCCOMB_X33_Y15_N14
\RAM|ram_s~1485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1485feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1485feeder_combout\);

-- Location: FF_X33_Y15_N15
\RAM|ram_s~1485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1485feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1485_q\);

-- Location: LCCOMB_X28_Y14_N8
\RAM|ram_s~2347\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2347_combout\ = (\RAM|ram_s~2346_combout\ & (((\RAM|ram_s~1549_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2346_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1485_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2346_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1549_q\,
	datad => \RAM|ram_s~1485_q\,
	combout => \RAM|ram_s~2347_combout\);

-- Location: FF_X27_Y13_N29
\RAM|ram_s~1325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1325_q\);

-- Location: LCCOMB_X29_Y13_N30
\RAM|ram_s~1357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1357feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1357feeder_combout\);

-- Location: FF_X29_Y13_N31
\RAM|ram_s~1357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1357feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1357_q\);

-- Location: LCCOMB_X27_Y13_N28
\RAM|ram_s~2339\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2339_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1357_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1325_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1325_q\,
	datad => \RAM|ram_s~1357_q\,
	combout => \RAM|ram_s~2339_combout\);

-- Location: FF_X28_Y11_N3
\RAM|ram_s~1421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[6]~53_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1421_q\);

-- Location: LCCOMB_X28_Y11_N28
\RAM|ram_s~1389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1389feeder_combout\ = \MUX_BULA|Y[6]~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[6]~53_combout\,
	combout => \RAM|ram_s~1389feeder_combout\);

-- Location: FF_X28_Y11_N29
\RAM|ram_s~1389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1389feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1389_q\);

-- Location: LCCOMB_X28_Y11_N2
\RAM|ram_s~2340\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2340_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2339_combout\ & (\RAM|ram_s~1421_q\)) # (!\RAM|ram_s~2339_combout\ & ((\RAM|ram_s~1389_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2339_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2339_combout\,
	datac => \RAM|ram_s~1421_q\,
	datad => \RAM|ram_s~1389_q\,
	combout => \RAM|ram_s~2340_combout\);

-- Location: LCCOMB_X27_Y11_N28
\RAM|ram_s~2348\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2348_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2345_combout\ & (\RAM|ram_s~2347_combout\)) # (!\RAM|ram_s~2345_combout\ & ((\RAM|ram_s~2340_combout\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2345_combout\,
	datac => \RAM|ram_s~2347_combout\,
	datad => \RAM|ram_s~2340_combout\,
	combout => \RAM|ram_s~2348_combout\);

-- Location: LCCOMB_X27_Y11_N8
\RAM|ram_s~2380\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2380_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2369_combout\ & (\RAM|ram_s~2379_combout\)) # (!\RAM|ram_s~2369_combout\ & ((\RAM|ram_s~2348_combout\))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2379_combout\,
	datac => \RAM|ram_s~2369_combout\,
	datad => \RAM|ram_s~2348_combout\,
	combout => \RAM|ram_s~2380_combout\);

-- Location: LCCOMB_X23_Y22_N8
\RAM|ram_s~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~910feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~910feeder_combout\);

-- Location: FF_X23_Y22_N9
\RAM|ram_s~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~910feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~910_q\);

-- Location: FF_X30_Y21_N19
\RAM|ram_s~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~654_q\);

-- Location: LCCOMB_X30_Y21_N18
\RAM|ram_s~2388\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2388_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~910_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~654_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~910_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~654_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2388_combout\);

-- Location: FF_X22_Y13_N15
\RAM|ram_s~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1038_q\);

-- Location: LCCOMB_X22_Y13_N24
\RAM|ram_s~782feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~782feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~782feeder_combout\);

-- Location: FF_X22_Y13_N25
\RAM|ram_s~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~782feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~782_q\);

-- Location: LCCOMB_X22_Y13_N14
\RAM|ram_s~2389\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2389_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2388_combout\ & (\RAM|ram_s~1038_q\)) # (!\RAM|ram_s~2388_combout\ & ((\RAM|ram_s~782_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2388_combout\,
	datac => \RAM|ram_s~1038_q\,
	datad => \RAM|ram_s~782_q\,
	combout => \RAM|ram_s~2389_combout\);

-- Location: FF_X28_Y12_N23
\RAM|ram_s~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~590_q\);

-- Location: LCCOMB_X31_Y12_N10
\RAM|ram_s~846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~846feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~846feeder_combout\);

-- Location: FF_X31_Y12_N11
\RAM|ram_s~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~846feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~846_q\);

-- Location: LCCOMB_X28_Y12_N22
\RAM|ram_s~2381\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2381_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~846_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~590_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~590_q\,
	datad => \RAM|ram_s~846_q\,
	combout => \RAM|ram_s~2381_combout\);

-- Location: FF_X26_Y12_N27
\RAM|ram_s~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~974_q\);

-- Location: LCCOMB_X26_Y12_N28
\RAM|ram_s~718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~718feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~718feeder_combout\);

-- Location: FF_X26_Y12_N29
\RAM|ram_s~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~718feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~718_q\);

-- Location: LCCOMB_X26_Y12_N26
\RAM|ram_s~2382\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2382_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2381_combout\ & (\RAM|ram_s~974_q\)) # (!\RAM|ram_s~2381_combout\ & ((\RAM|ram_s~718_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2381_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2381_combout\,
	datac => \RAM|ram_s~974_q\,
	datad => \RAM|ram_s~718_q\,
	combout => \RAM|ram_s~2382_combout\);

-- Location: FF_X24_Y20_N7
\RAM|ram_s~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~558_q\);

-- Location: LCCOMB_X24_Y19_N2
\RAM|ram_s~686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~686feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~686feeder_combout\);

-- Location: FF_X24_Y19_N3
\RAM|ram_s~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~686feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~686_q\);

-- Location: LCCOMB_X24_Y20_N6
\RAM|ram_s~2385\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2385_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~686_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~558_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~558_q\,
	datad => \RAM|ram_s~686_q\,
	combout => \RAM|ram_s~2385_combout\);

-- Location: LCCOMB_X29_Y15_N0
\RAM|ram_s~814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~814feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~814feeder_combout\);

-- Location: FF_X29_Y15_N1
\RAM|ram_s~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~814feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~814_q\);

-- Location: FF_X27_Y17_N13
\RAM|ram_s~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~942_q\);

-- Location: LCCOMB_X27_Y17_N12
\RAM|ram_s~2386\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2386_combout\ = (\RAM|ram_s~2385_combout\ & (((\RAM|ram_s~942_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2385_combout\ & (\RAM|ram_s~814_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2385_combout\,
	datab => \RAM|ram_s~814_q\,
	datac => \RAM|ram_s~942_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2386_combout\);

-- Location: FF_X29_Y12_N23
\RAM|ram_s~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~622_q\);

-- Location: LCCOMB_X29_Y12_N12
\RAM|ram_s~750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~750feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~750feeder_combout\);

-- Location: FF_X29_Y12_N13
\RAM|ram_s~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~750feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~750_q\);

-- Location: LCCOMB_X29_Y12_N22
\RAM|ram_s~2383\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2383_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~750_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~622_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~622_q\,
	datad => \RAM|ram_s~750_q\,
	combout => \RAM|ram_s~2383_combout\);

-- Location: FF_X32_Y14_N13
\RAM|ram_s~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1006_q\);

-- Location: LCCOMB_X30_Y18_N20
\RAM|ram_s~878feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~878feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~878feeder_combout\);

-- Location: FF_X30_Y18_N21
\RAM|ram_s~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~878feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~878_q\);

-- Location: LCCOMB_X32_Y14_N12
\RAM|ram_s~2384\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2384_combout\ = (\RAM|ram_s~2383_combout\ & (((\RAM|ram_s~1006_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2383_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~878_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2383_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1006_q\,
	datad => \RAM|ram_s~878_q\,
	combout => \RAM|ram_s~2384_combout\);

-- Location: LCCOMB_X21_Y14_N18
\RAM|ram_s~2387\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2387_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2)) # (\RAM|ram_s~2384_combout\)))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2386_combout\ & (!\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2386_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2384_combout\,
	combout => \RAM|ram_s~2387_combout\);

-- Location: LCCOMB_X23_Y13_N12
\RAM|ram_s~2390\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2390_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2387_combout\ & (\RAM|ram_s~2389_combout\)) # (!\RAM|ram_s~2387_combout\ & ((\RAM|ram_s~2382_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2389_combout\,
	datab => \RAM|ram_s~2382_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2387_combout\,
	combout => \RAM|ram_s~2390_combout\);

-- Location: LCCOMB_X24_Y13_N20
\RAM|ram_s~494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~494feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~494feeder_combout\);

-- Location: FF_X24_Y13_N21
\RAM|ram_s~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~494feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~494_q\);

-- Location: FF_X24_Y13_N31
\RAM|ram_s~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~526_q\);

-- Location: LCCOMB_X33_Y15_N0
\RAM|ram_s~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~462feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~462feeder_combout\);

-- Location: FF_X33_Y15_N1
\RAM|ram_s~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~462feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~462_q\);

-- Location: FF_X27_Y14_N5
\RAM|ram_s~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~430_q\);

-- Location: LCCOMB_X27_Y14_N4
\RAM|ram_s~2408\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2408_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~462_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~430_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~462_q\,
	datac => \RAM|ram_s~430_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2408_combout\);

-- Location: LCCOMB_X24_Y13_N30
\RAM|ram_s~2409\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2409_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2408_combout\ & ((\RAM|ram_s~526_q\))) # (!\RAM|ram_s~2408_combout\ & (\RAM|ram_s~494_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~494_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~526_q\,
	datad => \RAM|ram_s~2408_combout\,
	combout => \RAM|ram_s~2409_combout\);

-- Location: LCCOMB_X27_Y26_N22
\RAM|ram_s~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~110feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~110feeder_combout\);

-- Location: FF_X27_Y26_N23
\RAM|ram_s~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~110feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~110_q\);

-- Location: FF_X24_Y26_N7
\RAM|ram_s~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~46_q\);

-- Location: LCCOMB_X24_Y26_N6
\RAM|ram_s~2405\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2405_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~110_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~46_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~110_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~46_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2405_combout\);

-- Location: FF_X26_Y26_N9
\RAM|ram_s~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~142_q\);

-- Location: LCCOMB_X26_Y26_N18
\RAM|ram_s~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~78feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~78feeder_combout\);

-- Location: FF_X26_Y26_N19
\RAM|ram_s~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~78feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~78_q\);

-- Location: LCCOMB_X26_Y26_N8
\RAM|ram_s~2406\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2406_combout\ = (\RAM|ram_s~2405_combout\ & (((\RAM|ram_s~142_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2405_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~78_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2405_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~142_q\,
	datad => \RAM|ram_s~78_q\,
	combout => \RAM|ram_s~2406_combout\);

-- Location: LCCOMB_X26_Y16_N0
\RAM|ram_s~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~334feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~334feeder_combout\);

-- Location: FF_X26_Y16_N1
\RAM|ram_s~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~334feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~334_q\);

-- Location: FF_X26_Y16_N23
\RAM|ram_s~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~398_q\);

-- Location: FF_X27_Y16_N7
\RAM|ram_s~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~302_q\);

-- Location: LCCOMB_X27_Y16_N0
\RAM|ram_s~366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~366feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~366feeder_combout\);

-- Location: FF_X27_Y16_N1
\RAM|ram_s~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~366feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~366_q\);

-- Location: LCCOMB_X27_Y16_N6
\RAM|ram_s~2403\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2403_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~366_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~302_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~302_q\,
	datad => \RAM|ram_s~366_q\,
	combout => \RAM|ram_s~2403_combout\);

-- Location: LCCOMB_X26_Y16_N22
\RAM|ram_s~2404\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2404_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2403_combout\ & ((\RAM|ram_s~398_q\))) # (!\RAM|ram_s~2403_combout\ & (\RAM|ram_s~334_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~334_q\,
	datac => \RAM|ram_s~398_q\,
	datad => \RAM|ram_s~2403_combout\,
	combout => \RAM|ram_s~2404_combout\);

-- Location: LCCOMB_X23_Y13_N28
\RAM|ram_s~2407\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2407_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~2404_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2406_combout\,
	datad => \RAM|ram_s~2404_combout\,
	combout => \RAM|ram_s~2407_combout\);

-- Location: LCCOMB_X22_Y17_N28
\RAM|ram_s~238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~238feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~238feeder_combout\);

-- Location: FF_X22_Y17_N29
\RAM|ram_s~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~238feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~238_q\);

-- Location: FF_X22_Y17_N7
\RAM|ram_s~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~270_q\);

-- Location: FF_X23_Y17_N19
\RAM|ram_s~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~174_q\);

-- Location: LCCOMB_X23_Y17_N20
\RAM|ram_s~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~206feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~206feeder_combout\);

-- Location: FF_X23_Y17_N21
\RAM|ram_s~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~206feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~206_q\);

-- Location: LCCOMB_X23_Y17_N18
\RAM|ram_s~2401\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2401_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~206_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~174_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~174_q\,
	datad => \RAM|ram_s~206_q\,
	combout => \RAM|ram_s~2401_combout\);

-- Location: LCCOMB_X22_Y17_N6
\RAM|ram_s~2402\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2402_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2401_combout\ & ((\RAM|ram_s~270_q\))) # (!\RAM|ram_s~2401_combout\ & (\RAM|ram_s~238_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~238_q\,
	datac => \RAM|ram_s~270_q\,
	datad => \RAM|ram_s~2401_combout\,
	combout => \RAM|ram_s~2402_combout\);

-- Location: LCCOMB_X23_Y13_N10
\RAM|ram_s~2410\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2410_combout\ = (\RAM|ram_s~2407_combout\ & ((\RAM|ram_s~2409_combout\) # ((!\ULA|resultado\(4))))) # (!\RAM|ram_s~2407_combout\ & (((\RAM|ram_s~2402_combout\ & \ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2409_combout\,
	datab => \RAM|ram_s~2407_combout\,
	datac => \RAM|ram_s~2402_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2410_combout\);

-- Location: LCCOMB_X29_Y13_N8
\RAM|ram_s~1390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1390feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1390feeder_combout\);

-- Location: FF_X29_Y13_N9
\RAM|ram_s~1390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1390feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1390_q\);

-- Location: FF_X31_Y13_N3
\RAM|ram_s~1422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1422_q\);

-- Location: FF_X31_Y13_N29
\RAM|ram_s~1326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1326_q\);

-- Location: LCCOMB_X33_Y17_N30
\RAM|ram_s~1358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1358feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1358feeder_combout\);

-- Location: FF_X33_Y17_N31
\RAM|ram_s~1358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1358feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1358_q\);

-- Location: LCCOMB_X31_Y13_N28
\RAM|ram_s~2391\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2391_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1358_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1326_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1326_q\,
	datad => \RAM|ram_s~1358_q\,
	combout => \RAM|ram_s~2391_combout\);

-- Location: LCCOMB_X31_Y13_N2
\RAM|ram_s~2392\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2392_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2391_combout\ & ((\RAM|ram_s~1422_q\))) # (!\RAM|ram_s~2391_combout\ & (\RAM|ram_s~1390_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1390_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1422_q\,
	datad => \RAM|ram_s~2391_combout\,
	combout => \RAM|ram_s~2392_combout\);

-- Location: FF_X24_Y20_N5
\RAM|ram_s~1070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1070_q\);

-- Location: LCCOMB_X23_Y20_N10
\RAM|ram_s~1102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1102feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1102feeder_combout\);

-- Location: FF_X23_Y20_N11
\RAM|ram_s~1102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1102feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1102_q\);

-- Location: LCCOMB_X24_Y20_N4
\RAM|ram_s~2395\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2395_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1102_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1070_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1070_q\,
	datad => \RAM|ram_s~1102_q\,
	combout => \RAM|ram_s~2395_combout\);

-- Location: LCCOMB_X22_Y24_N24
\RAM|ram_s~1134feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1134feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1134feeder_combout\);

-- Location: FF_X22_Y24_N25
\RAM|ram_s~1134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1134feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1134_q\);

-- Location: FF_X21_Y24_N23
\RAM|ram_s~1166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1166_q\);

-- Location: LCCOMB_X21_Y24_N22
\RAM|ram_s~2396\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2396_combout\ = (\RAM|ram_s~2395_combout\ & (((\RAM|ram_s~1166_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2395_combout\ & (\RAM|ram_s~1134_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2395_combout\,
	datab => \RAM|ram_s~1134_q\,
	datac => \RAM|ram_s~1166_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2396_combout\);

-- Location: LCCOMB_X21_Y19_N6
\RAM|ram_s~1230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1230feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1230feeder_combout\);

-- Location: FF_X21_Y19_N7
\RAM|ram_s~1230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1230feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1230_q\);

-- Location: FF_X21_Y20_N11
\RAM|ram_s~1294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1294_q\);

-- Location: LCCOMB_X31_Y25_N10
\RAM|ram_s~1262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1262feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1262feeder_combout\);

-- Location: FF_X31_Y25_N11
\RAM|ram_s~1262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1262feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1262_q\);

-- Location: FF_X20_Y21_N7
\RAM|ram_s~1198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1198_q\);

-- Location: LCCOMB_X20_Y21_N6
\RAM|ram_s~2393\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2393_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1262_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1198_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1262_q\,
	datac => \RAM|ram_s~1198_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2393_combout\);

-- Location: LCCOMB_X21_Y20_N10
\RAM|ram_s~2394\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2394_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2393_combout\ & ((\RAM|ram_s~1294_q\))) # (!\RAM|ram_s~2393_combout\ & (\RAM|ram_s~1230_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1230_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1294_q\,
	datad => \RAM|ram_s~2393_combout\,
	combout => \RAM|ram_s~2394_combout\);

-- Location: LCCOMB_X21_Y20_N16
\RAM|ram_s~2397\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2397_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2394_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2396_combout\,
	datad => \RAM|ram_s~2394_combout\,
	combout => \RAM|ram_s~2397_combout\);

-- Location: LCCOMB_X29_Y14_N16
\RAM|ram_s~1486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1486feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1486feeder_combout\);

-- Location: FF_X29_Y14_N17
\RAM|ram_s~1486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1486feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1486_q\);

-- Location: FF_X29_Y14_N31
\RAM|ram_s~1550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1550_q\);

-- Location: FF_X27_Y14_N15
\RAM|ram_s~1454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1454_q\);

-- Location: LCCOMB_X31_Y14_N8
\RAM|ram_s~1518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1518feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1518feeder_combout\);

-- Location: FF_X31_Y14_N9
\RAM|ram_s~1518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1518feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1518_q\);

-- Location: LCCOMB_X27_Y14_N14
\RAM|ram_s~2398\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2398_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~1518_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~1454_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1454_q\,
	datad => \RAM|ram_s~1518_q\,
	combout => \RAM|ram_s~2398_combout\);

-- Location: LCCOMB_X29_Y14_N30
\RAM|ram_s~2399\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2399_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2398_combout\ & ((\RAM|ram_s~1550_q\))) # (!\RAM|ram_s~2398_combout\ & (\RAM|ram_s~1486_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1486_q\,
	datac => \RAM|ram_s~1550_q\,
	datad => \RAM|ram_s~2398_combout\,
	combout => \RAM|ram_s~2399_combout\);

-- Location: LCCOMB_X23_Y13_N2
\RAM|ram_s~2400\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2400_combout\ = (\RAM|ram_s~2397_combout\ & (((\RAM|ram_s~2399_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2397_combout\ & (\RAM|ram_s~2392_combout\ & (\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2392_combout\,
	datab => \RAM|ram_s~2397_combout\,
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~2399_combout\,
	combout => \RAM|ram_s~2400_combout\);

-- Location: LCCOMB_X23_Y13_N20
\RAM|ram_s~2411\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2411_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~2400_combout\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2410_combout\,
	datab => \RAM|ram_s~2400_combout\,
	datac => \ULA|resultado\(6),
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2411_combout\);

-- Location: FF_X30_Y21_N17
\RAM|ram_s~2062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[7]~54_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2062_q\);

-- Location: FF_X31_Y20_N1
\RAM|ram_s~1934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1934_q\);

-- Location: FF_X35_Y20_N23
\RAM|ram_s~1678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1678_q\);

-- Location: LCCOMB_X35_Y20_N4
\RAM|ram_s~1806feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1806feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1806feeder_combout\);

-- Location: FF_X35_Y20_N5
\RAM|ram_s~1806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1806feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1806_q\);

-- Location: LCCOMB_X35_Y20_N22
\RAM|ram_s~2419\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2419_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1806_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1678_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1678_q\,
	datad => \RAM|ram_s~1806_q\,
	combout => \RAM|ram_s~2419_combout\);

-- Location: LCCOMB_X31_Y20_N0
\RAM|ram_s~2420\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2420_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2419_combout\ & (\RAM|ram_s~2062_q\)) # (!\RAM|ram_s~2419_combout\ & ((\RAM|ram_s~1934_q\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2062_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1934_q\,
	datad => \RAM|ram_s~2419_combout\,
	combout => \RAM|ram_s~2420_combout\);

-- Location: LCCOMB_X37_Y21_N6
\RAM|ram_s~1902feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1902feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1902feeder_combout\);

-- Location: FF_X37_Y21_N7
\RAM|ram_s~1902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1902feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1902_q\);

-- Location: FF_X37_Y21_N1
\RAM|ram_s~1646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1646_q\);

-- Location: LCCOMB_X37_Y21_N0
\RAM|ram_s~2412\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2412_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1902_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1646_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1902_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1646_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2412_combout\);

-- Location: LCCOMB_X38_Y20_N28
\RAM|ram_s~1774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1774feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1774feeder_combout\);

-- Location: FF_X38_Y20_N29
\RAM|ram_s~1774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1774feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1774_q\);

-- Location: FF_X38_Y20_N19
\RAM|ram_s~2030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2030_q\);

-- Location: LCCOMB_X38_Y20_N18
\RAM|ram_s~2413\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2413_combout\ = (\RAM|ram_s~2412_combout\ & (((\RAM|ram_s~2030_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2412_combout\ & (\RAM|ram_s~1774_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2412_combout\,
	datab => \RAM|ram_s~1774_q\,
	datac => \RAM|ram_s~2030_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2413_combout\);

-- Location: LCCOMB_X29_Y16_N30
\RAM|ram_s~1838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1838feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1838feeder_combout\);

-- Location: FF_X29_Y16_N31
\RAM|ram_s~1838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1838feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1838_q\);

-- Location: FF_X29_Y16_N17
\RAM|ram_s~1582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1582_q\);

-- Location: LCCOMB_X29_Y16_N16
\RAM|ram_s~2416\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2416_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~1838_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~1582_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1838_q\,
	datac => \RAM|ram_s~1582_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2416_combout\);

-- Location: LCCOMB_X26_Y13_N8
\RAM|ram_s~1710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1710feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1710feeder_combout\);

-- Location: FF_X26_Y13_N9
\RAM|ram_s~1710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1710feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1710_q\);

-- Location: FF_X26_Y13_N23
\RAM|ram_s~1966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1966_q\);

-- Location: LCCOMB_X26_Y13_N22
\RAM|ram_s~2417\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2417_combout\ = (\RAM|ram_s~2416_combout\ & (((\RAM|ram_s~1966_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2416_combout\ & (\RAM|ram_s~1710_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2416_combout\,
	datab => \RAM|ram_s~1710_q\,
	datac => \RAM|ram_s~1966_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2417_combout\);

-- Location: FF_X32_Y12_N13
\RAM|ram_s~1614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1614_q\);

-- Location: LCCOMB_X35_Y13_N30
\RAM|ram_s~1742feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1742feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1742feeder_combout\);

-- Location: FF_X35_Y13_N31
\RAM|ram_s~1742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1742feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1742_q\);

-- Location: LCCOMB_X32_Y12_N12
\RAM|ram_s~2414\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2414_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1742_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1614_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1614_q\,
	datad => \RAM|ram_s~1742_q\,
	combout => \RAM|ram_s~2414_combout\);

-- Location: FF_X32_Y12_N3
\RAM|ram_s~1998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[7]~54_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1998_q\);

-- Location: LCCOMB_X31_Y12_N24
\RAM|ram_s~1870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1870feeder_combout\ = \MUX_BULA|Y[7]~54_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[7]~54_combout\,
	combout => \RAM|ram_s~1870feeder_combout\);

-- Location: FF_X31_Y12_N25
\RAM|ram_s~1870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1870feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1870_q\);

-- Location: LCCOMB_X32_Y12_N2
\RAM|ram_s~2415\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2415_combout\ = (\RAM|ram_s~2414_combout\ & (((\RAM|ram_s~1998_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2414_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~1870_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2414_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1998_q\,
	datad => \RAM|ram_s~1870_q\,
	combout => \RAM|ram_s~2415_combout\);

-- Location: LCCOMB_X26_Y13_N24
\RAM|ram_s~2418\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2418_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~2415_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2417_combout\,
	datad => \RAM|ram_s~2415_combout\,
	combout => \RAM|ram_s~2418_combout\);

-- Location: LCCOMB_X23_Y13_N18
\RAM|ram_s~2421\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2421_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2418_combout\ & (\RAM|ram_s~2420_combout\)) # (!\RAM|ram_s~2418_combout\ & ((\RAM|ram_s~2413_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2420_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2413_combout\,
	datad => \RAM|ram_s~2418_combout\,
	combout => \RAM|ram_s~2421_combout\);

-- Location: LCCOMB_X23_Y13_N4
\RAM|ram_s~2422\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2422_combout\ = (\RAM|ram_s~2411_combout\ & (((\RAM|ram_s~2421_combout\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~2411_combout\ & (\RAM|ram_s~2390_combout\ & (\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2390_combout\,
	datab => \RAM|ram_s~2411_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2421_combout\,
	combout => \RAM|ram_s~2422_combout\);

-- Location: LCCOMB_X22_Y17_N0
\RAM|ram_s~239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~239feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~239feeder_combout\);

-- Location: FF_X22_Y17_N1
\RAM|ram_s~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~239feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~239_q\);

-- Location: FF_X22_Y17_N19
\RAM|ram_s~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~271_q\);

-- Location: FF_X23_Y17_N23
\RAM|ram_s~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~175_q\);

-- Location: LCCOMB_X23_Y17_N0
\RAM|ram_s~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~207feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~207feeder_combout\);

-- Location: FF_X23_Y17_N1
\RAM|ram_s~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~207feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~207_q\);

-- Location: LCCOMB_X23_Y17_N22
\RAM|ram_s~2443\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2443_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~207_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~175_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~175_q\,
	datad => \RAM|ram_s~207_q\,
	combout => \RAM|ram_s~2443_combout\);

-- Location: LCCOMB_X22_Y17_N18
\RAM|ram_s~2444\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2444_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2443_combout\ & ((\RAM|ram_s~271_q\))) # (!\RAM|ram_s~2443_combout\ & (\RAM|ram_s~239_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~239_q\,
	datac => \RAM|ram_s~271_q\,
	datad => \RAM|ram_s~2443_combout\,
	combout => \RAM|ram_s~2444_combout\);

-- Location: LCCOMB_X26_Y16_N16
\RAM|ram_s~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~335feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~335feeder_combout\);

-- Location: FF_X26_Y16_N17
\RAM|ram_s~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~335feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~335_q\);

-- Location: FF_X26_Y16_N3
\RAM|ram_s~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~399_q\);

-- Location: FF_X26_Y15_N7
\RAM|ram_s~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~303_q\);

-- Location: LCCOMB_X26_Y15_N12
\RAM|ram_s~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~367feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~367feeder_combout\);

-- Location: FF_X26_Y15_N13
\RAM|ram_s~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~367feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~367_q\);

-- Location: LCCOMB_X26_Y15_N6
\RAM|ram_s~2445\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2445_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~367_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~303_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~303_q\,
	datad => \RAM|ram_s~367_q\,
	combout => \RAM|ram_s~2445_combout\);

-- Location: LCCOMB_X26_Y16_N2
\RAM|ram_s~2446\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2446_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2445_combout\ & ((\RAM|ram_s~399_q\))) # (!\RAM|ram_s~2445_combout\ & (\RAM|ram_s~335_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~335_q\,
	datac => \RAM|ram_s~399_q\,
	datad => \RAM|ram_s~2445_combout\,
	combout => \RAM|ram_s~2446_combout\);

-- Location: LCCOMB_X26_Y20_N28
\RAM|ram_s~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~79feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~79feeder_combout\);

-- Location: FF_X26_Y20_N29
\RAM|ram_s~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~79feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~79_q\);

-- Location: FF_X26_Y24_N5
\RAM|ram_s~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~143_q\);

-- Location: LCCOMB_X28_Y25_N14
\RAM|ram_s~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~111feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~111feeder_combout\);

-- Location: FF_X28_Y25_N15
\RAM|ram_s~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~111feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~111_q\);

-- Location: FF_X27_Y25_N19
\RAM|ram_s~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~47_q\);

-- Location: LCCOMB_X27_Y25_N18
\RAM|ram_s~2447\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2447_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~111_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~47_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~111_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~47_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2447_combout\);

-- Location: LCCOMB_X26_Y24_N4
\RAM|ram_s~2448\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2448_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2447_combout\ & ((\RAM|ram_s~143_q\))) # (!\RAM|ram_s~2447_combout\ & (\RAM|ram_s~79_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~79_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~143_q\,
	datad => \RAM|ram_s~2447_combout\,
	combout => \RAM|ram_s~2448_combout\);

-- Location: LCCOMB_X24_Y17_N20
\RAM|ram_s~2449\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2449_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2446_combout\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2448_combout\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2446_combout\,
	datab => \RAM|ram_s~2448_combout\,
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2449_combout\);

-- Location: LCCOMB_X23_Y16_N2
\RAM|ram_s~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~463feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~463feeder_combout\);

-- Location: FF_X23_Y16_N3
\RAM|ram_s~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~463feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~463_q\);

-- Location: FF_X24_Y16_N5
\RAM|ram_s~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~431_q\);

-- Location: LCCOMB_X24_Y16_N4
\RAM|ram_s~2450\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2450_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~463_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~431_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~463_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~431_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2450_combout\);

-- Location: FF_X24_Y13_N27
\RAM|ram_s~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~527_q\);

-- Location: LCCOMB_X24_Y13_N16
\RAM|ram_s~495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~495feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~495feeder_combout\);

-- Location: FF_X24_Y13_N17
\RAM|ram_s~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~495feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~495_q\);

-- Location: LCCOMB_X24_Y13_N26
\RAM|ram_s~2451\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2451_combout\ = (\RAM|ram_s~2450_combout\ & (((\RAM|ram_s~527_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2450_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~495_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2450_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~527_q\,
	datad => \RAM|ram_s~495_q\,
	combout => \RAM|ram_s~2451_combout\);

-- Location: LCCOMB_X24_Y17_N2
\RAM|ram_s~2452\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2452_combout\ = (\RAM|ram_s~2449_combout\ & (((\RAM|ram_s~2451_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2449_combout\ & (\RAM|ram_s~2444_combout\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2444_combout\,
	datab => \RAM|ram_s~2449_combout\,
	datac => \RAM|ram_s~2451_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2452_combout\);

-- Location: FF_X30_Y11_N11
\RAM|ram_s~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~623_q\);

-- Location: LCCOMB_X30_Y11_N16
\RAM|ram_s~751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~751feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~751feeder_combout\);

-- Location: FF_X30_Y11_N17
\RAM|ram_s~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~751feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~751_q\);

-- Location: LCCOMB_X30_Y11_N10
\RAM|ram_s~2435\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2435_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~751_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~623_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~623_q\,
	datad => \RAM|ram_s~751_q\,
	combout => \RAM|ram_s~2435_combout\);

-- Location: FF_X29_Y18_N31
\RAM|ram_s~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1007_q\);

-- Location: LCCOMB_X29_Y18_N4
\RAM|ram_s~879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~879feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~879feeder_combout\);

-- Location: FF_X29_Y18_N5
\RAM|ram_s~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~879feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~879_q\);

-- Location: LCCOMB_X29_Y18_N30
\RAM|ram_s~2436\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2436_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2435_combout\ & (\RAM|ram_s~1007_q\)) # (!\RAM|ram_s~2435_combout\ & ((\RAM|ram_s~879_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2435_combout\,
	datac => \RAM|ram_s~1007_q\,
	datad => \RAM|ram_s~879_q\,
	combout => \RAM|ram_s~2436_combout\);

-- Location: LCCOMB_X23_Y24_N8
\RAM|ram_s~687feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~687feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~687feeder_combout\);

-- Location: FF_X23_Y24_N9
\RAM|ram_s~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~687feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~687_q\);

-- Location: FF_X24_Y20_N27
\RAM|ram_s~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~559_q\);

-- Location: LCCOMB_X24_Y20_N26
\RAM|ram_s~2437\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2437_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~687_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~559_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~687_q\,
	datac => \RAM|ram_s~559_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2437_combout\);

-- Location: LCCOMB_X27_Y17_N14
\RAM|ram_s~815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~815feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~815feeder_combout\);

-- Location: FF_X27_Y17_N15
\RAM|ram_s~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~815feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~815_q\);

-- Location: FF_X27_Y17_N9
\RAM|ram_s~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~943_q\);

-- Location: LCCOMB_X27_Y17_N8
\RAM|ram_s~2438\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2438_combout\ = (\RAM|ram_s~2437_combout\ & (((\RAM|ram_s~943_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2437_combout\ & (\RAM|ram_s~815_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2437_combout\,
	datab => \RAM|ram_s~815_q\,
	datac => \RAM|ram_s~943_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2438_combout\);

-- Location: LCCOMB_X24_Y17_N28
\RAM|ram_s~2439\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2439_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~2436_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~2438_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2436_combout\,
	datac => \RAM|ram_s~2438_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2439_combout\);

-- Location: LCCOMB_X33_Y24_N14
\RAM|ram_s~911feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~911feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~911feeder_combout\);

-- Location: FF_X33_Y24_N15
\RAM|ram_s~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~911feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~911_q\);

-- Location: FF_X30_Y21_N21
\RAM|ram_s~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~655_q\);

-- Location: LCCOMB_X30_Y21_N20
\RAM|ram_s~2440\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2440_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~911_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~655_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~911_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~655_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2440_combout\);

-- Location: FF_X22_Y14_N7
\RAM|ram_s~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1039_q\);

-- Location: LCCOMB_X22_Y14_N24
\RAM|ram_s~783feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~783feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~783feeder_combout\);

-- Location: FF_X22_Y14_N25
\RAM|ram_s~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~783feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~783_q\);

-- Location: LCCOMB_X22_Y14_N6
\RAM|ram_s~2441\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2441_combout\ = (\RAM|ram_s~2440_combout\ & (((\RAM|ram_s~1039_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2440_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~783_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2440_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1039_q\,
	datad => \RAM|ram_s~783_q\,
	combout => \RAM|ram_s~2441_combout\);

-- Location: LCCOMB_X32_Y16_N10
\RAM|ram_s~719feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~719feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~719feeder_combout\);

-- Location: FF_X32_Y16_N11
\RAM|ram_s~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~719feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~719_q\);

-- Location: LCCOMB_X31_Y12_N22
\RAM|ram_s~847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~847feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~847feeder_combout\);

-- Location: FF_X31_Y12_N23
\RAM|ram_s~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~847feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~847_q\);

-- Location: FF_X31_Y16_N9
\RAM|ram_s~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~591_q\);

-- Location: LCCOMB_X31_Y16_N8
\RAM|ram_s~2433\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2433_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~847_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~591_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~847_q\,
	datac => \RAM|ram_s~591_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2433_combout\);

-- Location: FF_X24_Y17_N19
\RAM|ram_s~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~975_q\);

-- Location: LCCOMB_X24_Y17_N18
\RAM|ram_s~2434\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2434_combout\ = (\RAM|ram_s~2433_combout\ & (((\RAM|ram_s~975_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2433_combout\ & (\RAM|ram_s~719_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~719_q\,
	datab => \RAM|ram_s~2433_combout\,
	datac => \RAM|ram_s~975_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2434_combout\);

-- Location: LCCOMB_X24_Y17_N22
\RAM|ram_s~2442\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2442_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2439_combout\ & (\RAM|ram_s~2441_combout\)) # (!\RAM|ram_s~2439_combout\ & ((\RAM|ram_s~2434_combout\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2439_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2439_combout\,
	datac => \RAM|ram_s~2441_combout\,
	datad => \RAM|ram_s~2434_combout\,
	combout => \RAM|ram_s~2442_combout\);

-- Location: LCCOMB_X24_Y17_N12
\RAM|ram_s~2453\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2453_combout\ = (\ULA|resultado\(6) & (((\RAM|ram_s~2442_combout\) # (\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2452_combout\ & ((!\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2452_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~2442_combout\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2453_combout\);

-- Location: FF_X31_Y13_N25
\RAM|ram_s~1327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1327_q\);

-- Location: LCCOMB_X29_Y13_N20
\RAM|ram_s~1359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1359feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1359feeder_combout\);

-- Location: FF_X29_Y13_N21
\RAM|ram_s~1359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1359feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1359_q\);

-- Location: LCCOMB_X31_Y13_N24
\RAM|ram_s~2423\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2423_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1359_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1327_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1327_q\,
	datad => \RAM|ram_s~1359_q\,
	combout => \RAM|ram_s~2423_combout\);

-- Location: FF_X31_Y13_N11
\RAM|ram_s~1423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1423_q\);

-- Location: LCCOMB_X29_Y13_N18
\RAM|ram_s~1391feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1391feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1391feeder_combout\);

-- Location: FF_X29_Y13_N19
\RAM|ram_s~1391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1391feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1391_q\);

-- Location: LCCOMB_X31_Y13_N10
\RAM|ram_s~2424\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2424_combout\ = (\RAM|ram_s~2423_combout\ & (((\RAM|ram_s~1423_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2423_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1391_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2423_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1423_q\,
	datad => \RAM|ram_s~1391_q\,
	combout => \RAM|ram_s~2424_combout\);

-- Location: LCCOMB_X28_Y14_N18
\RAM|ram_s~1487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1487feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1487feeder_combout\);

-- Location: FF_X28_Y14_N19
\RAM|ram_s~1487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1487feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1487_q\);

-- Location: FF_X28_Y14_N17
\RAM|ram_s~1551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1551_q\);

-- Location: FF_X27_Y10_N31
\RAM|ram_s~1455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1455_q\);

-- Location: LCCOMB_X27_Y10_N20
\RAM|ram_s~1519feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1519feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1519feeder_combout\);

-- Location: FF_X27_Y10_N21
\RAM|ram_s~1519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1519feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1519_q\);

-- Location: LCCOMB_X27_Y10_N30
\RAM|ram_s~2430\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2430_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1519_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1455_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1455_q\,
	datad => \RAM|ram_s~1519_q\,
	combout => \RAM|ram_s~2430_combout\);

-- Location: LCCOMB_X28_Y14_N16
\RAM|ram_s~2431\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2431_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2430_combout\ & ((\RAM|ram_s~1551_q\))) # (!\RAM|ram_s~2430_combout\ & (\RAM|ram_s~1487_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1487_q\,
	datac => \RAM|ram_s~1551_q\,
	datad => \RAM|ram_s~2430_combout\,
	combout => \RAM|ram_s~2431_combout\);

-- Location: LCCOMB_X31_Y24_N12
\RAM|ram_s~1135feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1135feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1135feeder_combout\);

-- Location: FF_X31_Y24_N13
\RAM|ram_s~1135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1135feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1135_q\);

-- Location: FF_X29_Y24_N7
\RAM|ram_s~1167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1167_q\);

-- Location: FF_X29_Y20_N11
\RAM|ram_s~1103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1103_q\);

-- Location: FF_X29_Y24_N25
\RAM|ram_s~1071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1071_q\);

-- Location: LCCOMB_X29_Y24_N24
\RAM|ram_s~2427\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2427_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~1103_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~1071_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1103_q\,
	datac => \RAM|ram_s~1071_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2427_combout\);

-- Location: LCCOMB_X29_Y24_N6
\RAM|ram_s~2428\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2428_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2427_combout\ & ((\RAM|ram_s~1167_q\))) # (!\RAM|ram_s~2427_combout\ & (\RAM|ram_s~1135_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1135_q\,
	datac => \RAM|ram_s~1167_q\,
	datad => \RAM|ram_s~2427_combout\,
	combout => \RAM|ram_s~2428_combout\);

-- Location: LCCOMB_X21_Y21_N0
\RAM|ram_s~1263feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1263feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1263feeder_combout\);

-- Location: FF_X21_Y21_N1
\RAM|ram_s~1263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1263feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1263_q\);

-- Location: FF_X22_Y21_N1
\RAM|ram_s~1199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1199_q\);

-- Location: LCCOMB_X22_Y21_N0
\RAM|ram_s~2425\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2425_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1263_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1199_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1263_q\,
	datac => \RAM|ram_s~1199_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2425_combout\);

-- Location: FF_X21_Y22_N25
\RAM|ram_s~1295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1295_q\);

-- Location: LCCOMB_X21_Y22_N10
\RAM|ram_s~1231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1231feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1231feeder_combout\);

-- Location: FF_X21_Y22_N11
\RAM|ram_s~1231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1231feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1231_q\);

-- Location: LCCOMB_X21_Y22_N24
\RAM|ram_s~2426\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2426_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2425_combout\ & (\RAM|ram_s~1295_q\)) # (!\RAM|ram_s~2425_combout\ & ((\RAM|ram_s~1231_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2425_combout\,
	datac => \RAM|ram_s~1295_q\,
	datad => \RAM|ram_s~1231_q\,
	combout => \RAM|ram_s~2426_combout\);

-- Location: LCCOMB_X22_Y22_N28
\RAM|ram_s~2429\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2429_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~2426_combout\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~2428_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2428_combout\,
	datad => \RAM|ram_s~2426_combout\,
	combout => \RAM|ram_s~2429_combout\);

-- Location: LCCOMB_X24_Y17_N16
\RAM|ram_s~2432\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2432_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2429_combout\ & ((\RAM|ram_s~2431_combout\))) # (!\RAM|ram_s~2429_combout\ & (\RAM|ram_s~2424_combout\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2424_combout\,
	datab => \RAM|ram_s~2431_combout\,
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~2429_combout\,
	combout => \RAM|ram_s~2432_combout\);

-- Location: LCCOMB_X31_Y12_N0
\RAM|ram_s~1871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1871feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1871feeder_combout\);

-- Location: FF_X31_Y12_N1
\RAM|ram_s~1871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1871feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1871_q\);

-- Location: FF_X35_Y17_N1
\RAM|ram_s~1999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1999_q\);

-- Location: LCCOMB_X36_Y19_N6
\RAM|ram_s~1743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1743feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1743feeder_combout\);

-- Location: FF_X36_Y19_N7
\RAM|ram_s~1743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1743feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1743_q\);

-- Location: FF_X37_Y18_N7
\RAM|ram_s~1615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1615_q\);

-- Location: LCCOMB_X37_Y18_N6
\RAM|ram_s~2456\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2456_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1743_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1615_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1743_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1615_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2456_combout\);

-- Location: LCCOMB_X35_Y17_N0
\RAM|ram_s~2457\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2457_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2456_combout\ & ((\RAM|ram_s~1999_q\))) # (!\RAM|ram_s~2456_combout\ & (\RAM|ram_s~1871_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1871_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1999_q\,
	datad => \RAM|ram_s~2456_combout\,
	combout => \RAM|ram_s~2457_combout\);

-- Location: LCCOMB_X22_Y21_N18
\RAM|ram_s~1711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1711feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1711feeder_combout\);

-- Location: FF_X22_Y21_N19
\RAM|ram_s~1711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1711feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1711_q\);

-- Location: LCCOMB_X29_Y16_N14
\RAM|ram_s~1839feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1839feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1839feeder_combout\);

-- Location: FF_X29_Y16_N15
\RAM|ram_s~1839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1839feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1839_q\);

-- Location: FF_X29_Y16_N1
\RAM|ram_s~1583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1583_q\);

-- Location: LCCOMB_X29_Y16_N0
\RAM|ram_s~2458\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2458_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~1839_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~1583_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1839_q\,
	datac => \RAM|ram_s~1583_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2458_combout\);

-- Location: FF_X24_Y17_N11
\RAM|ram_s~1967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1967_q\);

-- Location: LCCOMB_X24_Y17_N10
\RAM|ram_s~2459\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2459_combout\ = (\RAM|ram_s~2458_combout\ & (((\RAM|ram_s~1967_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2458_combout\ & (\RAM|ram_s~1711_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1711_q\,
	datab => \RAM|ram_s~2458_combout\,
	datac => \RAM|ram_s~1967_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2459_combout\);

-- Location: LCCOMB_X24_Y17_N24
\RAM|ram_s~2460\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2460_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~2457_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & ((\RAM|ram_s~2459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2457_combout\,
	datad => \RAM|ram_s~2459_combout\,
	combout => \RAM|ram_s~2460_combout\);

-- Location: FF_X37_Y19_N9
\RAM|ram_s~1647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1647_q\);

-- Location: LCCOMB_X35_Y19_N8
\RAM|ram_s~1903feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1903feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1903feeder_combout\);

-- Location: FF_X35_Y19_N9
\RAM|ram_s~1903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1903feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1903_q\);

-- Location: LCCOMB_X37_Y19_N8
\RAM|ram_s~2454\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2454_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1903_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1647_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1647_q\,
	datad => \RAM|ram_s~1903_q\,
	combout => \RAM|ram_s~2454_combout\);

-- Location: LCCOMB_X38_Y20_N4
\RAM|ram_s~1775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1775feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1775feeder_combout\);

-- Location: FF_X38_Y20_N5
\RAM|ram_s~1775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1775feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1775_q\);

-- Location: FF_X38_Y20_N23
\RAM|ram_s~2031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2031_q\);

-- Location: LCCOMB_X38_Y20_N22
\RAM|ram_s~2455\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2455_combout\ = (\RAM|ram_s~2454_combout\ & (((\RAM|ram_s~2031_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2454_combout\ & (\RAM|ram_s~1775_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2454_combout\,
	datab => \RAM|ram_s~1775_q\,
	datac => \RAM|ram_s~2031_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2455_combout\);

-- Location: LCCOMB_X35_Y20_N28
\RAM|ram_s~1679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1679feeder_combout\ = \MUX_BULA|Y[8]~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[8]~55_combout\,
	combout => \RAM|ram_s~1679feeder_combout\);

-- Location: FF_X35_Y20_N29
\RAM|ram_s~1679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1679feeder_combout\,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1679_q\);

-- Location: FF_X33_Y20_N13
\RAM|ram_s~1807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1807_q\);

-- Location: LCCOMB_X33_Y20_N12
\RAM|ram_s~2461\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2461_combout\ = (\ULA|resultado\(4) & (((\RAM|ram_s~1807_q\) # (\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~1679_q\ & ((!\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1679_q\,
	datac => \RAM|ram_s~1807_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2461_combout\);

-- Location: FF_X28_Y20_N29
\RAM|ram_s~1935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[8]~55_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1935_q\);

-- Location: FF_X27_Y20_N25
\RAM|ram_s~2063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[8]~55_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2063_q\);

-- Location: LCCOMB_X28_Y20_N28
\RAM|ram_s~2462\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2462_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2461_combout\ & ((\RAM|ram_s~2063_q\))) # (!\RAM|ram_s~2461_combout\ & (\RAM|ram_s~1935_q\)))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2461_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2461_combout\,
	datac => \RAM|ram_s~1935_q\,
	datad => \RAM|ram_s~2063_q\,
	combout => \RAM|ram_s~2462_combout\);

-- Location: LCCOMB_X24_Y17_N26
\RAM|ram_s~2463\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2463_combout\ = (\RAM|ram_s~2460_combout\ & (((\RAM|ram_s~2462_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2460_combout\ & (\RAM|ram_s~2455_combout\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2460_combout\,
	datab => \RAM|ram_s~2455_combout\,
	datac => \RAM|ram_s~2462_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2463_combout\);

-- Location: LCCOMB_X24_Y17_N4
\RAM|ram_s~2464\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2464_combout\ = (\RAM|ram_s~2453_combout\ & (((\RAM|ram_s~2463_combout\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2453_combout\ & (\RAM|ram_s~2432_combout\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2453_combout\,
	datab => \RAM|ram_s~2432_combout\,
	datac => \RAM|ram_s~2463_combout\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2464_combout\);

-- Location: LCCOMB_X33_Y17_N24
\RAM|ram_s~1360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1360feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1360feeder_combout\);

-- Location: FF_X33_Y17_N25
\RAM|ram_s~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1360feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1360_q\);

-- Location: FF_X31_Y13_N9
\RAM|ram_s~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1328_q\);

-- Location: LCCOMB_X31_Y13_N8
\RAM|ram_s~2475\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2475_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~1360_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~1328_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1360_q\,
	datac => \RAM|ram_s~1328_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2475_combout\);

-- Location: FF_X28_Y13_N15
\RAM|ram_s~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1424_q\);

-- Location: LCCOMB_X35_Y19_N22
\RAM|ram_s~1392feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1392feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1392feeder_combout\);

-- Location: FF_X35_Y19_N23
\RAM|ram_s~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1392feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1392_q\);

-- Location: LCCOMB_X28_Y13_N14
\RAM|ram_s~2476\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2476_combout\ = (\RAM|ram_s~2475_combout\ & (((\RAM|ram_s~1424_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2475_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1392_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2475_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1424_q\,
	datad => \RAM|ram_s~1392_q\,
	combout => \RAM|ram_s~2476_combout\);

-- Location: LCCOMB_X30_Y25_N20
\RAM|ram_s~1136feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1136feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1136feeder_combout\);

-- Location: FF_X30_Y25_N21
\RAM|ram_s~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1136feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1136_q\);

-- Location: LCCOMB_X23_Y20_N4
\RAM|ram_s~1104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1104feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1104feeder_combout\);

-- Location: FF_X23_Y20_N5
\RAM|ram_s~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1104feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1104_q\);

-- Location: FF_X32_Y20_N13
\RAM|ram_s~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1072_q\);

-- Location: LCCOMB_X32_Y20_N12
\RAM|ram_s~2479\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2479_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~1104_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~1072_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1104_q\,
	datac => \RAM|ram_s~1072_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2479_combout\);

-- Location: FF_X29_Y24_N9
\RAM|ram_s~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1168_q\);

-- Location: LCCOMB_X29_Y24_N8
\RAM|ram_s~2480\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2480_combout\ = (\RAM|ram_s~2479_combout\ & (((\RAM|ram_s~1168_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2479_combout\ & (\RAM|ram_s~1136_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1136_q\,
	datab => \RAM|ram_s~2479_combout\,
	datac => \RAM|ram_s~1168_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2480_combout\);

-- Location: LCCOMB_X21_Y21_N14
\RAM|ram_s~1264feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1264feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1264feeder_combout\);

-- Location: FF_X21_Y21_N15
\RAM|ram_s~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1264feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1264_q\);

-- Location: FF_X22_Y21_N13
\RAM|ram_s~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1200_q\);

-- Location: LCCOMB_X22_Y21_N12
\RAM|ram_s~2477\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2477_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1264_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1200_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1264_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1200_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2477_combout\);

-- Location: FF_X21_Y20_N3
\RAM|ram_s~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1296_q\);

-- Location: LCCOMB_X21_Y19_N0
\RAM|ram_s~1232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1232feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1232feeder_combout\);

-- Location: FF_X21_Y19_N1
\RAM|ram_s~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1232feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1232_q\);

-- Location: LCCOMB_X21_Y20_N2
\RAM|ram_s~2478\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2478_combout\ = (\RAM|ram_s~2477_combout\ & (((\RAM|ram_s~1296_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2477_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1232_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2477_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1296_q\,
	datad => \RAM|ram_s~1232_q\,
	combout => \RAM|ram_s~2478_combout\);

-- Location: LCCOMB_X21_Y20_N12
\RAM|ram_s~2481\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2481_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2478_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2480_combout\,
	datad => \RAM|ram_s~2478_combout\,
	combout => \RAM|ram_s~2481_combout\);

-- Location: FF_X27_Y10_N7
\RAM|ram_s~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1456_q\);

-- Location: LCCOMB_X27_Y10_N8
\RAM|ram_s~1520feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1520feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1520feeder_combout\);

-- Location: FF_X27_Y10_N9
\RAM|ram_s~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1520feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1520_q\);

-- Location: LCCOMB_X27_Y10_N6
\RAM|ram_s~2482\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2482_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1520_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1456_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1456_q\,
	datad => \RAM|ram_s~1520_q\,
	combout => \RAM|ram_s~2482_combout\);

-- Location: FF_X29_Y14_N11
\RAM|ram_s~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1552_q\);

-- Location: LCCOMB_X29_Y14_N28
\RAM|ram_s~1488feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1488feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1488feeder_combout\);

-- Location: FF_X29_Y14_N29
\RAM|ram_s~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1488feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1488_q\);

-- Location: LCCOMB_X29_Y14_N10
\RAM|ram_s~2483\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2483_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2482_combout\ & (\RAM|ram_s~1552_q\)) # (!\RAM|ram_s~2482_combout\ & ((\RAM|ram_s~1488_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2482_combout\,
	datac => \RAM|ram_s~1552_q\,
	datad => \RAM|ram_s~1488_q\,
	combout => \RAM|ram_s~2483_combout\);

-- Location: LCCOMB_X23_Y19_N20
\RAM|ram_s~2484\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2484_combout\ = (\RAM|ram_s~2481_combout\ & (((\RAM|ram_s~2483_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2481_combout\ & (\RAM|ram_s~2476_combout\ & (\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2476_combout\,
	datab => \RAM|ram_s~2481_combout\,
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~2483_combout\,
	combout => \RAM|ram_s~2484_combout\);

-- Location: LCCOMB_X22_Y17_N8
\RAM|ram_s~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~240feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~240feeder_combout\);

-- Location: FF_X22_Y17_N9
\RAM|ram_s~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~240feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~240_q\);

-- Location: FF_X22_Y17_N31
\RAM|ram_s~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~272_q\);

-- Location: FF_X23_Y17_N5
\RAM|ram_s~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~176_q\);

-- Location: LCCOMB_X22_Y19_N6
\RAM|ram_s~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~208feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~208feeder_combout\);

-- Location: FF_X22_Y19_N7
\RAM|ram_s~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~208feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~208_q\);

-- Location: LCCOMB_X23_Y17_N4
\RAM|ram_s~2485\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2485_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~208_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~176_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~176_q\,
	datad => \RAM|ram_s~208_q\,
	combout => \RAM|ram_s~2485_combout\);

-- Location: LCCOMB_X22_Y17_N30
\RAM|ram_s~2486\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2486_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2485_combout\ & ((\RAM|ram_s~272_q\))) # (!\RAM|ram_s~2485_combout\ & (\RAM|ram_s~240_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~240_q\,
	datac => \RAM|ram_s~272_q\,
	datad => \RAM|ram_s~2485_combout\,
	combout => \RAM|ram_s~2486_combout\);

-- Location: LCCOMB_X26_Y22_N20
\RAM|ram_s~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~80feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~80feeder_combout\);

-- Location: FF_X26_Y22_N21
\RAM|ram_s~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~80feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~80_q\);

-- Location: FF_X26_Y25_N31
\RAM|ram_s~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~144_q\);

-- Location: FF_X27_Y25_N17
\RAM|ram_s~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~48_q\);

-- Location: LCCOMB_X28_Y25_N4
\RAM|ram_s~112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~112feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~112feeder_combout\);

-- Location: FF_X28_Y25_N5
\RAM|ram_s~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~112feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~112_q\);

-- Location: LCCOMB_X27_Y25_N16
\RAM|ram_s~2489\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2489_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~112_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~48_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~48_q\,
	datad => \RAM|ram_s~112_q\,
	combout => \RAM|ram_s~2489_combout\);

-- Location: LCCOMB_X26_Y25_N30
\RAM|ram_s~2490\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2490_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2489_combout\ & ((\RAM|ram_s~144_q\))) # (!\RAM|ram_s~2489_combout\ & (\RAM|ram_s~80_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~80_q\,
	datac => \RAM|ram_s~144_q\,
	datad => \RAM|ram_s~2489_combout\,
	combout => \RAM|ram_s~2490_combout\);

-- Location: FF_X23_Y15_N21
\RAM|ram_s~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~304_q\);

-- Location: LCCOMB_X26_Y15_N4
\RAM|ram_s~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~368feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~368feeder_combout\);

-- Location: FF_X26_Y15_N5
\RAM|ram_s~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~368feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~368_q\);

-- Location: LCCOMB_X23_Y15_N20
\RAM|ram_s~2487\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2487_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~368_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~304_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~304_q\,
	datad => \RAM|ram_s~368_q\,
	combout => \RAM|ram_s~2487_combout\);

-- Location: FF_X24_Y15_N21
\RAM|ram_s~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~400_q\);

-- Location: LCCOMB_X28_Y17_N24
\RAM|ram_s~336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~336feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~336feeder_combout\);

-- Location: FF_X28_Y17_N25
\RAM|ram_s~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~336feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~336_q\);

-- Location: LCCOMB_X24_Y15_N20
\RAM|ram_s~2488\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2488_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2487_combout\ & (\RAM|ram_s~400_q\)) # (!\RAM|ram_s~2487_combout\ & ((\RAM|ram_s~336_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2487_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2487_combout\,
	datac => \RAM|ram_s~400_q\,
	datad => \RAM|ram_s~336_q\,
	combout => \RAM|ram_s~2488_combout\);

-- Location: LCCOMB_X23_Y19_N18
\RAM|ram_s~2491\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2491_combout\ = (\ULA|resultado\(5) & (((\RAM|ram_s~2488_combout\) # (\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2490_combout\ & ((!\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2490_combout\,
	datab => \RAM|ram_s~2488_combout\,
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2491_combout\);

-- Location: LCCOMB_X23_Y16_N0
\RAM|ram_s~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~464feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~464feeder_combout\);

-- Location: FF_X23_Y16_N1
\RAM|ram_s~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~464feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~464_q\);

-- Location: FF_X24_Y16_N11
\RAM|ram_s~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~432_q\);

-- Location: LCCOMB_X24_Y16_N10
\RAM|ram_s~2492\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2492_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~464_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~432_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~464_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~432_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2492_combout\);

-- Location: FF_X24_Y13_N7
\RAM|ram_s~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~528_q\);

-- Location: LCCOMB_X24_Y13_N0
\RAM|ram_s~496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~496feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~496feeder_combout\);

-- Location: FF_X24_Y13_N1
\RAM|ram_s~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~496feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~496_q\);

-- Location: LCCOMB_X24_Y13_N6
\RAM|ram_s~2493\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2493_combout\ = (\RAM|ram_s~2492_combout\ & (((\RAM|ram_s~528_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2492_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~496_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2492_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~528_q\,
	datad => \RAM|ram_s~496_q\,
	combout => \RAM|ram_s~2493_combout\);

-- Location: LCCOMB_X23_Y19_N12
\RAM|ram_s~2494\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2494_combout\ = (\RAM|ram_s~2491_combout\ & (((\RAM|ram_s~2493_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2491_combout\ & (\RAM|ram_s~2486_combout\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2486_combout\,
	datab => \RAM|ram_s~2491_combout\,
	datac => \RAM|ram_s~2493_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2494_combout\);

-- Location: LCCOMB_X23_Y19_N6
\RAM|ram_s~2495\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2495_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2484_combout\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((!\ULA|resultado\(6) & \RAM|ram_s~2494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2484_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2494_combout\,
	combout => \RAM|ram_s~2495_combout\);

-- Location: LCCOMB_X30_Y13_N16
\RAM|ram_s~880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~880feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~880feeder_combout\);

-- Location: FF_X30_Y13_N17
\RAM|ram_s~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~880feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~880_q\);

-- Location: FF_X30_Y15_N13
\RAM|ram_s~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1008_q\);

-- Location: FF_X30_Y11_N19
\RAM|ram_s~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~624_q\);

-- Location: LCCOMB_X30_Y11_N24
\RAM|ram_s~752feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~752feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~752feeder_combout\);

-- Location: FF_X30_Y11_N25
\RAM|ram_s~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~752feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~752_q\);

-- Location: LCCOMB_X30_Y11_N18
\RAM|ram_s~2467\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2467_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~752_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~624_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~624_q\,
	datad => \RAM|ram_s~752_q\,
	combout => \RAM|ram_s~2467_combout\);

-- Location: LCCOMB_X30_Y15_N12
\RAM|ram_s~2468\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2468_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2467_combout\ & ((\RAM|ram_s~1008_q\))) # (!\RAM|ram_s~2467_combout\ & (\RAM|ram_s~880_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~880_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1008_q\,
	datad => \RAM|ram_s~2467_combout\,
	combout => \RAM|ram_s~2468_combout\);

-- Location: FF_X24_Y19_N23
\RAM|ram_s~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~560_q\);

-- Location: LCCOMB_X24_Y19_N20
\RAM|ram_s~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~688feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~688feeder_combout\);

-- Location: FF_X24_Y19_N21
\RAM|ram_s~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~688feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~688_q\);

-- Location: LCCOMB_X24_Y19_N22
\RAM|ram_s~2469\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2469_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~688_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~560_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~560_q\,
	datad => \RAM|ram_s~688_q\,
	combout => \RAM|ram_s~2469_combout\);

-- Location: FF_X30_Y15_N19
\RAM|ram_s~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~944_q\);

-- Location: LCCOMB_X22_Y15_N20
\RAM|ram_s~816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~816feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~816feeder_combout\);

-- Location: FF_X22_Y15_N21
\RAM|ram_s~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~816feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~816_q\);

-- Location: LCCOMB_X30_Y15_N18
\RAM|ram_s~2470\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2470_combout\ = (\RAM|ram_s~2469_combout\ & (((\RAM|ram_s~944_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2469_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~816_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2469_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~944_q\,
	datad => \RAM|ram_s~816_q\,
	combout => \RAM|ram_s~2470_combout\);

-- Location: LCCOMB_X30_Y15_N28
\RAM|ram_s~2471\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2471_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~2468_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~2470_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2468_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2470_combout\,
	combout => \RAM|ram_s~2471_combout\);

-- Location: FF_X26_Y19_N23
\RAM|ram_s~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~656_q\);

-- Location: LCCOMB_X26_Y19_N0
\RAM|ram_s~912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~912feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~912feeder_combout\);

-- Location: FF_X26_Y19_N1
\RAM|ram_s~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~912feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~912_q\);

-- Location: LCCOMB_X26_Y19_N22
\RAM|ram_s~2472\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2472_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~912_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~656_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~656_q\,
	datad => \RAM|ram_s~912_q\,
	combout => \RAM|ram_s~2472_combout\);

-- Location: LCCOMB_X26_Y17_N16
\RAM|ram_s~784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~784feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~784feeder_combout\);

-- Location: FF_X26_Y17_N17
\RAM|ram_s~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~784feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~784_q\);

-- Location: FF_X26_Y17_N15
\RAM|ram_s~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1040_q\);

-- Location: LCCOMB_X26_Y17_N14
\RAM|ram_s~2473\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2473_combout\ = (\RAM|ram_s~2472_combout\ & (((\RAM|ram_s~1040_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2472_combout\ & (\RAM|ram_s~784_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2472_combout\,
	datab => \RAM|ram_s~784_q\,
	datac => \RAM|ram_s~1040_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2473_combout\);

-- Location: LCCOMB_X36_Y19_N20
\RAM|ram_s~720feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~720feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~720feeder_combout\);

-- Location: FF_X36_Y19_N21
\RAM|ram_s~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~720feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~720_q\);

-- Location: FF_X28_Y12_N5
\RAM|ram_s~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~592_q\);

-- Location: LCCOMB_X28_Y17_N18
\RAM|ram_s~848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~848feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~848feeder_combout\);

-- Location: FF_X28_Y17_N19
\RAM|ram_s~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~848feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~848_q\);

-- Location: LCCOMB_X28_Y12_N4
\RAM|ram_s~2465\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2465_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~848_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~592_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~592_q\,
	datad => \RAM|ram_s~848_q\,
	combout => \RAM|ram_s~2465_combout\);

-- Location: FF_X35_Y17_N27
\RAM|ram_s~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~976_q\);

-- Location: LCCOMB_X35_Y17_N26
\RAM|ram_s~2466\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2466_combout\ = (\RAM|ram_s~2465_combout\ & (((\RAM|ram_s~976_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2465_combout\ & (\RAM|ram_s~720_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~720_q\,
	datab => \RAM|ram_s~2465_combout\,
	datac => \RAM|ram_s~976_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2466_combout\);

-- Location: LCCOMB_X21_Y17_N8
\RAM|ram_s~2474\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2474_combout\ = (\RAM|ram_s~2471_combout\ & (((\RAM|ram_s~2473_combout\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2471_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~2466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2471_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2473_combout\,
	datad => \RAM|ram_s~2466_combout\,
	combout => \RAM|ram_s~2474_combout\);

-- Location: FF_X35_Y21_N13
\RAM|ram_s~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1648_q\);

-- Location: LCCOMB_X35_Y19_N24
\RAM|ram_s~1904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1904feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1904feeder_combout\);

-- Location: FF_X35_Y19_N25
\RAM|ram_s~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1904feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1904_q\);

-- Location: LCCOMB_X35_Y21_N12
\RAM|ram_s~2496\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2496_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1904_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1648_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1648_q\,
	datad => \RAM|ram_s~1904_q\,
	combout => \RAM|ram_s~2496_combout\);

-- Location: LCCOMB_X23_Y19_N16
\RAM|ram_s~1776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1776feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1776feeder_combout\);

-- Location: FF_X23_Y19_N17
\RAM|ram_s~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1776feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1776_q\);

-- Location: FF_X23_Y19_N11
\RAM|ram_s~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2032_q\);

-- Location: LCCOMB_X23_Y19_N10
\RAM|ram_s~2497\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2497_combout\ = (\RAM|ram_s~2496_combout\ & (((\RAM|ram_s~2032_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2496_combout\ & (\RAM|ram_s~1776_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2496_combout\,
	datab => \RAM|ram_s~1776_q\,
	datac => \RAM|ram_s~2032_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2497_combout\);

-- Location: LCCOMB_X30_Y19_N0
\RAM|ram_s~2064feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2064feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~2064feeder_combout\);

-- Location: FF_X30_Y19_N1
\RAM|ram_s~2064\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2064feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2064_q\);

-- Location: LCCOMB_X33_Y19_N0
\RAM|ram_s~1808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1808feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1808feeder_combout\);

-- Location: FF_X33_Y19_N1
\RAM|ram_s~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1808feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1808_q\);

-- Location: FF_X33_Y20_N11
\RAM|ram_s~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1680_q\);

-- Location: LCCOMB_X33_Y20_N10
\RAM|ram_s~2503\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2503_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1808_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1680_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1808_q\,
	datac => \RAM|ram_s~1680_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2503_combout\);

-- Location: FF_X31_Y24_N27
\RAM|ram_s~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1936_q\);

-- Location: LCCOMB_X31_Y24_N26
\RAM|ram_s~2504\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2504_combout\ = (\RAM|ram_s~2503_combout\ & ((\RAM|ram_s~2064_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2503_combout\ & (((\RAM|ram_s~1936_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2064_q\,
	datab => \RAM|ram_s~2503_combout\,
	datac => \RAM|ram_s~1936_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2504_combout\);

-- Location: FF_X33_Y12_N13
\RAM|ram_s~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1616_q\);

-- Location: LCCOMB_X36_Y19_N18
\RAM|ram_s~1744feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1744feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1744feeder_combout\);

-- Location: FF_X36_Y19_N19
\RAM|ram_s~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1744feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1744_q\);

-- Location: LCCOMB_X33_Y12_N12
\RAM|ram_s~2498\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2498_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~1744_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~1616_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1616_q\,
	datad => \RAM|ram_s~1744_q\,
	combout => \RAM|ram_s~2498_combout\);

-- Location: FF_X27_Y12_N9
\RAM|ram_s~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2000_q\);

-- Location: LCCOMB_X27_Y12_N10
\RAM|ram_s~1872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1872feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1872feeder_combout\);

-- Location: FF_X27_Y12_N11
\RAM|ram_s~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1872feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1872_q\);

-- Location: LCCOMB_X27_Y12_N8
\RAM|ram_s~2499\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2499_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2498_combout\ & (\RAM|ram_s~2000_q\)) # (!\RAM|ram_s~2498_combout\ & ((\RAM|ram_s~1872_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2498_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2498_combout\,
	datac => \RAM|ram_s~2000_q\,
	datad => \RAM|ram_s~1872_q\,
	combout => \RAM|ram_s~2499_combout\);

-- Location: FF_X29_Y16_N9
\RAM|ram_s~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1584_q\);

-- Location: LCCOMB_X29_Y16_N26
\RAM|ram_s~1840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1840feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1840feeder_combout\);

-- Location: FF_X29_Y16_N27
\RAM|ram_s~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1840feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1840_q\);

-- Location: LCCOMB_X29_Y16_N8
\RAM|ram_s~2500\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2500_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1840_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1584_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1584_q\,
	datad => \RAM|ram_s~1840_q\,
	combout => \RAM|ram_s~2500_combout\);

-- Location: LCCOMB_X26_Y13_N2
\RAM|ram_s~1712feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1712feeder_combout\ = \MUX_BULA|Y[9]~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[9]~56_combout\,
	combout => \RAM|ram_s~1712feeder_combout\);

-- Location: FF_X26_Y13_N3
\RAM|ram_s~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1712feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1712_q\);

-- Location: FF_X26_Y13_N17
\RAM|ram_s~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[9]~56_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1968_q\);

-- Location: LCCOMB_X26_Y13_N16
\RAM|ram_s~2501\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2501_combout\ = (\RAM|ram_s~2500_combout\ & (((\RAM|ram_s~1968_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2500_combout\ & (\RAM|ram_s~1712_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2500_combout\,
	datab => \RAM|ram_s~1712_q\,
	datac => \RAM|ram_s~1968_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2501_combout\);

-- Location: LCCOMB_X26_Y13_N6
\RAM|ram_s~2502\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2502_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2499_combout\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2501_combout\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2499_combout\,
	datab => \RAM|ram_s~2501_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2502_combout\);

-- Location: LCCOMB_X23_Y19_N28
\RAM|ram_s~2505\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2505_combout\ = (\RAM|ram_s~2502_combout\ & (((\RAM|ram_s~2504_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2502_combout\ & (\RAM|ram_s~2497_combout\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2497_combout\,
	datab => \RAM|ram_s~2504_combout\,
	datac => \RAM|ram_s~2502_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2505_combout\);

-- Location: LCCOMB_X23_Y19_N2
\RAM|ram_s~2506\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2506_combout\ = (\RAM|ram_s~2495_combout\ & (((\RAM|ram_s~2505_combout\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~2495_combout\ & (\RAM|ram_s~2474_combout\ & (\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2495_combout\,
	datab => \RAM|ram_s~2474_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2505_combout\,
	combout => \RAM|ram_s~2506_combout\);

-- Location: LCCOMB_X37_Y21_N10
\RAM|ram_s~1905feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1905feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1905feeder_combout\);

-- Location: FF_X37_Y21_N11
\RAM|ram_s~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1905feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1905_q\);

-- Location: FF_X37_Y21_N5
\RAM|ram_s~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1649_q\);

-- Location: LCCOMB_X37_Y21_N4
\RAM|ram_s~2538\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2538_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1905_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1649_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1905_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1649_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2538_combout\);

-- Location: FF_X36_Y16_N29
\RAM|ram_s~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2033_q\);

-- Location: LCCOMB_X36_Y16_N2
\RAM|ram_s~1777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1777feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1777feeder_combout\);

-- Location: FF_X36_Y16_N3
\RAM|ram_s~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1777feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1777_q\);

-- Location: LCCOMB_X36_Y16_N28
\RAM|ram_s~2539\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2539_combout\ = (\RAM|ram_s~2538_combout\ & (((\RAM|ram_s~2033_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2538_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1777_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2538_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2033_q\,
	datad => \RAM|ram_s~1777_q\,
	combout => \RAM|ram_s~2539_combout\);

-- Location: FF_X37_Y16_N3
\RAM|ram_s~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1585_q\);

-- Location: LCCOMB_X37_Y16_N28
\RAM|ram_s~1841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1841feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1841feeder_combout\);

-- Location: FF_X37_Y16_N29
\RAM|ram_s~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1841feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1841_q\);

-- Location: LCCOMB_X37_Y16_N2
\RAM|ram_s~2542\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2542_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1841_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1585_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1585_q\,
	datad => \RAM|ram_s~1841_q\,
	combout => \RAM|ram_s~2542_combout\);

-- Location: FF_X37_Y20_N9
\RAM|ram_s~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1969_q\);

-- Location: LCCOMB_X24_Y22_N8
\RAM|ram_s~1713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1713feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1713feeder_combout\);

-- Location: FF_X24_Y22_N9
\RAM|ram_s~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1713feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1713_q\);

-- Location: LCCOMB_X37_Y20_N8
\RAM|ram_s~2543\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2543_combout\ = (\RAM|ram_s~2542_combout\ & (((\RAM|ram_s~1969_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2542_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1713_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2542_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1969_q\,
	datad => \RAM|ram_s~1713_q\,
	combout => \RAM|ram_s~2543_combout\);

-- Location: LCCOMB_X30_Y16_N20
\RAM|ram_s~1873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1873feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1873feeder_combout\);

-- Location: FF_X30_Y16_N21
\RAM|ram_s~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1873feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1873_q\);

-- Location: FF_X35_Y14_N19
\RAM|ram_s~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2001_q\);

-- Location: LCCOMB_X36_Y19_N30
\RAM|ram_s~1745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1745feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1745feeder_combout\);

-- Location: FF_X36_Y19_N31
\RAM|ram_s~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1745feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1745_q\);

-- Location: FF_X37_Y18_N13
\RAM|ram_s~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1617_q\);

-- Location: LCCOMB_X37_Y18_N12
\RAM|ram_s~2540\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2540_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1745_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1617_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1745_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1617_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2540_combout\);

-- Location: LCCOMB_X35_Y14_N18
\RAM|ram_s~2541\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2541_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2540_combout\ & ((\RAM|ram_s~2001_q\))) # (!\RAM|ram_s~2540_combout\ & (\RAM|ram_s~1873_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1873_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2001_q\,
	datad => \RAM|ram_s~2540_combout\,
	combout => \RAM|ram_s~2541_combout\);

-- Location: LCCOMB_X35_Y14_N16
\RAM|ram_s~2544\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2544_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~2541_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2543_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2543_combout\,
	datab => \RAM|ram_s~2541_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2544_combout\);

-- Location: LCCOMB_X35_Y20_N30
\RAM|ram_s~1809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1809feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1809feeder_combout\);

-- Location: FF_X35_Y20_N31
\RAM|ram_s~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1809feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1809_q\);

-- Location: FF_X35_Y20_N13
\RAM|ram_s~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1681_q\);

-- Location: LCCOMB_X35_Y20_N12
\RAM|ram_s~2545\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2545_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1809_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1681_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1809_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1681_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2545_combout\);

-- Location: FF_X31_Y20_N19
\RAM|ram_s~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1937_q\);

-- Location: LCCOMB_X27_Y20_N28
\RAM|ram_s~2065feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2065feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~2065feeder_combout\);

-- Location: FF_X27_Y20_N29
\RAM|ram_s~2065\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2065feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2065_q\);

-- Location: LCCOMB_X31_Y20_N18
\RAM|ram_s~2546\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2546_combout\ = (\RAM|ram_s~2545_combout\ & (((\RAM|ram_s~2065_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2545_combout\ & (\ULA|resultado\(5) & (\RAM|ram_s~1937_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2545_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1937_q\,
	datad => \RAM|ram_s~2065_q\,
	combout => \RAM|ram_s~2546_combout\);

-- Location: LCCOMB_X35_Y14_N10
\RAM|ram_s~2547\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2547_combout\ = (\RAM|ram_s~2544_combout\ & (((\RAM|ram_s~2546_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2544_combout\ & (\RAM|ram_s~2539_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2539_combout\,
	datab => \RAM|ram_s~2544_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2546_combout\,
	combout => \RAM|ram_s~2547_combout\);

-- Location: LCCOMB_X36_Y19_N0
\RAM|ram_s~721feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~721feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~721feeder_combout\);

-- Location: FF_X36_Y19_N1
\RAM|ram_s~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~721feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~721_q\);

-- Location: FF_X28_Y12_N7
\RAM|ram_s~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~593_q\);

-- Location: LCCOMB_X28_Y17_N26
\RAM|ram_s~849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~849feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~849feeder_combout\);

-- Location: FF_X28_Y17_N27
\RAM|ram_s~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~849feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~849_q\);

-- Location: LCCOMB_X28_Y12_N6
\RAM|ram_s~2517\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2517_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~849_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~593_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~593_q\,
	datad => \RAM|ram_s~849_q\,
	combout => \RAM|ram_s~2517_combout\);

-- Location: FF_X35_Y14_N7
\RAM|ram_s~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~977_q\);

-- Location: LCCOMB_X35_Y14_N6
\RAM|ram_s~2518\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2518_combout\ = (\RAM|ram_s~2517_combout\ & (((\RAM|ram_s~977_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2517_combout\ & (\RAM|ram_s~721_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~721_q\,
	datab => \RAM|ram_s~2517_combout\,
	datac => \RAM|ram_s~977_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2518_combout\);

-- Location: FF_X29_Y12_N7
\RAM|ram_s~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~625_q\);

-- Location: LCCOMB_X29_Y12_N28
\RAM|ram_s~753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~753feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~753feeder_combout\);

-- Location: FF_X29_Y12_N29
\RAM|ram_s~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~753feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~753_q\);

-- Location: LCCOMB_X29_Y12_N6
\RAM|ram_s~2519\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2519_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~753_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~625_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~625_q\,
	datad => \RAM|ram_s~753_q\,
	combout => \RAM|ram_s~2519_combout\);

-- Location: FF_X29_Y18_N7
\RAM|ram_s~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1009_q\);

-- Location: LCCOMB_X29_Y18_N0
\RAM|ram_s~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~881feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~881feeder_combout\);

-- Location: FF_X29_Y18_N1
\RAM|ram_s~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~881feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~881_q\);

-- Location: LCCOMB_X29_Y18_N6
\RAM|ram_s~2520\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2520_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2519_combout\ & (\RAM|ram_s~1009_q\)) # (!\RAM|ram_s~2519_combout\ & ((\RAM|ram_s~881_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2519_combout\,
	datac => \RAM|ram_s~1009_q\,
	datad => \RAM|ram_s~881_q\,
	combout => \RAM|ram_s~2520_combout\);

-- Location: LCCOMB_X23_Y24_N12
\RAM|ram_s~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~689feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~689feeder_combout\);

-- Location: FF_X23_Y24_N13
\RAM|ram_s~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~689feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~689_q\);

-- Location: FF_X24_Y24_N19
\RAM|ram_s~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~561_q\);

-- Location: LCCOMB_X24_Y24_N18
\RAM|ram_s~2521\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2521_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~689_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~561_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~689_q\,
	datac => \RAM|ram_s~561_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2521_combout\);

-- Location: FF_X30_Y15_N27
\RAM|ram_s~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~945_q\);

-- Location: LCCOMB_X31_Y17_N20
\RAM|ram_s~817feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~817feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~817feeder_combout\);

-- Location: FF_X31_Y17_N21
\RAM|ram_s~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~817feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~817_q\);

-- Location: LCCOMB_X30_Y15_N26
\RAM|ram_s~2522\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2522_combout\ = (\RAM|ram_s~2521_combout\ & (((\RAM|ram_s~945_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2521_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~817_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2521_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~945_q\,
	datad => \RAM|ram_s~817_q\,
	combout => \RAM|ram_s~2522_combout\);

-- Location: LCCOMB_X35_Y14_N24
\RAM|ram_s~2523\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2523_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~2520_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~2522_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2520_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2522_combout\,
	combout => \RAM|ram_s~2523_combout\);

-- Location: LCCOMB_X32_Y17_N8
\RAM|ram_s~785feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~785feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~785feeder_combout\);

-- Location: FF_X32_Y17_N9
\RAM|ram_s~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~785feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~785_q\);

-- Location: FF_X31_Y19_N29
\RAM|ram_s~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1041_q\);

-- Location: FF_X26_Y19_N7
\RAM|ram_s~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~657_q\);

-- Location: LCCOMB_X26_Y19_N12
\RAM|ram_s~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~913feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~913feeder_combout\);

-- Location: FF_X26_Y19_N13
\RAM|ram_s~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~913feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~913_q\);

-- Location: LCCOMB_X26_Y19_N6
\RAM|ram_s~2524\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2524_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~913_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~657_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~657_q\,
	datad => \RAM|ram_s~913_q\,
	combout => \RAM|ram_s~2524_combout\);

-- Location: LCCOMB_X31_Y19_N28
\RAM|ram_s~2525\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2525_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2524_combout\ & ((\RAM|ram_s~1041_q\))) # (!\RAM|ram_s~2524_combout\ & (\RAM|ram_s~785_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2524_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~785_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1041_q\,
	datad => \RAM|ram_s~2524_combout\,
	combout => \RAM|ram_s~2525_combout\);

-- Location: LCCOMB_X35_Y14_N22
\RAM|ram_s~2526\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2526_combout\ = (\RAM|ram_s~2523_combout\ & (((\RAM|ram_s~2525_combout\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2523_combout\ & (\RAM|ram_s~2518_combout\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2518_combout\,
	datab => \RAM|ram_s~2523_combout\,
	datac => \RAM|ram_s~2525_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2526_combout\);

-- Location: LCCOMB_X20_Y17_N10
\RAM|ram_s~241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~241feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~241feeder_combout\);

-- Location: FF_X20_Y17_N11
\RAM|ram_s~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~241feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~241_q\);

-- Location: FF_X22_Y17_N5
\RAM|ram_s~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~273_q\);

-- Location: LCCOMB_X23_Y17_N26
\RAM|ram_s~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~209feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~209feeder_combout\);

-- Location: FF_X23_Y17_N27
\RAM|ram_s~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~209feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~209_q\);

-- Location: FF_X23_Y17_N29
\RAM|ram_s~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~177_q\);

-- Location: LCCOMB_X23_Y17_N28
\RAM|ram_s~2527\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2527_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~209_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~177_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~209_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~177_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2527_combout\);

-- Location: LCCOMB_X22_Y17_N4
\RAM|ram_s~2528\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2528_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2527_combout\ & ((\RAM|ram_s~273_q\))) # (!\RAM|ram_s~2527_combout\ & (\RAM|ram_s~241_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~241_q\,
	datac => \RAM|ram_s~273_q\,
	datad => \RAM|ram_s~2527_combout\,
	combout => \RAM|ram_s~2528_combout\);

-- Location: LCCOMB_X27_Y26_N20
\RAM|ram_s~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~113feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~113feeder_combout\);

-- Location: FF_X27_Y26_N21
\RAM|ram_s~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~113feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~113_q\);

-- Location: FF_X24_Y24_N21
\RAM|ram_s~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~49_q\);

-- Location: LCCOMB_X24_Y24_N20
\RAM|ram_s~2531\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2531_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~113_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~49_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~113_q\,
	datac => \RAM|ram_s~49_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2531_combout\);

-- Location: FF_X24_Y21_N21
\RAM|ram_s~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~145_q\);

-- Location: LCCOMB_X26_Y20_N6
\RAM|ram_s~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~81feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~81feeder_combout\);

-- Location: FF_X26_Y20_N7
\RAM|ram_s~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~81feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~81_q\);

-- Location: LCCOMB_X24_Y21_N20
\RAM|ram_s~2532\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2532_combout\ = (\RAM|ram_s~2531_combout\ & (((\RAM|ram_s~145_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2531_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~81_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2531_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~145_q\,
	datad => \RAM|ram_s~81_q\,
	combout => \RAM|ram_s~2532_combout\);

-- Location: LCCOMB_X27_Y16_N20
\RAM|ram_s~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~369feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~369feeder_combout\);

-- Location: FF_X27_Y16_N21
\RAM|ram_s~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~369feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~369_q\);

-- Location: FF_X31_Y17_N27
\RAM|ram_s~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~305_q\);

-- Location: LCCOMB_X31_Y17_N26
\RAM|ram_s~2529\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2529_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~369_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~369_q\,
	datac => \RAM|ram_s~305_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2529_combout\);

-- Location: LCCOMB_X28_Y17_N0
\RAM|ram_s~337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~337feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~337feeder_combout\);

-- Location: FF_X28_Y17_N1
\RAM|ram_s~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~337feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~337_q\);

-- Location: FF_X23_Y18_N29
\RAM|ram_s~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~401_q\);

-- Location: LCCOMB_X23_Y18_N28
\RAM|ram_s~2530\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2530_combout\ = (\RAM|ram_s~2529_combout\ & (((\RAM|ram_s~401_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2529_combout\ & (\RAM|ram_s~337_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2529_combout\,
	datab => \RAM|ram_s~337_q\,
	datac => \RAM|ram_s~401_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2530_combout\);

-- Location: LCCOMB_X23_Y18_N26
\RAM|ram_s~2533\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2533_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~2530_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2532_combout\,
	datab => \RAM|ram_s~2530_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2533_combout\);

-- Location: LCCOMB_X32_Y14_N26
\RAM|ram_s~497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~497feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~497feeder_combout\);

-- Location: FF_X32_Y14_N27
\RAM|ram_s~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~497feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~497_q\);

-- Location: FF_X24_Y16_N25
\RAM|ram_s~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~433_q\);

-- Location: LCCOMB_X23_Y16_N18
\RAM|ram_s~465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~465feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~465feeder_combout\);

-- Location: FF_X23_Y16_N19
\RAM|ram_s~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~465feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~465_q\);

-- Location: LCCOMB_X24_Y16_N24
\RAM|ram_s~2534\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2534_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~465_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~433_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~433_q\,
	datad => \RAM|ram_s~465_q\,
	combout => \RAM|ram_s~2534_combout\);

-- Location: FF_X28_Y18_N9
\RAM|ram_s~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~529_q\);

-- Location: LCCOMB_X28_Y18_N8
\RAM|ram_s~2535\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2535_combout\ = (\RAM|ram_s~2534_combout\ & (((\RAM|ram_s~529_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2534_combout\ & (\RAM|ram_s~497_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~497_q\,
	datab => \RAM|ram_s~2534_combout\,
	datac => \RAM|ram_s~529_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2535_combout\);

-- Location: LCCOMB_X23_Y18_N8
\RAM|ram_s~2536\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2536_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2533_combout\ & ((\RAM|ram_s~2535_combout\))) # (!\RAM|ram_s~2533_combout\ & (\RAM|ram_s~2528_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2528_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2533_combout\,
	datad => \RAM|ram_s~2535_combout\,
	combout => \RAM|ram_s~2536_combout\);

-- Location: LCCOMB_X35_Y14_N20
\RAM|ram_s~2537\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2537_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2526_combout\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2536_combout\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2526_combout\,
	datab => \RAM|ram_s~2536_combout\,
	datac => \ULA|resultado\(6),
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2537_combout\);

-- Location: FF_X32_Y13_N1
\RAM|ram_s~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1329_q\);

-- Location: LCCOMB_X32_Y13_N14
\RAM|ram_s~1361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1361feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1361feeder_combout\);

-- Location: FF_X32_Y13_N15
\RAM|ram_s~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1361feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1361_q\);

-- Location: LCCOMB_X32_Y13_N0
\RAM|ram_s~2507\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2507_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1361_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1329_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1329_q\,
	datad => \RAM|ram_s~1361_q\,
	combout => \RAM|ram_s~2507_combout\);

-- Location: FF_X33_Y14_N7
\RAM|ram_s~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1425_q\);

-- Location: LCCOMB_X33_Y14_N28
\RAM|ram_s~1393feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1393feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1393feeder_combout\);

-- Location: FF_X33_Y14_N29
\RAM|ram_s~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1393feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1393_q\);

-- Location: LCCOMB_X33_Y14_N6
\RAM|ram_s~2508\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2508_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2507_combout\ & (\RAM|ram_s~1425_q\)) # (!\RAM|ram_s~2507_combout\ & ((\RAM|ram_s~1393_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2507_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2507_combout\,
	datac => \RAM|ram_s~1425_q\,
	datad => \RAM|ram_s~1393_q\,
	combout => \RAM|ram_s~2508_combout\);

-- Location: FF_X22_Y20_N13
\RAM|ram_s~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1073_q\);

-- Location: LCCOMB_X23_Y20_N6
\RAM|ram_s~1105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1105feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1105feeder_combout\);

-- Location: FF_X23_Y20_N7
\RAM|ram_s~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1105feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1105_q\);

-- Location: LCCOMB_X22_Y20_N12
\RAM|ram_s~2511\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2511_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1105_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1073_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1073_q\,
	datad => \RAM|ram_s~1105_q\,
	combout => \RAM|ram_s~2511_combout\);

-- Location: FF_X22_Y20_N3
\RAM|ram_s~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1169_q\);

-- Location: LCCOMB_X23_Y24_N2
\RAM|ram_s~1137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1137feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1137feeder_combout\);

-- Location: FF_X23_Y24_N3
\RAM|ram_s~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1137feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1137_q\);

-- Location: LCCOMB_X22_Y20_N2
\RAM|ram_s~2512\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2512_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2511_combout\ & (\RAM|ram_s~1169_q\)) # (!\RAM|ram_s~2511_combout\ & ((\RAM|ram_s~1137_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2511_combout\,
	datac => \RAM|ram_s~1169_q\,
	datad => \RAM|ram_s~1137_q\,
	combout => \RAM|ram_s~2512_combout\);

-- Location: LCCOMB_X20_Y21_N0
\RAM|ram_s~1265feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1265feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1265feeder_combout\);

-- Location: FF_X20_Y21_N1
\RAM|ram_s~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1265feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1265_q\);

-- Location: FF_X20_Y21_N27
\RAM|ram_s~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1201_q\);

-- Location: LCCOMB_X20_Y21_N26
\RAM|ram_s~2509\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2509_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1265_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1201_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1265_q\,
	datac => \RAM|ram_s~1201_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2509_combout\);

-- Location: FF_X20_Y20_N13
\RAM|ram_s~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1297_q\);

-- Location: LCCOMB_X20_Y20_N10
\RAM|ram_s~1233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1233feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1233feeder_combout\);

-- Location: FF_X20_Y20_N11
\RAM|ram_s~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1233feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1233_q\);

-- Location: LCCOMB_X20_Y20_N12
\RAM|ram_s~2510\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2510_combout\ = (\RAM|ram_s~2509_combout\ & (((\RAM|ram_s~1297_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2509_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1233_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2509_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1297_q\,
	datad => \RAM|ram_s~1233_q\,
	combout => \RAM|ram_s~2510_combout\);

-- Location: LCCOMB_X20_Y15_N12
\RAM|ram_s~2513\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2513_combout\ = (\ULA|resultado\(4) & (((\RAM|ram_s~2510_combout\) # (\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2512_combout\ & ((!\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2512_combout\,
	datab => \RAM|ram_s~2510_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2513_combout\);

-- Location: LCCOMB_X26_Y14_N16
\RAM|ram_s~1489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1489feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1489feeder_combout\);

-- Location: FF_X26_Y14_N17
\RAM|ram_s~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1489feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1489_q\);

-- Location: FF_X26_Y14_N31
\RAM|ram_s~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1553_q\);

-- Location: FF_X27_Y10_N3
\RAM|ram_s~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[10]~59_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1457_q\);

-- Location: LCCOMB_X27_Y10_N16
\RAM|ram_s~1521feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1521feeder_combout\ = \MUX_BULA|Y[10]~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[10]~59_combout\,
	combout => \RAM|ram_s~1521feeder_combout\);

-- Location: FF_X27_Y10_N17
\RAM|ram_s~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1521feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1521_q\);

-- Location: LCCOMB_X27_Y10_N2
\RAM|ram_s~2514\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2514_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1521_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1457_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1457_q\,
	datad => \RAM|ram_s~1521_q\,
	combout => \RAM|ram_s~2514_combout\);

-- Location: LCCOMB_X26_Y14_N30
\RAM|ram_s~2515\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2515_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2514_combout\ & ((\RAM|ram_s~1553_q\))) # (!\RAM|ram_s~2514_combout\ & (\RAM|ram_s~1489_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1489_q\,
	datac => \RAM|ram_s~1553_q\,
	datad => \RAM|ram_s~2514_combout\,
	combout => \RAM|ram_s~2515_combout\);

-- Location: LCCOMB_X35_Y14_N4
\RAM|ram_s~2516\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2516_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2513_combout\ & ((\RAM|ram_s~2515_combout\))) # (!\RAM|ram_s~2513_combout\ & (\RAM|ram_s~2508_combout\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2513_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2508_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2513_combout\,
	datad => \RAM|ram_s~2515_combout\,
	combout => \RAM|ram_s~2516_combout\);

-- Location: LCCOMB_X35_Y14_N28
\RAM|ram_s~2548\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2548_combout\ = (\RAM|ram_s~2537_combout\ & ((\RAM|ram_s~2547_combout\) # ((!\ULA|resultado\(7))))) # (!\RAM|ram_s~2537_combout\ & (((\RAM|ram_s~2516_combout\ & \ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2547_combout\,
	datab => \RAM|ram_s~2537_combout\,
	datac => \RAM|ram_s~2516_combout\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2548_combout\);

-- Location: LCCOMB_X26_Y12_N12
\RAM|ram_s~722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~722feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~722feeder_combout\);

-- Location: FF_X26_Y12_N13
\RAM|ram_s~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~722feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~722_q\);

-- Location: FF_X28_Y12_N27
\RAM|ram_s~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~978_q\);

-- Location: FF_X28_Y12_N29
\RAM|ram_s~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~594_q\);

-- Location: LCCOMB_X31_Y12_N2
\RAM|ram_s~850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~850feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~850feeder_combout\);

-- Location: FF_X31_Y12_N3
\RAM|ram_s~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~850feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~850_q\);

-- Location: LCCOMB_X28_Y12_N28
\RAM|ram_s~2549\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2549_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~850_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~594_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~594_q\,
	datad => \RAM|ram_s~850_q\,
	combout => \RAM|ram_s~2549_combout\);

-- Location: LCCOMB_X28_Y12_N26
\RAM|ram_s~2550\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2550_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2549_combout\ & ((\RAM|ram_s~978_q\))) # (!\RAM|ram_s~2549_combout\ & (\RAM|ram_s~722_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~722_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~978_q\,
	datad => \RAM|ram_s~2549_combout\,
	combout => \RAM|ram_s~2550_combout\);

-- Location: LCCOMB_X22_Y16_N20
\RAM|ram_s~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~786feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~786feeder_combout\);

-- Location: FF_X22_Y16_N21
\RAM|ram_s~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~786feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~786_q\);

-- Location: FF_X22_Y16_N7
\RAM|ram_s~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1042_q\);

-- Location: FF_X26_Y19_N19
\RAM|ram_s~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~658_q\);

-- Location: LCCOMB_X26_Y19_N16
\RAM|ram_s~914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~914feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~914feeder_combout\);

-- Location: FF_X26_Y19_N17
\RAM|ram_s~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~914feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~914_q\);

-- Location: LCCOMB_X26_Y19_N18
\RAM|ram_s~2556\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2556_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~914_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~658_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~658_q\,
	datad => \RAM|ram_s~914_q\,
	combout => \RAM|ram_s~2556_combout\);

-- Location: LCCOMB_X22_Y16_N6
\RAM|ram_s~2557\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2557_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2556_combout\ & ((\RAM|ram_s~1042_q\))) # (!\RAM|ram_s~2556_combout\ & (\RAM|ram_s~786_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~786_q\,
	datac => \RAM|ram_s~1042_q\,
	datad => \RAM|ram_s~2556_combout\,
	combout => \RAM|ram_s~2557_combout\);

-- Location: FF_X29_Y12_N19
\RAM|ram_s~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~626_q\);

-- Location: LCCOMB_X29_Y12_N24
\RAM|ram_s~754feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~754feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~754feeder_combout\);

-- Location: FF_X29_Y12_N25
\RAM|ram_s~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~754feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~754_q\);

-- Location: LCCOMB_X29_Y12_N18
\RAM|ram_s~2551\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2551_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~754_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~626_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~626_q\,
	datad => \RAM|ram_s~754_q\,
	combout => \RAM|ram_s~2551_combout\);

-- Location: FF_X30_Y15_N9
\RAM|ram_s~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1010_q\);

-- Location: LCCOMB_X29_Y18_N12
\RAM|ram_s~882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~882feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~882feeder_combout\);

-- Location: FF_X29_Y18_N13
\RAM|ram_s~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~882feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~882_q\);

-- Location: LCCOMB_X30_Y15_N8
\RAM|ram_s~2552\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2552_combout\ = (\RAM|ram_s~2551_combout\ & (((\RAM|ram_s~1010_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2551_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~882_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2551_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1010_q\,
	datad => \RAM|ram_s~882_q\,
	combout => \RAM|ram_s~2552_combout\);

-- Location: LCCOMB_X29_Y15_N6
\RAM|ram_s~818feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~818feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~818feeder_combout\);

-- Location: FF_X29_Y15_N7
\RAM|ram_s~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~818feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~818_q\);

-- Location: FF_X27_Y15_N1
\RAM|ram_s~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~946_q\);

-- Location: LCCOMB_X24_Y22_N2
\RAM|ram_s~690feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~690feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~690feeder_combout\);

-- Location: FF_X24_Y22_N3
\RAM|ram_s~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~690feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~690_q\);

-- Location: FF_X24_Y24_N31
\RAM|ram_s~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~562_q\);

-- Location: LCCOMB_X24_Y24_N30
\RAM|ram_s~2553\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2553_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~690_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~690_q\,
	datac => \RAM|ram_s~562_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2553_combout\);

-- Location: LCCOMB_X27_Y15_N0
\RAM|ram_s~2554\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2554_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2553_combout\ & ((\RAM|ram_s~946_q\))) # (!\RAM|ram_s~2553_combout\ & (\RAM|ram_s~818_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~818_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~946_q\,
	datad => \RAM|ram_s~2553_combout\,
	combout => \RAM|ram_s~2554_combout\);

-- Location: LCCOMB_X30_Y15_N14
\RAM|ram_s~2555\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2555_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2552_combout\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2554_combout\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2552_combout\,
	datac => \RAM|ram_s~2554_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2555_combout\);

-- Location: LCCOMB_X26_Y12_N18
\RAM|ram_s~2558\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2558_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2555_combout\ & ((\RAM|ram_s~2557_combout\))) # (!\RAM|ram_s~2555_combout\ & (\RAM|ram_s~2550_combout\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2550_combout\,
	datac => \RAM|ram_s~2557_combout\,
	datad => \RAM|ram_s~2555_combout\,
	combout => \RAM|ram_s~2558_combout\);

-- Location: FF_X27_Y10_N23
\RAM|ram_s~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1458_q\);

-- Location: LCCOMB_X27_Y10_N28
\RAM|ram_s~1522feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1522feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1522feeder_combout\);

-- Location: FF_X27_Y10_N29
\RAM|ram_s~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1522feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1522_q\);

-- Location: LCCOMB_X27_Y10_N22
\RAM|ram_s~2566\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2566_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1522_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1458_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1458_q\,
	datad => \RAM|ram_s~1522_q\,
	combout => \RAM|ram_s~2566_combout\);

-- Location: FF_X26_Y14_N11
\RAM|ram_s~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1554_q\);

-- Location: LCCOMB_X26_Y14_N20
\RAM|ram_s~1490feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1490feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1490feeder_combout\);

-- Location: FF_X26_Y14_N21
\RAM|ram_s~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1490feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1490_q\);

-- Location: LCCOMB_X26_Y14_N10
\RAM|ram_s~2567\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2567_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2566_combout\ & (\RAM|ram_s~1554_q\)) # (!\RAM|ram_s~2566_combout\ & ((\RAM|ram_s~1490_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2566_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2566_combout\,
	datac => \RAM|ram_s~1554_q\,
	datad => \RAM|ram_s~1490_q\,
	combout => \RAM|ram_s~2567_combout\);

-- Location: FF_X27_Y13_N7
\RAM|ram_s~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1330_q\);

-- Location: LCCOMB_X29_Y13_N22
\RAM|ram_s~1362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1362feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1362feeder_combout\);

-- Location: FF_X29_Y13_N23
\RAM|ram_s~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1362feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1362_q\);

-- Location: LCCOMB_X27_Y13_N6
\RAM|ram_s~2559\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2559_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1362_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1330_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1330_q\,
	datad => \RAM|ram_s~1362_q\,
	combout => \RAM|ram_s~2559_combout\);

-- Location: FF_X28_Y11_N7
\RAM|ram_s~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1426_q\);

-- Location: LCCOMB_X28_Y11_N12
\RAM|ram_s~1394feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1394feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1394feeder_combout\);

-- Location: FF_X28_Y11_N13
\RAM|ram_s~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1394feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1394_q\);

-- Location: LCCOMB_X28_Y11_N6
\RAM|ram_s~2560\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2560_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2559_combout\ & (\RAM|ram_s~1426_q\)) # (!\RAM|ram_s~2559_combout\ & ((\RAM|ram_s~1394_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2559_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2559_combout\,
	datac => \RAM|ram_s~1426_q\,
	datad => \RAM|ram_s~1394_q\,
	combout => \RAM|ram_s~2560_combout\);

-- Location: LCCOMB_X22_Y24_N18
\RAM|ram_s~1138feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1138feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1138feeder_combout\);

-- Location: FF_X22_Y24_N19
\RAM|ram_s~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1138feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1138_q\);

-- Location: FF_X22_Y20_N1
\RAM|ram_s~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1074_q\);

-- Location: LCCOMB_X23_Y20_N24
\RAM|ram_s~1106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1106feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1106feeder_combout\);

-- Location: FF_X23_Y20_N25
\RAM|ram_s~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1106feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1106_q\);

-- Location: LCCOMB_X22_Y20_N0
\RAM|ram_s~2563\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2563_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1106_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1074_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1074_q\,
	datad => \RAM|ram_s~1106_q\,
	combout => \RAM|ram_s~2563_combout\);

-- Location: FF_X22_Y20_N19
\RAM|ram_s~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1170_q\);

-- Location: LCCOMB_X22_Y20_N18
\RAM|ram_s~2564\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2564_combout\ = (\RAM|ram_s~2563_combout\ & (((\RAM|ram_s~1170_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2563_combout\ & (\RAM|ram_s~1138_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1138_q\,
	datab => \RAM|ram_s~2563_combout\,
	datac => \RAM|ram_s~1170_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2564_combout\);

-- Location: LCCOMB_X22_Y19_N28
\RAM|ram_s~1234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1234feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1234feeder_combout\);

-- Location: FF_X22_Y19_N29
\RAM|ram_s~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1234feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1234_q\);

-- Location: FF_X22_Y18_N9
\RAM|ram_s~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1298_q\);

-- Location: FF_X23_Y25_N29
\RAM|ram_s~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1202_q\);

-- Location: LCCOMB_X31_Y25_N24
\RAM|ram_s~1266feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1266feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1266feeder_combout\);

-- Location: FF_X31_Y25_N25
\RAM|ram_s~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1266feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1266_q\);

-- Location: LCCOMB_X23_Y25_N28
\RAM|ram_s~2561\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2561_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~1266_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~1202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1202_q\,
	datad => \RAM|ram_s~1266_q\,
	combout => \RAM|ram_s~2561_combout\);

-- Location: LCCOMB_X22_Y18_N8
\RAM|ram_s~2562\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2562_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2561_combout\ & ((\RAM|ram_s~1298_q\))) # (!\RAM|ram_s~2561_combout\ & (\RAM|ram_s~1234_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1234_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1298_q\,
	datad => \RAM|ram_s~2561_combout\,
	combout => \RAM|ram_s~2562_combout\);

-- Location: LCCOMB_X26_Y18_N24
\RAM|ram_s~2565\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2565_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2562_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2564_combout\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2562_combout\,
	combout => \RAM|ram_s~2565_combout\);

-- Location: LCCOMB_X26_Y18_N6
\RAM|ram_s~2568\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2568_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2565_combout\ & (\RAM|ram_s~2567_combout\)) # (!\RAM|ram_s~2565_combout\ & ((\RAM|ram_s~2560_combout\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2567_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2560_combout\,
	datad => \RAM|ram_s~2565_combout\,
	combout => \RAM|ram_s~2568_combout\);

-- Location: LCCOMB_X32_Y14_N24
\RAM|ram_s~498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~498feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~498feeder_combout\);

-- Location: FF_X32_Y14_N25
\RAM|ram_s~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~498feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~498_q\);

-- Location: FF_X28_Y18_N23
\RAM|ram_s~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~530_q\);

-- Location: FF_X24_Y16_N3
\RAM|ram_s~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~434_q\);

-- Location: LCCOMB_X23_Y16_N28
\RAM|ram_s~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~466feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~466feeder_combout\);

-- Location: FF_X23_Y16_N29
\RAM|ram_s~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~466feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~466_q\);

-- Location: LCCOMB_X24_Y16_N2
\RAM|ram_s~2576\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2576_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~466_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~434_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~434_q\,
	datad => \RAM|ram_s~466_q\,
	combout => \RAM|ram_s~2576_combout\);

-- Location: LCCOMB_X28_Y18_N22
\RAM|ram_s~2577\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2577_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2576_combout\ & ((\RAM|ram_s~530_q\))) # (!\RAM|ram_s~2576_combout\ & (\RAM|ram_s~498_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~498_q\,
	datac => \RAM|ram_s~530_q\,
	datad => \RAM|ram_s~2576_combout\,
	combout => \RAM|ram_s~2577_combout\);

-- Location: LCCOMB_X26_Y20_N8
\RAM|ram_s~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~82feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~82feeder_combout\);

-- Location: FF_X26_Y20_N9
\RAM|ram_s~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~82feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~82_q\);

-- Location: FF_X24_Y24_N1
\RAM|ram_s~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~50_q\);

-- Location: LCCOMB_X28_Y25_N30
\RAM|ram_s~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~114feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~114feeder_combout\);

-- Location: FF_X28_Y25_N31
\RAM|ram_s~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~114feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~114_q\);

-- Location: LCCOMB_X24_Y24_N0
\RAM|ram_s~2573\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2573_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~114_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~50_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~50_q\,
	datad => \RAM|ram_s~114_q\,
	combout => \RAM|ram_s~2573_combout\);

-- Location: FF_X26_Y24_N31
\RAM|ram_s~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~146_q\);

-- Location: LCCOMB_X26_Y24_N30
\RAM|ram_s~2574\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2574_combout\ = (\RAM|ram_s~2573_combout\ & (((\RAM|ram_s~146_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2573_combout\ & (\RAM|ram_s~82_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~82_q\,
	datab => \RAM|ram_s~2573_combout\,
	datac => \RAM|ram_s~146_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2574_combout\);

-- Location: FF_X31_Y17_N17
\RAM|ram_s~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~306_q\);

-- Location: LCCOMB_X26_Y15_N22
\RAM|ram_s~370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~370feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~370feeder_combout\);

-- Location: FF_X26_Y15_N23
\RAM|ram_s~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~370feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~370_q\);

-- Location: LCCOMB_X31_Y17_N16
\RAM|ram_s~2571\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2571_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~370_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~306_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~306_q\,
	datad => \RAM|ram_s~370_q\,
	combout => \RAM|ram_s~2571_combout\);

-- Location: LCCOMB_X21_Y16_N2
\RAM|ram_s~338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~338feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~338feeder_combout\);

-- Location: FF_X21_Y16_N3
\RAM|ram_s~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~338feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~338_q\);

-- Location: FF_X23_Y18_N19
\RAM|ram_s~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~402_q\);

-- Location: LCCOMB_X23_Y18_N18
\RAM|ram_s~2572\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2572_combout\ = (\RAM|ram_s~2571_combout\ & (((\RAM|ram_s~402_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2571_combout\ & (\RAM|ram_s~338_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2571_combout\,
	datab => \RAM|ram_s~338_q\,
	datac => \RAM|ram_s~402_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2572_combout\);

-- Location: LCCOMB_X26_Y18_N20
\RAM|ram_s~2575\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2575_combout\ = (\ULA|resultado\(5) & (((\RAM|ram_s~2572_combout\) # (\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2574_combout\ & ((!\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2574_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2572_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2575_combout\);

-- Location: LCCOMB_X23_Y17_N30
\RAM|ram_s~178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~178feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~178feeder_combout\);

-- Location: FF_X23_Y17_N31
\RAM|ram_s~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~178feeder_combout\,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~178_q\);

-- Location: LCCOMB_X22_Y19_N10
\RAM|ram_s~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~210feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~210feeder_combout\);

-- Location: FF_X22_Y19_N11
\RAM|ram_s~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~210feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~210_q\);

-- Location: LCCOMB_X20_Y16_N0
\RAM|ram_s~2569\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2569_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~210_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~178_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~178_q\,
	datad => \RAM|ram_s~210_q\,
	combout => \RAM|ram_s~2569_combout\);

-- Location: FF_X20_Y17_N19
\RAM|ram_s~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~274_q\);

-- Location: LCCOMB_X20_Y17_N16
\RAM|ram_s~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~242feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~242feeder_combout\);

-- Location: FF_X20_Y17_N17
\RAM|ram_s~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~242feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~242_q\);

-- Location: LCCOMB_X20_Y17_N18
\RAM|ram_s~2570\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2570_combout\ = (\RAM|ram_s~2569_combout\ & (((\RAM|ram_s~274_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2569_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~242_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2569_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~274_q\,
	datad => \RAM|ram_s~242_q\,
	combout => \RAM|ram_s~2570_combout\);

-- Location: LCCOMB_X26_Y18_N22
\RAM|ram_s~2578\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2578_combout\ = (\RAM|ram_s~2575_combout\ & ((\RAM|ram_s~2577_combout\) # ((!\ULA|resultado\(4))))) # (!\RAM|ram_s~2575_combout\ & (((\ULA|resultado\(4) & \RAM|ram_s~2570_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2577_combout\,
	datab => \RAM|ram_s~2575_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2570_combout\,
	combout => \RAM|ram_s~2578_combout\);

-- Location: LCCOMB_X26_Y18_N8
\RAM|ram_s~2579\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2579_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2568_combout\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2578_combout\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2568_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~2578_combout\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2579_combout\);

-- Location: FF_X35_Y21_N23
\RAM|ram_s~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1650_q\);

-- Location: LCCOMB_X37_Y21_N14
\RAM|ram_s~1906feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1906feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1906feeder_combout\);

-- Location: FF_X37_Y21_N15
\RAM|ram_s~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1906feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1906_q\);

-- Location: LCCOMB_X35_Y21_N22
\RAM|ram_s~2580\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2580_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1906_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1650_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1650_q\,
	datad => \RAM|ram_s~1906_q\,
	combout => \RAM|ram_s~2580_combout\);

-- Location: LCCOMB_X26_Y18_N18
\RAM|ram_s~1778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1778feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1778feeder_combout\);

-- Location: FF_X26_Y18_N19
\RAM|ram_s~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1778feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1778_q\);

-- Location: FF_X26_Y18_N13
\RAM|ram_s~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2034_q\);

-- Location: LCCOMB_X26_Y18_N12
\RAM|ram_s~2581\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2581_combout\ = (\RAM|ram_s~2580_combout\ & (((\RAM|ram_s~2034_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2580_combout\ & (\RAM|ram_s~1778_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2580_combout\,
	datab => \RAM|ram_s~1778_q\,
	datac => \RAM|ram_s~2034_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2581_combout\);

-- Location: FF_X28_Y20_N31
\RAM|ram_s~2066\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2066_q\);

-- Location: LCCOMB_X35_Y23_N28
\RAM|ram_s~1810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1810feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1810feeder_combout\);

-- Location: FF_X35_Y23_N29
\RAM|ram_s~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1810feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1810_q\);

-- Location: FF_X35_Y23_N7
\RAM|ram_s~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1682_q\);

-- Location: LCCOMB_X35_Y23_N6
\RAM|ram_s~2587\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2587_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1810_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1682_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1810_q\,
	datac => \RAM|ram_s~1682_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2587_combout\);

-- Location: FF_X28_Y20_N27
\RAM|ram_s~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1938_q\);

-- Location: LCCOMB_X28_Y20_N26
\RAM|ram_s~2588\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2588_combout\ = (\RAM|ram_s~2587_combout\ & ((\RAM|ram_s~2066_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2587_combout\ & (((\RAM|ram_s~1938_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2066_q\,
	datab => \RAM|ram_s~2587_combout\,
	datac => \RAM|ram_s~1938_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2588_combout\);

-- Location: LCCOMB_X31_Y12_N16
\RAM|ram_s~1874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1874feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1874feeder_combout\);

-- Location: FF_X31_Y12_N17
\RAM|ram_s~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1874feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1874_q\);

-- Location: FF_X32_Y12_N23
\RAM|ram_s~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2002_q\);

-- Location: FF_X32_Y12_N29
\RAM|ram_s~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1618_q\);

-- Location: LCCOMB_X36_Y19_N24
\RAM|ram_s~1746feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1746feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1746feeder_combout\);

-- Location: FF_X36_Y19_N25
\RAM|ram_s~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1746feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1746_q\);

-- Location: LCCOMB_X32_Y12_N28
\RAM|ram_s~2582\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2582_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1746_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1618_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1618_q\,
	datad => \RAM|ram_s~1746_q\,
	combout => \RAM|ram_s~2582_combout\);

-- Location: LCCOMB_X32_Y12_N22
\RAM|ram_s~2583\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2583_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2582_combout\ & ((\RAM|ram_s~2002_q\))) # (!\RAM|ram_s~2582_combout\ & (\RAM|ram_s~1874_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1874_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2002_q\,
	datad => \RAM|ram_s~2582_combout\,
	combout => \RAM|ram_s~2583_combout\);

-- Location: LCCOMB_X24_Y22_N4
\RAM|ram_s~1714feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1714feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1714feeder_combout\);

-- Location: FF_X24_Y22_N5
\RAM|ram_s~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1714feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1714_q\);

-- Location: FF_X35_Y15_N29
\RAM|ram_s~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1970_q\);

-- Location: FF_X37_Y16_N23
\RAM|ram_s~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[11]~60_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1586_q\);

-- Location: LCCOMB_X37_Y16_N0
\RAM|ram_s~1842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1842feeder_combout\ = \MUX_BULA|Y[11]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[11]~60_combout\,
	combout => \RAM|ram_s~1842feeder_combout\);

-- Location: FF_X37_Y16_N1
\RAM|ram_s~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1842feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1842_q\);

-- Location: LCCOMB_X37_Y16_N22
\RAM|ram_s~2584\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2584_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1842_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1586_q\,
	datad => \RAM|ram_s~1842_q\,
	combout => \RAM|ram_s~2584_combout\);

-- Location: LCCOMB_X35_Y15_N28
\RAM|ram_s~2585\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2585_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2584_combout\ & ((\RAM|ram_s~1970_q\))) # (!\RAM|ram_s~2584_combout\ & (\RAM|ram_s~1714_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1714_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1970_q\,
	datad => \RAM|ram_s~2584_combout\,
	combout => \RAM|ram_s~2585_combout\);

-- Location: LCCOMB_X32_Y12_N8
\RAM|ram_s~2586\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2586_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~2583_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & ((\RAM|ram_s~2585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2583_combout\,
	datad => \RAM|ram_s~2585_combout\,
	combout => \RAM|ram_s~2586_combout\);

-- Location: LCCOMB_X26_Y18_N10
\RAM|ram_s~2589\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2589_combout\ = (\RAM|ram_s~2586_combout\ & (((\RAM|ram_s~2588_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2586_combout\ & (\RAM|ram_s~2581_combout\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2581_combout\,
	datab => \RAM|ram_s~2588_combout\,
	datac => \RAM|ram_s~2586_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2589_combout\);

-- Location: LCCOMB_X26_Y18_N4
\RAM|ram_s~2590\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2590_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2579_combout\ & ((\RAM|ram_s~2589_combout\))) # (!\RAM|ram_s~2579_combout\ & (\RAM|ram_s~2558_combout\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2558_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~2579_combout\,
	datad => \RAM|ram_s~2589_combout\,
	combout => \RAM|ram_s~2590_combout\);

-- Location: LCCOMB_X21_Y18_N26
\RAM|ram_s~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~211feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~211feeder_combout\);

-- Location: FF_X21_Y18_N27
\RAM|ram_s~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~211feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~211_q\);

-- Location: FF_X21_Y18_N13
\RAM|ram_s~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~179_q\);

-- Location: LCCOMB_X21_Y18_N12
\RAM|ram_s~2611\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2611_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~211_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~179_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~211_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~179_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2611_combout\);

-- Location: FF_X20_Y17_N3
\RAM|ram_s~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~275_q\);

-- Location: LCCOMB_X20_Y17_N24
\RAM|ram_s~243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~243feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~243feeder_combout\);

-- Location: FF_X20_Y17_N25
\RAM|ram_s~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~243feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~243_q\);

-- Location: LCCOMB_X20_Y17_N2
\RAM|ram_s~2612\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2612_combout\ = (\RAM|ram_s~2611_combout\ & (((\RAM|ram_s~275_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2611_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~243_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2611_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~275_q\,
	datad => \RAM|ram_s~243_q\,
	combout => \RAM|ram_s~2612_combout\);

-- Location: LCCOMB_X36_Y18_N28
\RAM|ram_s~499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~499feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~499feeder_combout\);

-- Location: FF_X36_Y18_N29
\RAM|ram_s~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~499feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~499_q\);

-- Location: FF_X24_Y18_N13
\RAM|ram_s~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~531_q\);

-- Location: LCCOMB_X23_Y16_N10
\RAM|ram_s~467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~467feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~467feeder_combout\);

-- Location: FF_X23_Y16_N11
\RAM|ram_s~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~467feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~467_q\);

-- Location: FF_X24_Y16_N13
\RAM|ram_s~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~435_q\);

-- Location: LCCOMB_X24_Y16_N12
\RAM|ram_s~2618\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2618_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~467_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~435_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~467_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~435_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2618_combout\);

-- Location: LCCOMB_X24_Y18_N12
\RAM|ram_s~2619\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2619_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2618_combout\ & ((\RAM|ram_s~531_q\))) # (!\RAM|ram_s~2618_combout\ & (\RAM|ram_s~499_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~499_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~531_q\,
	datad => \RAM|ram_s~2618_combout\,
	combout => \RAM|ram_s~2619_combout\);

-- Location: LCCOMB_X22_Y24_N6
\RAM|ram_s~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~339feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~339feeder_combout\);

-- Location: FF_X22_Y24_N7
\RAM|ram_s~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~339feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~339_q\);

-- Location: LCCOMB_X27_Y16_N30
\RAM|ram_s~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~371feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~371feeder_combout\);

-- Location: FF_X27_Y16_N31
\RAM|ram_s~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~371feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~371_q\);

-- Location: FF_X27_Y16_N25
\RAM|ram_s~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~307_q\);

-- Location: LCCOMB_X27_Y16_N24
\RAM|ram_s~2613\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2613_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~371_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~371_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~307_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2613_combout\);

-- Location: FF_X23_Y18_N7
\RAM|ram_s~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~403_q\);

-- Location: LCCOMB_X23_Y18_N6
\RAM|ram_s~2614\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2614_combout\ = (\RAM|ram_s~2613_combout\ & (((\RAM|ram_s~403_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2613_combout\ & (\RAM|ram_s~339_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~339_q\,
	datab => \RAM|ram_s~2613_combout\,
	datac => \RAM|ram_s~403_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2614_combout\);

-- Location: LCCOMB_X26_Y20_N18
\RAM|ram_s~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~83feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~83feeder_combout\);

-- Location: FF_X26_Y20_N19
\RAM|ram_s~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~83feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~83_q\);

-- Location: FF_X28_Y22_N3
\RAM|ram_s~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[12]~61_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~115_q\);

-- Location: FF_X24_Y24_N7
\RAM|ram_s~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~51_q\);

-- Location: LCCOMB_X24_Y24_N6
\RAM|ram_s~2615\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2615_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~115_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~51_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~115_q\,
	datac => \RAM|ram_s~51_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2615_combout\);

-- Location: FF_X26_Y24_N25
\RAM|ram_s~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~147_q\);

-- Location: LCCOMB_X26_Y24_N24
\RAM|ram_s~2616\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2616_combout\ = (\RAM|ram_s~2615_combout\ & (((\RAM|ram_s~147_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2615_combout\ & (\RAM|ram_s~83_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~83_q\,
	datab => \RAM|ram_s~2615_combout\,
	datac => \RAM|ram_s~147_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2616_combout\);

-- Location: LCCOMB_X23_Y18_N20
\RAM|ram_s~2617\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2617_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~2614_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~2616_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2614_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2616_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2617_combout\);

-- Location: LCCOMB_X23_Y18_N10
\RAM|ram_s~2620\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2620_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2617_combout\ & ((\RAM|ram_s~2619_combout\))) # (!\RAM|ram_s~2617_combout\ & (\RAM|ram_s~2612_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2612_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2619_combout\,
	datad => \RAM|ram_s~2617_combout\,
	combout => \RAM|ram_s~2620_combout\);

-- Location: LCCOMB_X26_Y12_N4
\RAM|ram_s~723feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~723feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~723feeder_combout\);

-- Location: FF_X26_Y12_N5
\RAM|ram_s~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~723feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~723_q\);

-- Location: FF_X26_Y12_N23
\RAM|ram_s~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~979_q\);

-- Location: FF_X31_Y16_N23
\RAM|ram_s~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~595_q\);

-- Location: LCCOMB_X28_Y17_N6
\RAM|ram_s~851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~851feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~851feeder_combout\);

-- Location: FF_X28_Y17_N7
\RAM|ram_s~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~851feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~851_q\);

-- Location: LCCOMB_X31_Y16_N22
\RAM|ram_s~2601\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2601_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~851_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~595_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~595_q\,
	datad => \RAM|ram_s~851_q\,
	combout => \RAM|ram_s~2601_combout\);

-- Location: LCCOMB_X26_Y12_N22
\RAM|ram_s~2602\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2602_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2601_combout\ & ((\RAM|ram_s~979_q\))) # (!\RAM|ram_s~2601_combout\ & (\RAM|ram_s~723_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~723_q\,
	datac => \RAM|ram_s~979_q\,
	datad => \RAM|ram_s~2601_combout\,
	combout => \RAM|ram_s~2602_combout\);

-- Location: LCCOMB_X23_Y22_N26
\RAM|ram_s~915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~915feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~915feeder_combout\);

-- Location: FF_X23_Y22_N27
\RAM|ram_s~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~915feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~915_q\);

-- Location: FF_X26_Y21_N19
\RAM|ram_s~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~659_q\);

-- Location: LCCOMB_X26_Y21_N18
\RAM|ram_s~2608\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2608_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~915_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~659_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~915_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~659_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2608_combout\);

-- Location: FF_X22_Y16_N23
\RAM|ram_s~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1043_q\);

-- Location: LCCOMB_X22_Y16_N0
\RAM|ram_s~787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~787feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~787feeder_combout\);

-- Location: FF_X22_Y16_N1
\RAM|ram_s~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~787feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~787_q\);

-- Location: LCCOMB_X22_Y16_N22
\RAM|ram_s~2609\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2609_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2608_combout\ & (\RAM|ram_s~1043_q\)) # (!\RAM|ram_s~2608_combout\ & ((\RAM|ram_s~787_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2608_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2608_combout\,
	datac => \RAM|ram_s~1043_q\,
	datad => \RAM|ram_s~787_q\,
	combout => \RAM|ram_s~2609_combout\);

-- Location: LCCOMB_X31_Y17_N14
\RAM|ram_s~819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~819feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~819feeder_combout\);

-- Location: FF_X31_Y17_N15
\RAM|ram_s~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~819feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~819_q\);

-- Location: FF_X27_Y15_N27
\RAM|ram_s~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~947_q\);

-- Location: FF_X24_Y20_N1
\RAM|ram_s~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~563_q\);

-- Location: LCCOMB_X24_Y22_N14
\RAM|ram_s~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~691feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~691feeder_combout\);

-- Location: FF_X24_Y22_N15
\RAM|ram_s~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~691feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~691_q\);

-- Location: LCCOMB_X24_Y20_N0
\RAM|ram_s~2605\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2605_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~691_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~563_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~563_q\,
	datad => \RAM|ram_s~691_q\,
	combout => \RAM|ram_s~2605_combout\);

-- Location: LCCOMB_X27_Y15_N26
\RAM|ram_s~2606\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2606_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2605_combout\ & ((\RAM|ram_s~947_q\))) # (!\RAM|ram_s~2605_combout\ & (\RAM|ram_s~819_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~819_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~947_q\,
	datad => \RAM|ram_s~2605_combout\,
	combout => \RAM|ram_s~2606_combout\);

-- Location: LCCOMB_X30_Y11_N4
\RAM|ram_s~755feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~755feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~755feeder_combout\);

-- Location: FF_X30_Y11_N5
\RAM|ram_s~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~755feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~755_q\);

-- Location: FF_X30_Y11_N15
\RAM|ram_s~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~627_q\);

-- Location: LCCOMB_X30_Y11_N14
\RAM|ram_s~2603\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2603_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~755_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~627_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~755_q\,
	datac => \RAM|ram_s~627_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2603_combout\);

-- Location: FF_X29_Y18_N29
\RAM|ram_s~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1011_q\);

-- Location: LCCOMB_X29_Y18_N2
\RAM|ram_s~883feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~883feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~883feeder_combout\);

-- Location: FF_X29_Y18_N3
\RAM|ram_s~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~883feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~883_q\);

-- Location: LCCOMB_X29_Y18_N28
\RAM|ram_s~2604\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2604_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2603_combout\ & (\RAM|ram_s~1011_q\)) # (!\RAM|ram_s~2603_combout\ & ((\RAM|ram_s~883_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2603_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2603_combout\,
	datac => \RAM|ram_s~1011_q\,
	datad => \RAM|ram_s~883_q\,
	combout => \RAM|ram_s~2604_combout\);

-- Location: LCCOMB_X23_Y18_N30
\RAM|ram_s~2607\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2607_combout\ = (\ULA|resultado\(3) & (((\RAM|ram_s~2604_combout\) # (\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2606_combout\ & ((!\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2606_combout\,
	datab => \RAM|ram_s~2604_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2607_combout\);

-- Location: LCCOMB_X23_Y18_N4
\RAM|ram_s~2610\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2610_combout\ = (\RAM|ram_s~2607_combout\ & (((\RAM|ram_s~2609_combout\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2607_combout\ & (\RAM|ram_s~2602_combout\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2602_combout\,
	datab => \RAM|ram_s~2609_combout\,
	datac => \RAM|ram_s~2607_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2610_combout\);

-- Location: LCCOMB_X23_Y18_N12
\RAM|ram_s~2621\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2621_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~2610_combout\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2620_combout\,
	datab => \RAM|ram_s~2610_combout\,
	datac => \ULA|resultado\(7),
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2621_combout\);

-- Location: LCCOMB_X22_Y22_N14
\RAM|ram_s~1107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1107feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1107feeder_combout\);

-- Location: FF_X22_Y22_N15
\RAM|ram_s~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1107feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1107_q\);

-- Location: FF_X22_Y20_N5
\RAM|ram_s~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1075_q\);

-- Location: LCCOMB_X22_Y20_N4
\RAM|ram_s~2595\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2595_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~1107_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~1075_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1107_q\,
	datac => \RAM|ram_s~1075_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2595_combout\);

-- Location: FF_X22_Y20_N31
\RAM|ram_s~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1171_q\);

-- Location: LCCOMB_X22_Y24_N16
\RAM|ram_s~1139feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1139feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1139feeder_combout\);

-- Location: FF_X22_Y24_N17
\RAM|ram_s~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1139feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1139_q\);

-- Location: LCCOMB_X22_Y20_N30
\RAM|ram_s~2596\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2596_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2595_combout\ & (\RAM|ram_s~1171_q\)) # (!\RAM|ram_s~2595_combout\ & ((\RAM|ram_s~1139_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2595_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2595_combout\,
	datac => \RAM|ram_s~1171_q\,
	datad => \RAM|ram_s~1139_q\,
	combout => \RAM|ram_s~2596_combout\);

-- Location: LCCOMB_X22_Y19_N8
\RAM|ram_s~1235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1235feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1235feeder_combout\);

-- Location: FF_X22_Y19_N9
\RAM|ram_s~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1235feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1235_q\);

-- Location: LCCOMB_X21_Y21_N16
\RAM|ram_s~1267feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1267feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1267feeder_combout\);

-- Location: FF_X21_Y21_N17
\RAM|ram_s~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1267feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1267_q\);

-- Location: FF_X22_Y21_N23
\RAM|ram_s~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1203_q\);

-- Location: LCCOMB_X22_Y21_N22
\RAM|ram_s~2593\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2593_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1267_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1203_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1267_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1203_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2593_combout\);

-- Location: FF_X22_Y18_N19
\RAM|ram_s~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1299_q\);

-- Location: LCCOMB_X22_Y18_N18
\RAM|ram_s~2594\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2594_combout\ = (\RAM|ram_s~2593_combout\ & (((\RAM|ram_s~1299_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2593_combout\ & (\RAM|ram_s~1235_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1235_q\,
	datab => \RAM|ram_s~2593_combout\,
	datac => \RAM|ram_s~1299_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2594_combout\);

-- Location: LCCOMB_X22_Y18_N24
\RAM|ram_s~2597\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2597_combout\ = (\ULA|resultado\(4) & (((\RAM|ram_s~2594_combout\) # (\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2596_combout\ & ((!\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2596_combout\,
	datab => \RAM|ram_s~2594_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2597_combout\);

-- Location: FF_X32_Y13_N25
\RAM|ram_s~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1331_q\);

-- Location: LCCOMB_X32_Y13_N6
\RAM|ram_s~1363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1363feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1363feeder_combout\);

-- Location: FF_X32_Y13_N7
\RAM|ram_s~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1363feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1363_q\);

-- Location: LCCOMB_X32_Y13_N24
\RAM|ram_s~2591\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2591_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1363_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1331_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1331_q\,
	datad => \RAM|ram_s~1363_q\,
	combout => \RAM|ram_s~2591_combout\);

-- Location: FF_X33_Y14_N27
\RAM|ram_s~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1427_q\);

-- Location: LCCOMB_X33_Y14_N12
\RAM|ram_s~1395feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1395feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1395feeder_combout\);

-- Location: FF_X33_Y14_N13
\RAM|ram_s~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1395feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1395_q\);

-- Location: LCCOMB_X33_Y14_N26
\RAM|ram_s~2592\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2592_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2591_combout\ & (\RAM|ram_s~1427_q\)) # (!\RAM|ram_s~2591_combout\ & ((\RAM|ram_s~1395_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2591_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2591_combout\,
	datac => \RAM|ram_s~1427_q\,
	datad => \RAM|ram_s~1395_q\,
	combout => \RAM|ram_s~2592_combout\);

-- Location: LCCOMB_X26_Y14_N24
\RAM|ram_s~1491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1491feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1491feeder_combout\);

-- Location: FF_X26_Y14_N25
\RAM|ram_s~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1491feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1491_q\);

-- Location: FF_X26_Y14_N23
\RAM|ram_s~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1555_q\);

-- Location: FF_X32_Y11_N3
\RAM|ram_s~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1459_q\);

-- Location: LCCOMB_X32_Y11_N12
\RAM|ram_s~1523feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1523feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1523feeder_combout\);

-- Location: FF_X32_Y11_N13
\RAM|ram_s~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1523feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1523_q\);

-- Location: LCCOMB_X32_Y11_N2
\RAM|ram_s~2598\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2598_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1523_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1459_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1459_q\,
	datad => \RAM|ram_s~1523_q\,
	combout => \RAM|ram_s~2598_combout\);

-- Location: LCCOMB_X26_Y14_N22
\RAM|ram_s~2599\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2599_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2598_combout\ & ((\RAM|ram_s~1555_q\))) # (!\RAM|ram_s~2598_combout\ & (\RAM|ram_s~1491_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1491_q\,
	datac => \RAM|ram_s~1555_q\,
	datad => \RAM|ram_s~2598_combout\,
	combout => \RAM|ram_s~2599_combout\);

-- Location: LCCOMB_X23_Y18_N24
\RAM|ram_s~2600\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2600_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2597_combout\ & ((\RAM|ram_s~2599_combout\))) # (!\RAM|ram_s~2597_combout\ & (\RAM|ram_s~2592_combout\)))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2597_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2597_combout\,
	datac => \RAM|ram_s~2592_combout\,
	datad => \RAM|ram_s~2599_combout\,
	combout => \RAM|ram_s~2600_combout\);

-- Location: LCCOMB_X26_Y18_N2
\RAM|ram_s~1779feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1779feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1779feeder_combout\);

-- Location: FF_X26_Y18_N3
\RAM|ram_s~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1779feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1779_q\);

-- Location: FF_X26_Y18_N17
\RAM|ram_s~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2035_q\);

-- Location: FF_X35_Y21_N29
\RAM|ram_s~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1651_q\);

-- Location: LCCOMB_X32_Y21_N0
\RAM|ram_s~1907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1907feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1907feeder_combout\);

-- Location: FF_X32_Y21_N1
\RAM|ram_s~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1907feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1907_q\);

-- Location: LCCOMB_X35_Y21_N28
\RAM|ram_s~2622\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2622_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1907_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1651_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1651_q\,
	datad => \RAM|ram_s~1907_q\,
	combout => \RAM|ram_s~2622_combout\);

-- Location: LCCOMB_X26_Y18_N16
\RAM|ram_s~2623\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2623_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2622_combout\ & ((\RAM|ram_s~2035_q\))) # (!\RAM|ram_s~2622_combout\ & (\RAM|ram_s~1779_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2622_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1779_q\,
	datac => \RAM|ram_s~2035_q\,
	datad => \RAM|ram_s~2622_combout\,
	combout => \RAM|ram_s~2623_combout\);

-- Location: LCCOMB_X30_Y16_N26
\RAM|ram_s~1875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1875feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1875feeder_combout\);

-- Location: FF_X30_Y16_N27
\RAM|ram_s~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1875feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1875_q\);

-- Location: FF_X37_Y20_N7
\RAM|ram_s~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2003_q\);

-- Location: LCCOMB_X32_Y22_N16
\RAM|ram_s~1747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1747feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1747feeder_combout\);

-- Location: FF_X32_Y22_N17
\RAM|ram_s~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1747feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1747_q\);

-- Location: FF_X32_Y22_N7
\RAM|ram_s~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1619_q\);

-- Location: LCCOMB_X32_Y22_N6
\RAM|ram_s~2624\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2624_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1747_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1747_q\,
	datac => \RAM|ram_s~1619_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2624_combout\);

-- Location: LCCOMB_X37_Y20_N6
\RAM|ram_s~2625\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2625_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2624_combout\ & ((\RAM|ram_s~2003_q\))) # (!\RAM|ram_s~2624_combout\ & (\RAM|ram_s~1875_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1875_q\,
	datac => \RAM|ram_s~2003_q\,
	datad => \RAM|ram_s~2624_combout\,
	combout => \RAM|ram_s~2625_combout\);

-- Location: FF_X37_Y16_N11
\RAM|ram_s~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1587_q\);

-- Location: LCCOMB_X37_Y16_N16
\RAM|ram_s~1843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1843feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1843feeder_combout\);

-- Location: FF_X37_Y16_N17
\RAM|ram_s~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1843feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1843_q\);

-- Location: LCCOMB_X37_Y16_N10
\RAM|ram_s~2626\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2626_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1843_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1587_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1587_q\,
	datad => \RAM|ram_s~1843_q\,
	combout => \RAM|ram_s~2626_combout\);

-- Location: LCCOMB_X24_Y22_N16
\RAM|ram_s~1715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1715feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1715feeder_combout\);

-- Location: FF_X24_Y22_N17
\RAM|ram_s~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1715feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1715_q\);

-- Location: FF_X37_Y20_N5
\RAM|ram_s~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1971_q\);

-- Location: LCCOMB_X37_Y20_N4
\RAM|ram_s~2627\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2627_combout\ = (\RAM|ram_s~2626_combout\ & (((\RAM|ram_s~1971_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2626_combout\ & (\RAM|ram_s~1715_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2626_combout\,
	datab => \RAM|ram_s~1715_q\,
	datac => \RAM|ram_s~1971_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2627_combout\);

-- Location: LCCOMB_X37_Y20_N22
\RAM|ram_s~2628\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2628_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2625_combout\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2627_combout\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2625_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2627_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2628_combout\);

-- Location: LCCOMB_X28_Y22_N24
\RAM|ram_s~2067feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2067feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~2067feeder_combout\);

-- Location: FF_X28_Y22_N25
\RAM|ram_s~2067\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2067feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2067_q\);

-- Location: FF_X31_Y20_N29
\RAM|ram_s~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1939_q\);

-- Location: FF_X35_Y20_N9
\RAM|ram_s~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[12]~61_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1683_q\);

-- Location: LCCOMB_X35_Y20_N6
\RAM|ram_s~1811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1811feeder_combout\ = \MUX_BULA|Y[12]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[12]~61_combout\,
	combout => \RAM|ram_s~1811feeder_combout\);

-- Location: FF_X35_Y20_N7
\RAM|ram_s~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1811feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1811_q\);

-- Location: LCCOMB_X35_Y20_N8
\RAM|ram_s~2629\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2629_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1811_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1683_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1683_q\,
	datad => \RAM|ram_s~1811_q\,
	combout => \RAM|ram_s~2629_combout\);

-- Location: LCCOMB_X31_Y20_N28
\RAM|ram_s~2630\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2630_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2629_combout\ & (\RAM|ram_s~2067_q\)) # (!\RAM|ram_s~2629_combout\ & ((\RAM|ram_s~1939_q\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2067_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1939_q\,
	datad => \RAM|ram_s~2629_combout\,
	combout => \RAM|ram_s~2630_combout\);

-- Location: LCCOMB_X26_Y18_N14
\RAM|ram_s~2631\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2631_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2628_combout\ & ((\RAM|ram_s~2630_combout\))) # (!\RAM|ram_s~2628_combout\ & (\RAM|ram_s~2623_combout\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2623_combout\,
	datac => \RAM|ram_s~2628_combout\,
	datad => \RAM|ram_s~2630_combout\,
	combout => \RAM|ram_s~2631_combout\);

-- Location: LCCOMB_X23_Y18_N14
\RAM|ram_s~2632\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2632_combout\ = (\RAM|ram_s~2621_combout\ & (((\RAM|ram_s~2631_combout\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2621_combout\ & (\RAM|ram_s~2600_combout\ & (\ULA|resultado\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2621_combout\,
	datab => \RAM|ram_s~2600_combout\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~2631_combout\,
	combout => \RAM|ram_s~2632_combout\);

-- Location: FF_X21_Y19_N19
\RAM|ram_s~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~180_q\);

-- Location: LCCOMB_X22_Y19_N16
\RAM|ram_s~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~212feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~212feeder_combout\);

-- Location: FF_X22_Y19_N17
\RAM|ram_s~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~212feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~212_q\);

-- Location: LCCOMB_X21_Y19_N18
\RAM|ram_s~2653\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2653_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~212_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~180_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~180_q\,
	datad => \RAM|ram_s~212_q\,
	combout => \RAM|ram_s~2653_combout\);

-- Location: FF_X20_Y17_N23
\RAM|ram_s~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~276_q\);

-- Location: LCCOMB_X20_Y17_N20
\RAM|ram_s~244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~244feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~244feeder_combout\);

-- Location: FF_X20_Y17_N21
\RAM|ram_s~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~244feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~244_q\);

-- Location: LCCOMB_X20_Y17_N22
\RAM|ram_s~2654\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2654_combout\ = (\RAM|ram_s~2653_combout\ & (((\RAM|ram_s~276_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2653_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~244_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2653_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~276_q\,
	datad => \RAM|ram_s~244_q\,
	combout => \RAM|ram_s~2654_combout\);

-- Location: LCCOMB_X32_Y14_N18
\RAM|ram_s~500feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~500feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~500feeder_combout\);

-- Location: FF_X32_Y14_N19
\RAM|ram_s~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~500feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~500_q\);

-- Location: FF_X28_Y15_N11
\RAM|ram_s~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~532_q\);

-- Location: FF_X24_Y16_N7
\RAM|ram_s~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~436_q\);

-- Location: LCCOMB_X23_Y16_N12
\RAM|ram_s~468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~468feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~468feeder_combout\);

-- Location: FF_X23_Y16_N13
\RAM|ram_s~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~468feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~468_q\);

-- Location: LCCOMB_X24_Y16_N6
\RAM|ram_s~2660\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2660_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~468_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~436_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~436_q\,
	datad => \RAM|ram_s~468_q\,
	combout => \RAM|ram_s~2660_combout\);

-- Location: LCCOMB_X28_Y15_N10
\RAM|ram_s~2661\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2661_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2660_combout\ & ((\RAM|ram_s~532_q\))) # (!\RAM|ram_s~2660_combout\ & (\RAM|ram_s~500_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~500_q\,
	datac => \RAM|ram_s~532_q\,
	datad => \RAM|ram_s~2660_combout\,
	combout => \RAM|ram_s~2661_combout\);

-- Location: LCCOMB_X26_Y20_N12
\RAM|ram_s~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~84feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~84feeder_combout\);

-- Location: FF_X26_Y20_N13
\RAM|ram_s~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~84feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~84_q\);

-- Location: FF_X24_Y24_N27
\RAM|ram_s~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~52_q\);

-- Location: LCCOMB_X33_Y24_N12
\RAM|ram_s~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~116feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~116feeder_combout\);

-- Location: FF_X33_Y24_N13
\RAM|ram_s~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~116feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~116_q\);

-- Location: LCCOMB_X24_Y24_N26
\RAM|ram_s~2657\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2657_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~116_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~52_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~52_q\,
	datad => \RAM|ram_s~116_q\,
	combout => \RAM|ram_s~2657_combout\);

-- Location: FF_X26_Y24_N3
\RAM|ram_s~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~148_q\);

-- Location: LCCOMB_X26_Y24_N2
\RAM|ram_s~2658\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2658_combout\ = (\RAM|ram_s~2657_combout\ & (((\RAM|ram_s~148_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2657_combout\ & (\RAM|ram_s~84_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~84_q\,
	datab => \RAM|ram_s~2657_combout\,
	datac => \RAM|ram_s~148_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2658_combout\);

-- Location: FF_X27_Y16_N9
\RAM|ram_s~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~308_q\);

-- Location: LCCOMB_X27_Y16_N26
\RAM|ram_s~372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~372feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~372feeder_combout\);

-- Location: FF_X27_Y16_N27
\RAM|ram_s~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~372feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~372_q\);

-- Location: LCCOMB_X27_Y16_N8
\RAM|ram_s~2655\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2655_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~372_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~308_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~308_q\,
	datad => \RAM|ram_s~372_q\,
	combout => \RAM|ram_s~2655_combout\);

-- Location: FF_X21_Y16_N19
\RAM|ram_s~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~404_q\);

-- Location: LCCOMB_X21_Y16_N28
\RAM|ram_s~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~340feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~340feeder_combout\);

-- Location: FF_X21_Y16_N29
\RAM|ram_s~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~340feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~340_q\);

-- Location: LCCOMB_X21_Y16_N18
\RAM|ram_s~2656\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2656_combout\ = (\RAM|ram_s~2655_combout\ & (((\RAM|ram_s~404_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2655_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~340_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2655_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~404_q\,
	datad => \RAM|ram_s~340_q\,
	combout => \RAM|ram_s~2656_combout\);

-- Location: LCCOMB_X21_Y16_N16
\RAM|ram_s~2659\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2659_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4)) # (\RAM|ram_s~2656_combout\)))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2658_combout\ & (!\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2658_combout\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2656_combout\,
	combout => \RAM|ram_s~2659_combout\);

-- Location: LCCOMB_X20_Y15_N20
\RAM|ram_s~2662\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2662_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2659_combout\ & ((\RAM|ram_s~2661_combout\))) # (!\RAM|ram_s~2659_combout\ & (\RAM|ram_s~2654_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2654_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2661_combout\,
	datad => \RAM|ram_s~2659_combout\,
	combout => \RAM|ram_s~2662_combout\);

-- Location: FF_X32_Y13_N5
\RAM|ram_s~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1332_q\);

-- Location: LCCOMB_X32_Y13_N18
\RAM|ram_s~1364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1364feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1364feeder_combout\);

-- Location: FF_X32_Y13_N19
\RAM|ram_s~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1364feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1364_q\);

-- Location: LCCOMB_X32_Y13_N4
\RAM|ram_s~2643\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2643_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1364_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1332_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1332_q\,
	datad => \RAM|ram_s~1364_q\,
	combout => \RAM|ram_s~2643_combout\);

-- Location: FF_X28_Y11_N23
\RAM|ram_s~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1428_q\);

-- Location: LCCOMB_X28_Y11_N16
\RAM|ram_s~1396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1396feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1396feeder_combout\);

-- Location: FF_X28_Y11_N17
\RAM|ram_s~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1396feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1396_q\);

-- Location: LCCOMB_X28_Y11_N22
\RAM|ram_s~2644\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2644_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2643_combout\ & (\RAM|ram_s~1428_q\)) # (!\RAM|ram_s~2643_combout\ & ((\RAM|ram_s~1396_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2643_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2643_combout\,
	datac => \RAM|ram_s~1428_q\,
	datad => \RAM|ram_s~1396_q\,
	combout => \RAM|ram_s~2644_combout\);

-- Location: LCCOMB_X31_Y14_N14
\RAM|ram_s~1524feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1524feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1524feeder_combout\);

-- Location: FF_X31_Y14_N15
\RAM|ram_s~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1524feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1524_q\);

-- Location: FF_X27_Y14_N31
\RAM|ram_s~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1460_q\);

-- Location: LCCOMB_X27_Y14_N30
\RAM|ram_s~2650\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2650_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1524_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1460_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1524_q\,
	datac => \RAM|ram_s~1460_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2650_combout\);

-- Location: FF_X28_Y14_N13
\RAM|ram_s~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1556_q\);

-- Location: LCCOMB_X28_Y14_N10
\RAM|ram_s~1492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1492feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1492feeder_combout\);

-- Location: FF_X28_Y14_N11
\RAM|ram_s~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1492feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1492_q\);

-- Location: LCCOMB_X28_Y14_N12
\RAM|ram_s~2651\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2651_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2650_combout\ & (\RAM|ram_s~1556_q\)) # (!\RAM|ram_s~2650_combout\ & ((\RAM|ram_s~1492_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2650_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2650_combout\,
	datac => \RAM|ram_s~1556_q\,
	datad => \RAM|ram_s~1492_q\,
	combout => \RAM|ram_s~2651_combout\);

-- Location: FF_X20_Y21_N17
\RAM|ram_s~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1204_q\);

-- Location: LCCOMB_X21_Y21_N22
\RAM|ram_s~1268feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1268feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1268feeder_combout\);

-- Location: FF_X21_Y21_N23
\RAM|ram_s~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1268feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1268_q\);

-- Location: LCCOMB_X20_Y21_N16
\RAM|ram_s~2645\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2645_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1268_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1204_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1204_q\,
	datad => \RAM|ram_s~1268_q\,
	combout => \RAM|ram_s~2645_combout\);

-- Location: FF_X21_Y20_N19
\RAM|ram_s~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1300_q\);

-- Location: LCCOMB_X22_Y19_N2
\RAM|ram_s~1236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1236feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1236feeder_combout\);

-- Location: FF_X22_Y19_N3
\RAM|ram_s~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1236feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1236_q\);

-- Location: LCCOMB_X21_Y20_N18
\RAM|ram_s~2646\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2646_combout\ = (\RAM|ram_s~2645_combout\ & (((\RAM|ram_s~1300_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2645_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1236_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2645_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1300_q\,
	datad => \RAM|ram_s~1236_q\,
	combout => \RAM|ram_s~2646_combout\);

-- Location: FF_X22_Y20_N17
\RAM|ram_s~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1076_q\);

-- Location: LCCOMB_X21_Y20_N8
\RAM|ram_s~1108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1108feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1108feeder_combout\);

-- Location: FF_X21_Y20_N9
\RAM|ram_s~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1108feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1108_q\);

-- Location: LCCOMB_X22_Y20_N16
\RAM|ram_s~2647\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2647_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1108_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1076_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1076_q\,
	datad => \RAM|ram_s~1108_q\,
	combout => \RAM|ram_s~2647_combout\);

-- Location: FF_X22_Y20_N27
\RAM|ram_s~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1172_q\);

-- Location: LCCOMB_X22_Y24_N8
\RAM|ram_s~1140feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1140feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1140feeder_combout\);

-- Location: FF_X22_Y24_N9
\RAM|ram_s~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1140feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1140_q\);

-- Location: LCCOMB_X22_Y20_N26
\RAM|ram_s~2648\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2648_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2647_combout\ & (\RAM|ram_s~1172_q\)) # (!\RAM|ram_s~2647_combout\ & ((\RAM|ram_s~1140_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2647_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2647_combout\,
	datac => \RAM|ram_s~1172_q\,
	datad => \RAM|ram_s~1140_q\,
	combout => \RAM|ram_s~2648_combout\);

-- Location: LCCOMB_X21_Y20_N30
\RAM|ram_s~2649\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2649_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~2646_combout\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~2648_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2646_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2648_combout\,
	combout => \RAM|ram_s~2649_combout\);

-- Location: LCCOMB_X20_Y15_N18
\RAM|ram_s~2652\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2652_combout\ = (\RAM|ram_s~2649_combout\ & (((\RAM|ram_s~2651_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2649_combout\ & (\RAM|ram_s~2644_combout\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2644_combout\,
	datab => \RAM|ram_s~2651_combout\,
	datac => \RAM|ram_s~2649_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2652_combout\);

-- Location: LCCOMB_X20_Y15_N22
\RAM|ram_s~2663\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2663_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6)) # (\RAM|ram_s~2652_combout\)))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2662_combout\ & (!\ULA|resultado\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2662_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2652_combout\,
	combout => \RAM|ram_s~2663_combout\);

-- Location: FF_X28_Y20_N23
\RAM|ram_s~2068\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2068_q\);

-- Location: FF_X35_Y20_N21
\RAM|ram_s~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1684_q\);

-- Location: LCCOMB_X35_Y20_N2
\RAM|ram_s~1812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1812feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1812feeder_combout\);

-- Location: FF_X35_Y20_N3
\RAM|ram_s~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1812feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1812_q\);

-- Location: LCCOMB_X35_Y20_N20
\RAM|ram_s~2671\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2671_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1812_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1684_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1684_q\,
	datad => \RAM|ram_s~1812_q\,
	combout => \RAM|ram_s~2671_combout\);

-- Location: FF_X28_Y20_N17
\RAM|ram_s~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1940_q\);

-- Location: LCCOMB_X28_Y20_N16
\RAM|ram_s~2672\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2672_combout\ = (\RAM|ram_s~2671_combout\ & ((\RAM|ram_s~2068_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2671_combout\ & (((\RAM|ram_s~1940_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2068_q\,
	datab => \RAM|ram_s~2671_combout\,
	datac => \RAM|ram_s~1940_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2672_combout\);

-- Location: FF_X37_Y16_N15
\RAM|ram_s~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1588_q\);

-- Location: LCCOMB_X37_Y16_N20
\RAM|ram_s~1844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1844feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1844feeder_combout\);

-- Location: FF_X37_Y16_N21
\RAM|ram_s~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1844feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1844_q\);

-- Location: LCCOMB_X37_Y16_N14
\RAM|ram_s~2668\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2668_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1844_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1588_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1588_q\,
	datad => \RAM|ram_s~1844_q\,
	combout => \RAM|ram_s~2668_combout\);

-- Location: LCCOMB_X38_Y16_N18
\RAM|ram_s~1716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1716feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1716feeder_combout\);

-- Location: FF_X38_Y16_N19
\RAM|ram_s~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1716feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1716_q\);

-- Location: FF_X38_Y16_N9
\RAM|ram_s~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1972_q\);

-- Location: LCCOMB_X38_Y16_N8
\RAM|ram_s~2669\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2669_combout\ = (\RAM|ram_s~2668_combout\ & (((\RAM|ram_s~1972_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2668_combout\ & (\RAM|ram_s~1716_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2668_combout\,
	datab => \RAM|ram_s~1716_q\,
	datac => \RAM|ram_s~1972_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2669_combout\);

-- Location: LCCOMB_X32_Y22_N0
\RAM|ram_s~1748feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1748feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1748feeder_combout\);

-- Location: FF_X32_Y22_N1
\RAM|ram_s~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1748feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1748_q\);

-- Location: FF_X32_Y22_N23
\RAM|ram_s~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1620_q\);

-- Location: LCCOMB_X32_Y22_N22
\RAM|ram_s~2666\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2666_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1748_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1620_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1748_q\,
	datac => \RAM|ram_s~1620_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2666_combout\);

-- Location: FF_X30_Y20_N29
\RAM|ram_s~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2004_q\);

-- Location: LCCOMB_X31_Y18_N0
\RAM|ram_s~1876feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1876feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1876feeder_combout\);

-- Location: FF_X31_Y18_N1
\RAM|ram_s~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1876feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1876_q\);

-- Location: LCCOMB_X30_Y20_N28
\RAM|ram_s~2667\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2667_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2666_combout\ & (\RAM|ram_s~2004_q\)) # (!\RAM|ram_s~2666_combout\ & ((\RAM|ram_s~1876_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2666_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2666_combout\,
	datac => \RAM|ram_s~2004_q\,
	datad => \RAM|ram_s~1876_q\,
	combout => \RAM|ram_s~2667_combout\);

-- Location: LCCOMB_X37_Y17_N10
\RAM|ram_s~2670\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2670_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~2667_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~2669_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2669_combout\,
	datad => \RAM|ram_s~2667_combout\,
	combout => \RAM|ram_s~2670_combout\);

-- Location: FF_X35_Y21_N27
\RAM|ram_s~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1652_q\);

-- Location: LCCOMB_X32_Y21_N18
\RAM|ram_s~1908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1908feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1908feeder_combout\);

-- Location: FF_X32_Y21_N19
\RAM|ram_s~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1908feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1908_q\);

-- Location: LCCOMB_X35_Y21_N26
\RAM|ram_s~2664\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2664_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1908_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1652_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1652_q\,
	datad => \RAM|ram_s~1908_q\,
	combout => \RAM|ram_s~2664_combout\);

-- Location: LCCOMB_X38_Y20_N8
\RAM|ram_s~1780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1780feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~1780feeder_combout\);

-- Location: FF_X38_Y20_N9
\RAM|ram_s~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1780feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1780_q\);

-- Location: FF_X38_Y20_N3
\RAM|ram_s~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2036_q\);

-- Location: LCCOMB_X38_Y20_N2
\RAM|ram_s~2665\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2665_combout\ = (\RAM|ram_s~2664_combout\ & (((\RAM|ram_s~2036_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2664_combout\ & (\RAM|ram_s~1780_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2664_combout\,
	datab => \RAM|ram_s~1780_q\,
	datac => \RAM|ram_s~2036_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2665_combout\);

-- Location: LCCOMB_X36_Y17_N20
\RAM|ram_s~2673\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2673_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2670_combout\ & (\RAM|ram_s~2672_combout\)) # (!\RAM|ram_s~2670_combout\ & ((\RAM|ram_s~2665_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2670_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2672_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2670_combout\,
	datad => \RAM|ram_s~2665_combout\,
	combout => \RAM|ram_s~2673_combout\);

-- Location: LCCOMB_X23_Y24_N18
\RAM|ram_s~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~692feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~692feeder_combout\);

-- Location: FF_X23_Y24_N19
\RAM|ram_s~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~692feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~692_q\);

-- Location: FF_X24_Y24_N9
\RAM|ram_s~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~564_q\);

-- Location: LCCOMB_X24_Y24_N8
\RAM|ram_s~2637\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2637_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~692_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~564_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~692_q\,
	datac => \RAM|ram_s~564_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2637_combout\);

-- Location: FF_X30_Y15_N11
\RAM|ram_s~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~948_q\);

-- Location: LCCOMB_X29_Y15_N20
\RAM|ram_s~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~820feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~820feeder_combout\);

-- Location: FF_X29_Y15_N21
\RAM|ram_s~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~820feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~820_q\);

-- Location: LCCOMB_X30_Y15_N10
\RAM|ram_s~2638\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2638_combout\ = (\RAM|ram_s~2637_combout\ & (((\RAM|ram_s~948_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2637_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~820_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2637_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~948_q\,
	datad => \RAM|ram_s~820_q\,
	combout => \RAM|ram_s~2638_combout\);

-- Location: FF_X30_Y11_N3
\RAM|ram_s~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~628_q\);

-- Location: LCCOMB_X30_Y11_N0
\RAM|ram_s~756feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~756feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~756feeder_combout\);

-- Location: FF_X30_Y11_N1
\RAM|ram_s~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~756feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~756_q\);

-- Location: LCCOMB_X30_Y11_N2
\RAM|ram_s~2635\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2635_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~756_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~628_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~628_q\,
	datad => \RAM|ram_s~756_q\,
	combout => \RAM|ram_s~2635_combout\);

-- Location: FF_X30_Y15_N25
\RAM|ram_s~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1012_q\);

-- Location: LCCOMB_X29_Y18_N26
\RAM|ram_s~884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~884feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~884feeder_combout\);

-- Location: FF_X29_Y18_N27
\RAM|ram_s~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~884feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~884_q\);

-- Location: LCCOMB_X30_Y15_N24
\RAM|ram_s~2636\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2636_combout\ = (\RAM|ram_s~2635_combout\ & (((\RAM|ram_s~1012_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2635_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~884_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2635_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1012_q\,
	datad => \RAM|ram_s~884_q\,
	combout => \RAM|ram_s~2636_combout\);

-- Location: LCCOMB_X30_Y15_N16
\RAM|ram_s~2639\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2639_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~2636_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2638_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2636_combout\,
	combout => \RAM|ram_s~2639_combout\);

-- Location: LCCOMB_X32_Y16_N0
\RAM|ram_s~724feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~724feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~724feeder_combout\);

-- Location: FF_X32_Y16_N1
\RAM|ram_s~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~724feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~724_q\);

-- Location: FF_X31_Y16_N15
\RAM|ram_s~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~980_q\);

-- Location: LCCOMB_X28_Y16_N20
\RAM|ram_s~852feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~852feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~852feeder_combout\);

-- Location: FF_X28_Y16_N21
\RAM|ram_s~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~852feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~852_q\);

-- Location: FF_X31_Y16_N25
\RAM|ram_s~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~596_q\);

-- Location: LCCOMB_X31_Y16_N24
\RAM|ram_s~2633\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2633_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~852_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~852_q\,
	datac => \RAM|ram_s~596_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2633_combout\);

-- Location: LCCOMB_X31_Y16_N14
\RAM|ram_s~2634\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2634_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2633_combout\ & ((\RAM|ram_s~980_q\))) # (!\RAM|ram_s~2633_combout\ & (\RAM|ram_s~724_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~724_q\,
	datac => \RAM|ram_s~980_q\,
	datad => \RAM|ram_s~2633_combout\,
	combout => \RAM|ram_s~2634_combout\);

-- Location: FF_X30_Y21_N23
\RAM|ram_s~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~660_q\);

-- Location: LCCOMB_X27_Y18_N8
\RAM|ram_s~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~916feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~916feeder_combout\);

-- Location: FF_X27_Y18_N9
\RAM|ram_s~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~916feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~916_q\);

-- Location: LCCOMB_X30_Y21_N22
\RAM|ram_s~2640\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2640_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~916_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~660_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~660_q\,
	datad => \RAM|ram_s~916_q\,
	combout => \RAM|ram_s~2640_combout\);

-- Location: FF_X22_Y13_N11
\RAM|ram_s~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[13]~62_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1044_q\);

-- Location: LCCOMB_X22_Y13_N28
\RAM|ram_s~788feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~788feeder_combout\ = \MUX_BULA|Y[13]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[13]~62_combout\,
	combout => \RAM|ram_s~788feeder_combout\);

-- Location: FF_X22_Y13_N29
\RAM|ram_s~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~788feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~788_q\);

-- Location: LCCOMB_X22_Y13_N10
\RAM|ram_s~2641\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2641_combout\ = (\RAM|ram_s~2640_combout\ & (((\RAM|ram_s~1044_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2640_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~788_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2640_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1044_q\,
	datad => \RAM|ram_s~788_q\,
	combout => \RAM|ram_s~2641_combout\);

-- Location: LCCOMB_X22_Y15_N22
\RAM|ram_s~2642\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2642_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2639_combout\ & ((\RAM|ram_s~2641_combout\))) # (!\RAM|ram_s~2639_combout\ & (\RAM|ram_s~2634_combout\)))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2639_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2639_combout\,
	datac => \RAM|ram_s~2634_combout\,
	datad => \RAM|ram_s~2641_combout\,
	combout => \RAM|ram_s~2642_combout\);

-- Location: LCCOMB_X20_Y15_N28
\RAM|ram_s~2674\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2674_combout\ = (\RAM|ram_s~2663_combout\ & ((\RAM|ram_s~2673_combout\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~2663_combout\ & (((\ULA|resultado\(6) & \RAM|ram_s~2642_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2663_combout\,
	datab => \RAM|ram_s~2673_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2642_combout\,
	combout => \RAM|ram_s~2674_combout\);

-- Location: LCCOMB_X21_Y18_N14
\RAM|ram_s~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~213feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~213feeder_combout\);

-- Location: FF_X21_Y18_N15
\RAM|ram_s~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~213feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~213_q\);

-- Location: FF_X21_Y18_N25
\RAM|ram_s~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~181_q\);

-- Location: LCCOMB_X21_Y18_N24
\RAM|ram_s~2695\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2695_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~213_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~181_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~213_q\,
	datac => \RAM|ram_s~181_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2695_combout\);

-- Location: FF_X24_Y18_N19
\RAM|ram_s~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~277_q\);

-- Location: LCCOMB_X29_Y25_N28
\RAM|ram_s~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~245feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~245feeder_combout\);

-- Location: FF_X29_Y25_N29
\RAM|ram_s~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~245feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~245_q\);

-- Location: LCCOMB_X24_Y18_N18
\RAM|ram_s~2696\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2696_combout\ = (\RAM|ram_s~2695_combout\ & (((\RAM|ram_s~277_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2695_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~245_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2695_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~277_q\,
	datad => \RAM|ram_s~245_q\,
	combout => \RAM|ram_s~2696_combout\);

-- Location: LCCOMB_X33_Y15_N26
\RAM|ram_s~469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~469feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~469feeder_combout\);

-- Location: FF_X33_Y15_N27
\RAM|ram_s~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~469feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~469_q\);

-- Location: FF_X27_Y14_N23
\RAM|ram_s~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~437_q\);

-- Location: LCCOMB_X27_Y14_N22
\RAM|ram_s~2702\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2702_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~469_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~437_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~469_q\,
	datac => \RAM|ram_s~437_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2702_combout\);

-- Location: FF_X28_Y18_N21
\RAM|ram_s~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~533_q\);

-- Location: LCCOMB_X32_Y14_N8
\RAM|ram_s~501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~501feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~501feeder_combout\);

-- Location: FF_X32_Y14_N9
\RAM|ram_s~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~501feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~501_q\);

-- Location: LCCOMB_X28_Y18_N20
\RAM|ram_s~2703\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2703_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2702_combout\ & (\RAM|ram_s~533_q\)) # (!\RAM|ram_s~2702_combout\ & ((\RAM|ram_s~501_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2702_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2702_combout\,
	datac => \RAM|ram_s~533_q\,
	datad => \RAM|ram_s~501_q\,
	combout => \RAM|ram_s~2703_combout\);

-- Location: LCCOMB_X26_Y20_N10
\RAM|ram_s~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~85feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~85feeder_combout\);

-- Location: FF_X26_Y20_N11
\RAM|ram_s~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~85feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~85_q\);

-- Location: FF_X26_Y24_N11
\RAM|ram_s~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~149_q\);

-- Location: FF_X28_Y22_N15
\RAM|ram_s~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~117_q\);

-- Location: FF_X27_Y25_N15
\RAM|ram_s~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~53_q\);

-- Location: LCCOMB_X27_Y25_N14
\RAM|ram_s~2699\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2699_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~117_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~117_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~53_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2699_combout\);

-- Location: LCCOMB_X26_Y24_N10
\RAM|ram_s~2700\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2700_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2699_combout\ & ((\RAM|ram_s~149_q\))) # (!\RAM|ram_s~2699_combout\ & (\RAM|ram_s~85_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~85_q\,
	datac => \RAM|ram_s~149_q\,
	datad => \RAM|ram_s~2699_combout\,
	combout => \RAM|ram_s~2700_combout\);

-- Location: FF_X26_Y15_N27
\RAM|ram_s~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~309_q\);

-- Location: LCCOMB_X26_Y15_N20
\RAM|ram_s~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~373feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~373feeder_combout\);

-- Location: FF_X26_Y15_N21
\RAM|ram_s~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~373feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~373_q\);

-- Location: LCCOMB_X26_Y15_N26
\RAM|ram_s~2697\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2697_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~373_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~309_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~309_q\,
	datad => \RAM|ram_s~373_q\,
	combout => \RAM|ram_s~2697_combout\);

-- Location: LCCOMB_X29_Y17_N28
\RAM|ram_s~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~341feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~341feeder_combout\);

-- Location: FF_X29_Y17_N29
\RAM|ram_s~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~341feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~341_q\);

-- Location: FF_X26_Y24_N29
\RAM|ram_s~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~405_q\);

-- Location: LCCOMB_X26_Y24_N28
\RAM|ram_s~2698\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2698_combout\ = (\RAM|ram_s~2697_combout\ & (((\RAM|ram_s~405_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2697_combout\ & (\RAM|ram_s~341_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2697_combout\,
	datab => \RAM|ram_s~341_q\,
	datac => \RAM|ram_s~405_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2698_combout\);

-- Location: LCCOMB_X26_Y24_N16
\RAM|ram_s~2701\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2701_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~2698_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2700_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2700_combout\,
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~2698_combout\,
	combout => \RAM|ram_s~2701_combout\);

-- Location: LCCOMB_X26_Y24_N18
\RAM|ram_s~2704\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2704_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2701_combout\ & ((\RAM|ram_s~2703_combout\))) # (!\RAM|ram_s~2701_combout\ & (\RAM|ram_s~2696_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2696_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2703_combout\,
	datad => \RAM|ram_s~2701_combout\,
	combout => \RAM|ram_s~2704_combout\);

-- Location: LCCOMB_X22_Y16_N24
\RAM|ram_s~789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~789feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~789feeder_combout\);

-- Location: FF_X22_Y16_N25
\RAM|ram_s~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~789feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~789_q\);

-- Location: LCCOMB_X23_Y22_N12
\RAM|ram_s~917feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~917feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~917feeder_combout\);

-- Location: FF_X23_Y22_N13
\RAM|ram_s~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~917feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~917_q\);

-- Location: FF_X26_Y21_N21
\RAM|ram_s~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~661_q\);

-- Location: LCCOMB_X26_Y21_N20
\RAM|ram_s~2692\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2692_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~917_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~661_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~917_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~661_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2692_combout\);

-- Location: FF_X26_Y17_N21
\RAM|ram_s~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1045_q\);

-- Location: LCCOMB_X26_Y17_N20
\RAM|ram_s~2693\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2693_combout\ = (\RAM|ram_s~2692_combout\ & (((\RAM|ram_s~1045_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2692_combout\ & (\RAM|ram_s~789_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~789_q\,
	datab => \RAM|ram_s~2692_combout\,
	datac => \RAM|ram_s~1045_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2693_combout\);

-- Location: FF_X28_Y12_N17
\RAM|ram_s~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~597_q\);

-- Location: LCCOMB_X28_Y16_N14
\RAM|ram_s~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~853feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~853feeder_combout\);

-- Location: FF_X28_Y16_N15
\RAM|ram_s~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~853feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~853_q\);

-- Location: LCCOMB_X28_Y12_N16
\RAM|ram_s~2685\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2685_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~853_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~597_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~597_q\,
	datad => \RAM|ram_s~853_q\,
	combout => \RAM|ram_s~2685_combout\);

-- Location: LCCOMB_X32_Y16_N6
\RAM|ram_s~725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~725feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~725feeder_combout\);

-- Location: FF_X32_Y16_N7
\RAM|ram_s~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~725feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~725_q\);

-- Location: FF_X30_Y12_N7
\RAM|ram_s~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~981_q\);

-- Location: LCCOMB_X30_Y12_N6
\RAM|ram_s~2686\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2686_combout\ = (\RAM|ram_s~2685_combout\ & (((\RAM|ram_s~981_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2685_combout\ & (\RAM|ram_s~725_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2685_combout\,
	datab => \RAM|ram_s~725_q\,
	datac => \RAM|ram_s~981_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2686_combout\);

-- Location: LCCOMB_X36_Y25_N8
\RAM|ram_s~757feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~757feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~757feeder_combout\);

-- Location: FF_X36_Y25_N9
\RAM|ram_s~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~757feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~757_q\);

-- Location: FF_X35_Y22_N9
\RAM|ram_s~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~629_q\);

-- Location: LCCOMB_X35_Y22_N8
\RAM|ram_s~2687\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2687_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~757_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~757_q\,
	datac => \RAM|ram_s~629_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2687_combout\);

-- Location: FF_X30_Y18_N19
\RAM|ram_s~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~885_q\);

-- Location: LCCOMB_X30_Y18_N24
\RAM|ram_s~1013feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1013feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1013feeder_combout\);

-- Location: FF_X30_Y18_N25
\RAM|ram_s~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1013feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1013_q\);

-- Location: LCCOMB_X30_Y18_N18
\RAM|ram_s~2688\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2688_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2687_combout\ & ((\RAM|ram_s~1013_q\))) # (!\RAM|ram_s~2687_combout\ & (\RAM|ram_s~885_q\)))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2687_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2687_combout\,
	datac => \RAM|ram_s~885_q\,
	datad => \RAM|ram_s~1013_q\,
	combout => \RAM|ram_s~2688_combout\);

-- Location: LCCOMB_X29_Y15_N14
\RAM|ram_s~821feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~821feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~821feeder_combout\);

-- Location: FF_X29_Y15_N15
\RAM|ram_s~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~821feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~821_q\);

-- Location: FF_X27_Y15_N29
\RAM|ram_s~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~949_q\);

-- Location: LCCOMB_X23_Y24_N0
\RAM|ram_s~693feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~693feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~693feeder_combout\);

-- Location: FF_X23_Y24_N1
\RAM|ram_s~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~693feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~693_q\);

-- Location: FF_X24_Y24_N29
\RAM|ram_s~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~565_q\);

-- Location: LCCOMB_X24_Y24_N28
\RAM|ram_s~2689\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2689_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~693_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~565_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~693_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~565_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2689_combout\);

-- Location: LCCOMB_X27_Y15_N28
\RAM|ram_s~2690\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2690_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2689_combout\ & ((\RAM|ram_s~949_q\))) # (!\RAM|ram_s~2689_combout\ & (\RAM|ram_s~821_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2689_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~821_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~949_q\,
	datad => \RAM|ram_s~2689_combout\,
	combout => \RAM|ram_s~2690_combout\);

-- Location: LCCOMB_X32_Y18_N26
\RAM|ram_s~2691\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2691_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~2688_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~2690_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2688_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2690_combout\,
	combout => \RAM|ram_s~2691_combout\);

-- Location: LCCOMB_X32_Y18_N28
\RAM|ram_s~2694\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2694_combout\ = (\RAM|ram_s~2691_combout\ & ((\RAM|ram_s~2693_combout\) # ((!\ULA|resultado\(2))))) # (!\RAM|ram_s~2691_combout\ & (((\RAM|ram_s~2686_combout\ & \ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2693_combout\,
	datab => \RAM|ram_s~2686_combout\,
	datac => \RAM|ram_s~2691_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2694_combout\);

-- Location: LCCOMB_X32_Y18_N2
\RAM|ram_s~2705\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2705_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7)) # (\RAM|ram_s~2694_combout\)))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2704_combout\ & (!\ULA|resultado\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2704_combout\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~2694_combout\,
	combout => \RAM|ram_s~2705_combout\);

-- Location: FF_X33_Y22_N21
\RAM|ram_s~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1653_q\);

-- Location: LCCOMB_X32_Y21_N20
\RAM|ram_s~1909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1909feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1909feeder_combout\);

-- Location: FF_X32_Y21_N21
\RAM|ram_s~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1909feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1909_q\);

-- Location: LCCOMB_X33_Y22_N20
\RAM|ram_s~2706\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2706_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1909_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1653_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1653_q\,
	datad => \RAM|ram_s~1909_q\,
	combout => \RAM|ram_s~2706_combout\);

-- Location: FF_X38_Y20_N7
\RAM|ram_s~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2037_q\);

-- Location: LCCOMB_X38_Y20_N12
\RAM|ram_s~1781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1781feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1781feeder_combout\);

-- Location: FF_X38_Y20_N13
\RAM|ram_s~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1781feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1781_q\);

-- Location: LCCOMB_X38_Y20_N6
\RAM|ram_s~2707\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2707_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2706_combout\ & (\RAM|ram_s~2037_q\)) # (!\RAM|ram_s~2706_combout\ & ((\RAM|ram_s~1781_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2706_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2706_combout\,
	datac => \RAM|ram_s~2037_q\,
	datad => \RAM|ram_s~1781_q\,
	combout => \RAM|ram_s~2707_combout\);

-- Location: LCCOMB_X33_Y20_N0
\RAM|ram_s~1813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1813feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1813feeder_combout\);

-- Location: FF_X33_Y20_N1
\RAM|ram_s~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1813feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1813_q\);

-- Location: FF_X33_Y20_N23
\RAM|ram_s~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1685_q\);

-- Location: LCCOMB_X33_Y20_N22
\RAM|ram_s~2713\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2713_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1813_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1685_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1813_q\,
	datac => \RAM|ram_s~1685_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2713_combout\);

-- Location: FF_X31_Y20_N7
\RAM|ram_s~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1941_q\);

-- Location: FF_X28_Y22_N1
\RAM|ram_s~2069\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[14]~63_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2069_q\);

-- Location: LCCOMB_X31_Y20_N6
\RAM|ram_s~2714\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2714_combout\ = (\RAM|ram_s~2713_combout\ & (((\RAM|ram_s~2069_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2713_combout\ & (\ULA|resultado\(5) & (\RAM|ram_s~1941_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2713_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1941_q\,
	datad => \RAM|ram_s~2069_q\,
	combout => \RAM|ram_s~2714_combout\);

-- Location: LCCOMB_X27_Y20_N2
\RAM|ram_s~1877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1877feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1877feeder_combout\);

-- Location: FF_X27_Y20_N3
\RAM|ram_s~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1877feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1877_q\);

-- Location: FF_X30_Y20_N15
\RAM|ram_s~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2005_q\);

-- Location: LCCOMB_X32_Y22_N24
\RAM|ram_s~1749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1749feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1749feeder_combout\);

-- Location: FF_X32_Y22_N25
\RAM|ram_s~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1749feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1749_q\);

-- Location: FF_X32_Y22_N11
\RAM|ram_s~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1621_q\);

-- Location: LCCOMB_X32_Y22_N10
\RAM|ram_s~2708\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2708_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1749_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1621_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1749_q\,
	datac => \RAM|ram_s~1621_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2708_combout\);

-- Location: LCCOMB_X30_Y20_N14
\RAM|ram_s~2709\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2709_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2708_combout\ & ((\RAM|ram_s~2005_q\))) # (!\RAM|ram_s~2708_combout\ & (\RAM|ram_s~1877_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2708_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1877_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2005_q\,
	datad => \RAM|ram_s~2708_combout\,
	combout => \RAM|ram_s~2709_combout\);

-- Location: LCCOMB_X22_Y21_N14
\RAM|ram_s~1717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1717feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1717feeder_combout\);

-- Location: FF_X22_Y21_N15
\RAM|ram_s~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1717feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1717_q\);

-- Location: FF_X37_Y20_N13
\RAM|ram_s~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1973_q\);

-- Location: FF_X37_Y16_N19
\RAM|ram_s~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1589_q\);

-- Location: LCCOMB_X37_Y16_N12
\RAM|ram_s~1845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1845feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1845feeder_combout\);

-- Location: FF_X37_Y16_N13
\RAM|ram_s~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1845feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1845_q\);

-- Location: LCCOMB_X37_Y16_N18
\RAM|ram_s~2710\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2710_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1845_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1589_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1589_q\,
	datad => \RAM|ram_s~1845_q\,
	combout => \RAM|ram_s~2710_combout\);

-- Location: LCCOMB_X37_Y20_N12
\RAM|ram_s~2711\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2711_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2710_combout\ & ((\RAM|ram_s~1973_q\))) # (!\RAM|ram_s~2710_combout\ & (\RAM|ram_s~1717_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1717_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1973_q\,
	datad => \RAM|ram_s~2710_combout\,
	combout => \RAM|ram_s~2711_combout\);

-- Location: LCCOMB_X37_Y20_N2
\RAM|ram_s~2712\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2712_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~2709_combout\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~2711_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2709_combout\,
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2711_combout\,
	combout => \RAM|ram_s~2712_combout\);

-- Location: LCCOMB_X37_Y20_N20
\RAM|ram_s~2715\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2715_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2712_combout\ & ((\RAM|ram_s~2714_combout\))) # (!\RAM|ram_s~2712_combout\ & (\RAM|ram_s~2707_combout\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2712_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2707_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2714_combout\,
	datad => \RAM|ram_s~2712_combout\,
	combout => \RAM|ram_s~2715_combout\);

-- Location: LCCOMB_X33_Y14_N16
\RAM|ram_s~1397feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1397feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1397feeder_combout\);

-- Location: FF_X33_Y14_N17
\RAM|ram_s~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1397feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1397_q\);

-- Location: FF_X33_Y14_N19
\RAM|ram_s~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1429_q\);

-- Location: FF_X32_Y13_N17
\RAM|ram_s~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1333_q\);

-- Location: LCCOMB_X32_Y13_N2
\RAM|ram_s~1365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1365feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1365feeder_combout\);

-- Location: FF_X32_Y13_N3
\RAM|ram_s~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1365feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1365_q\);

-- Location: LCCOMB_X32_Y13_N16
\RAM|ram_s~2675\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2675_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1365_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1333_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1333_q\,
	datad => \RAM|ram_s~1365_q\,
	combout => \RAM|ram_s~2675_combout\);

-- Location: LCCOMB_X33_Y14_N18
\RAM|ram_s~2676\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2676_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2675_combout\ & ((\RAM|ram_s~1429_q\))) # (!\RAM|ram_s~2675_combout\ & (\RAM|ram_s~1397_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2675_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1397_q\,
	datac => \RAM|ram_s~1429_q\,
	datad => \RAM|ram_s~2675_combout\,
	combout => \RAM|ram_s~2676_combout\);

-- Location: LCCOMB_X21_Y21_N24
\RAM|ram_s~1269feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1269feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1269feeder_combout\);

-- Location: FF_X21_Y21_N25
\RAM|ram_s~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1269feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1269_q\);

-- Location: FF_X22_Y21_N17
\RAM|ram_s~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1205_q\);

-- Location: LCCOMB_X22_Y21_N16
\RAM|ram_s~2677\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2677_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1269_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1205_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1269_q\,
	datac => \RAM|ram_s~1205_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2677_combout\);

-- Location: FF_X22_Y18_N23
\RAM|ram_s~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1301_q\);

-- Location: LCCOMB_X22_Y19_N30
\RAM|ram_s~1237feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1237feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1237feeder_combout\);

-- Location: FF_X22_Y19_N31
\RAM|ram_s~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1237feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1237_q\);

-- Location: LCCOMB_X22_Y18_N22
\RAM|ram_s~2678\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2678_combout\ = (\RAM|ram_s~2677_combout\ & (((\RAM|ram_s~1301_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2677_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1237_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2677_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1301_q\,
	datad => \RAM|ram_s~1237_q\,
	combout => \RAM|ram_s~2678_combout\);

-- Location: LCCOMB_X31_Y24_N0
\RAM|ram_s~1141feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1141feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1141feeder_combout\);

-- Location: FF_X31_Y24_N1
\RAM|ram_s~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1141feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1141_q\);

-- Location: FF_X29_Y20_N13
\RAM|ram_s~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1109_q\);

-- Location: FF_X29_Y24_N11
\RAM|ram_s~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1077_q\);

-- Location: LCCOMB_X29_Y24_N10
\RAM|ram_s~2679\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2679_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~1109_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~1077_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1109_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1077_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2679_combout\);

-- Location: FF_X29_Y24_N21
\RAM|ram_s~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1173_q\);

-- Location: LCCOMB_X29_Y24_N20
\RAM|ram_s~2680\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2680_combout\ = (\RAM|ram_s~2679_combout\ & (((\RAM|ram_s~1173_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2679_combout\ & (\RAM|ram_s~1141_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1141_q\,
	datab => \RAM|ram_s~2679_combout\,
	datac => \RAM|ram_s~1173_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2680_combout\);

-- Location: LCCOMB_X22_Y18_N16
\RAM|ram_s~2681\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2681_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~2678_combout\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~2680_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2678_combout\,
	datad => \RAM|ram_s~2680_combout\,
	combout => \RAM|ram_s~2681_combout\);

-- Location: FF_X27_Y14_N21
\RAM|ram_s~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1461_q\);

-- Location: LCCOMB_X31_Y18_N30
\RAM|ram_s~1525feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1525feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1525feeder_combout\);

-- Location: FF_X31_Y18_N31
\RAM|ram_s~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1525feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1525_q\);

-- Location: LCCOMB_X27_Y14_N20
\RAM|ram_s~2682\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2682_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~1525_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~1461_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1461_q\,
	datad => \RAM|ram_s~1525_q\,
	combout => \RAM|ram_s~2682_combout\);

-- Location: FF_X29_Y14_N7
\RAM|ram_s~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[14]~63_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1557_q\);

-- Location: LCCOMB_X29_Y14_N0
\RAM|ram_s~1493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1493feeder_combout\ = \MUX_BULA|Y[14]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[14]~63_combout\,
	combout => \RAM|ram_s~1493feeder_combout\);

-- Location: FF_X29_Y14_N1
\RAM|ram_s~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1493feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1493_q\);

-- Location: LCCOMB_X29_Y14_N6
\RAM|ram_s~2683\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2683_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2682_combout\ & (\RAM|ram_s~1557_q\)) # (!\RAM|ram_s~2682_combout\ & ((\RAM|ram_s~1493_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2682_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2682_combout\,
	datac => \RAM|ram_s~1557_q\,
	datad => \RAM|ram_s~1493_q\,
	combout => \RAM|ram_s~2683_combout\);

-- Location: LCCOMB_X32_Y18_N4
\RAM|ram_s~2684\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2684_combout\ = (\RAM|ram_s~2681_combout\ & (((\RAM|ram_s~2683_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2681_combout\ & (\RAM|ram_s~2676_combout\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2676_combout\,
	datab => \RAM|ram_s~2681_combout\,
	datac => \RAM|ram_s~2683_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2684_combout\);

-- Location: LCCOMB_X33_Y18_N0
\RAM|ram_s~2716\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2716_combout\ = (\RAM|ram_s~2705_combout\ & ((\RAM|ram_s~2715_combout\) # ((!\ULA|resultado\(7))))) # (!\RAM|ram_s~2705_combout\ & (((\RAM|ram_s~2684_combout\ & \ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2705_combout\,
	datab => \RAM|ram_s~2715_combout\,
	datac => \RAM|ram_s~2684_combout\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2716_combout\);

-- Location: LCCOMB_X26_Y22_N2
\RAM|ram_s~1110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1110feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1110feeder_combout\);

-- Location: FF_X26_Y22_N3
\RAM|ram_s~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1110feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1110_q\);

-- Location: FF_X27_Y25_N1
\RAM|ram_s~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1078_q\);

-- Location: LCCOMB_X27_Y25_N0
\RAM|ram_s~2731\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2731_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~1110_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~1078_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1110_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1078_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2731_combout\);

-- Location: LCCOMB_X21_Y24_N20
\RAM|ram_s~1142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1142feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1142feeder_combout\);

-- Location: FF_X21_Y24_N21
\RAM|ram_s~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1142feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1142_q\);

-- Location: FF_X21_Y24_N11
\RAM|ram_s~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1174_q\);

-- Location: LCCOMB_X21_Y24_N10
\RAM|ram_s~2732\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2732_combout\ = (\RAM|ram_s~2731_combout\ & (((\RAM|ram_s~1174_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2731_combout\ & (\RAM|ram_s~1142_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2731_combout\,
	datab => \RAM|ram_s~1142_q\,
	datac => \RAM|ram_s~1174_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2732_combout\);

-- Location: LCCOMB_X21_Y21_N10
\RAM|ram_s~1270feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1270feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1270feeder_combout\);

-- Location: FF_X21_Y21_N11
\RAM|ram_s~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1270feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1270_q\);

-- Location: FF_X22_Y21_N25
\RAM|ram_s~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1206_q\);

-- Location: LCCOMB_X22_Y21_N24
\RAM|ram_s~2729\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2729_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1270_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1206_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1270_q\,
	datac => \RAM|ram_s~1206_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2729_combout\);

-- Location: LCCOMB_X21_Y22_N26
\RAM|ram_s~1238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1238feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1238feeder_combout\);

-- Location: FF_X21_Y22_N27
\RAM|ram_s~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1238feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1238_q\);

-- Location: FF_X22_Y18_N15
\RAM|ram_s~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1302_q\);

-- Location: LCCOMB_X22_Y18_N14
\RAM|ram_s~2730\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2730_combout\ = (\RAM|ram_s~2729_combout\ & (((\RAM|ram_s~1302_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2729_combout\ & (\RAM|ram_s~1238_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2729_combout\,
	datab => \RAM|ram_s~1238_q\,
	datac => \RAM|ram_s~1302_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2730_combout\);

-- Location: LCCOMB_X24_Y15_N6
\RAM|ram_s~2733\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2733_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2730_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2732_combout\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2730_combout\,
	combout => \RAM|ram_s~2733_combout\);

-- Location: LCCOMB_X29_Y14_N24
\RAM|ram_s~1494feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1494feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1494feeder_combout\);

-- Location: FF_X29_Y14_N25
\RAM|ram_s~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1494feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1494_q\);

-- Location: FF_X28_Y14_N27
\RAM|ram_s~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1558_q\);

-- Location: LCCOMB_X31_Y14_N4
\RAM|ram_s~1526feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1526feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1526feeder_combout\);

-- Location: FF_X31_Y14_N5
\RAM|ram_s~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1526feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1526_q\);

-- Location: FF_X27_Y14_N13
\RAM|ram_s~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1462_q\);

-- Location: LCCOMB_X27_Y14_N12
\RAM|ram_s~2734\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2734_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1526_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1462_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1526_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1462_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2734_combout\);

-- Location: LCCOMB_X28_Y14_N26
\RAM|ram_s~2735\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2735_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2734_combout\ & ((\RAM|ram_s~1558_q\))) # (!\RAM|ram_s~2734_combout\ & (\RAM|ram_s~1494_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1494_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1558_q\,
	datad => \RAM|ram_s~2734_combout\,
	combout => \RAM|ram_s~2735_combout\);

-- Location: LCCOMB_X28_Y11_N4
\RAM|ram_s~1398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1398feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1398feeder_combout\);

-- Location: FF_X28_Y11_N5
\RAM|ram_s~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1398feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1398_q\);

-- Location: FF_X28_Y11_N11
\RAM|ram_s~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1430_q\);

-- Location: LCCOMB_X32_Y23_N26
\RAM|ram_s~1366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1366feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1366feeder_combout\);

-- Location: FF_X32_Y23_N27
\RAM|ram_s~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1366feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1366_q\);

-- Location: FF_X32_Y13_N31
\RAM|ram_s~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1334_q\);

-- Location: LCCOMB_X32_Y13_N30
\RAM|ram_s~2727\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2727_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~1366_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~1334_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1366_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1334_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2727_combout\);

-- Location: LCCOMB_X28_Y11_N10
\RAM|ram_s~2728\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2728_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2727_combout\ & ((\RAM|ram_s~1430_q\))) # (!\RAM|ram_s~2727_combout\ & (\RAM|ram_s~1398_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2727_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1398_q\,
	datac => \RAM|ram_s~1430_q\,
	datad => \RAM|ram_s~2727_combout\,
	combout => \RAM|ram_s~2728_combout\);

-- Location: LCCOMB_X24_Y15_N12
\RAM|ram_s~2736\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2736_combout\ = (\RAM|ram_s~2733_combout\ & (((\RAM|ram_s~2735_combout\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2733_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~2728_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2733_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2735_combout\,
	datad => \RAM|ram_s~2728_combout\,
	combout => \RAM|ram_s~2736_combout\);

-- Location: LCCOMB_X23_Y16_N30
\RAM|ram_s~470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~470feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~470feeder_combout\);

-- Location: FF_X23_Y16_N31
\RAM|ram_s~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~470feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~470_q\);

-- Location: FF_X31_Y14_N19
\RAM|ram_s~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~438_q\);

-- Location: LCCOMB_X31_Y14_N18
\RAM|ram_s~2744\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2744_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~470_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~470_q\,
	datac => \RAM|ram_s~438_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2744_combout\);

-- Location: FF_X24_Y18_N31
\RAM|ram_s~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~534_q\);

-- Location: LCCOMB_X35_Y18_N4
\RAM|ram_s~502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~502feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~502feeder_combout\);

-- Location: FF_X35_Y18_N5
\RAM|ram_s~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~502feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~502_q\);

-- Location: LCCOMB_X24_Y18_N30
\RAM|ram_s~2745\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2745_combout\ = (\RAM|ram_s~2744_combout\ & (((\RAM|ram_s~534_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2744_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~502_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2744_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~534_q\,
	datad => \RAM|ram_s~502_q\,
	combout => \RAM|ram_s~2745_combout\);

-- Location: LCCOMB_X26_Y22_N8
\RAM|ram_s~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~86feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~86feeder_combout\);

-- Location: FF_X26_Y22_N9
\RAM|ram_s~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~86feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~86_q\);

-- Location: FF_X28_Y22_N7
\RAM|ram_s~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~118_q\);

-- Location: FF_X27_Y25_N27
\RAM|ram_s~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~54_q\);

-- Location: LCCOMB_X27_Y25_N26
\RAM|ram_s~2741\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2741_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~118_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~118_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~54_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2741_combout\);

-- Location: FF_X24_Y21_N15
\RAM|ram_s~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~150_q\);

-- Location: LCCOMB_X24_Y21_N14
\RAM|ram_s~2742\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2742_combout\ = (\RAM|ram_s~2741_combout\ & (((\RAM|ram_s~150_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2741_combout\ & (\RAM|ram_s~86_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~86_q\,
	datab => \RAM|ram_s~2741_combout\,
	datac => \RAM|ram_s~150_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2742_combout\);

-- Location: LCCOMB_X28_Y17_N8
\RAM|ram_s~342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~342feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~342feeder_combout\);

-- Location: FF_X28_Y17_N9
\RAM|ram_s~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~342feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~342_q\);

-- Location: FF_X24_Y15_N19
\RAM|ram_s~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~406_q\);

-- Location: FF_X31_Y17_N7
\RAM|ram_s~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~310_q\);

-- Location: LCCOMB_X27_Y16_N10
\RAM|ram_s~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~374feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~374feeder_combout\);

-- Location: FF_X27_Y16_N11
\RAM|ram_s~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~374feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~374_q\);

-- Location: LCCOMB_X31_Y17_N6
\RAM|ram_s~2739\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2739_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~374_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~310_q\,
	datad => \RAM|ram_s~374_q\,
	combout => \RAM|ram_s~2739_combout\);

-- Location: LCCOMB_X24_Y15_N18
\RAM|ram_s~2740\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2740_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2739_combout\ & ((\RAM|ram_s~406_q\))) # (!\RAM|ram_s~2739_combout\ & (\RAM|ram_s~342_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2739_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~342_q\,
	datac => \RAM|ram_s~406_q\,
	datad => \RAM|ram_s~2739_combout\,
	combout => \RAM|ram_s~2740_combout\);

-- Location: LCCOMB_X24_Y15_N0
\RAM|ram_s~2743\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2743_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~2740_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2742_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2742_combout\,
	datad => \RAM|ram_s~2740_combout\,
	combout => \RAM|ram_s~2743_combout\);

-- Location: LCCOMB_X31_Y20_N16
\RAM|ram_s~246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~246feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~246feeder_combout\);

-- Location: FF_X31_Y20_N17
\RAM|ram_s~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~246feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~246_q\);

-- Location: FF_X24_Y18_N25
\RAM|ram_s~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~278_q\);

-- Location: LCCOMB_X21_Y18_N18
\RAM|ram_s~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~214feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~214feeder_combout\);

-- Location: FF_X21_Y18_N19
\RAM|ram_s~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~214feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~214_q\);

-- Location: FF_X21_Y18_N21
\RAM|ram_s~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~182_q\);

-- Location: LCCOMB_X21_Y18_N20
\RAM|ram_s~2737\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2737_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~214_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~182_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~214_q\,
	datac => \RAM|ram_s~182_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2737_combout\);

-- Location: LCCOMB_X24_Y18_N24
\RAM|ram_s~2738\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2738_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2737_combout\ & ((\RAM|ram_s~278_q\))) # (!\RAM|ram_s~2737_combout\ & (\RAM|ram_s~246_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2737_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~246_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~278_q\,
	datad => \RAM|ram_s~2737_combout\,
	combout => \RAM|ram_s~2738_combout\);

-- Location: LCCOMB_X24_Y18_N20
\RAM|ram_s~2746\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2746_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2743_combout\ & (\RAM|ram_s~2745_combout\)) # (!\RAM|ram_s~2743_combout\ & ((\RAM|ram_s~2738_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2745_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2743_combout\,
	datad => \RAM|ram_s~2738_combout\,
	combout => \RAM|ram_s~2746_combout\);

-- Location: LCCOMB_X24_Y15_N10
\RAM|ram_s~2747\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2747_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~2736_combout\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~2746_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2736_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~2746_combout\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2747_combout\);

-- Location: FF_X32_Y12_N11
\RAM|ram_s~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1622_q\);

-- Location: LCCOMB_X36_Y19_N22
\RAM|ram_s~1750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1750feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1750feeder_combout\);

-- Location: FF_X36_Y19_N23
\RAM|ram_s~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1750feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1750_q\);

-- Location: LCCOMB_X32_Y12_N10
\RAM|ram_s~2750\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2750_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1750_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1622_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1622_q\,
	datad => \RAM|ram_s~1750_q\,
	combout => \RAM|ram_s~2750_combout\);

-- Location: FF_X32_Y12_N5
\RAM|ram_s~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2006_q\);

-- Location: LCCOMB_X32_Y19_N8
\RAM|ram_s~1878feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1878feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1878feeder_combout\);

-- Location: FF_X32_Y19_N9
\RAM|ram_s~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1878feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1878_q\);

-- Location: LCCOMB_X32_Y12_N4
\RAM|ram_s~2751\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2751_combout\ = (\RAM|ram_s~2750_combout\ & (((\RAM|ram_s~2006_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2750_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~1878_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2750_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2006_q\,
	datad => \RAM|ram_s~1878_q\,
	combout => \RAM|ram_s~2751_combout\);

-- Location: LCCOMB_X22_Y21_N26
\RAM|ram_s~1718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1718feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1718feeder_combout\);

-- Location: FF_X22_Y21_N27
\RAM|ram_s~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1718feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1718_q\);

-- Location: FF_X31_Y15_N15
\RAM|ram_s~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1974_q\);

-- Location: FF_X37_Y16_N31
\RAM|ram_s~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1590_q\);

-- Location: LCCOMB_X37_Y16_N24
\RAM|ram_s~1846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1846feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1846feeder_combout\);

-- Location: FF_X37_Y16_N25
\RAM|ram_s~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1846feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1846_q\);

-- Location: LCCOMB_X37_Y16_N30
\RAM|ram_s~2752\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2752_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1846_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1590_q\,
	datad => \RAM|ram_s~1846_q\,
	combout => \RAM|ram_s~2752_combout\);

-- Location: LCCOMB_X31_Y15_N14
\RAM|ram_s~2753\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2753_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2752_combout\ & ((\RAM|ram_s~1974_q\))) # (!\RAM|ram_s~2752_combout\ & (\RAM|ram_s~1718_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2752_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1718_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1974_q\,
	datad => \RAM|ram_s~2752_combout\,
	combout => \RAM|ram_s~2753_combout\);

-- Location: LCCOMB_X32_Y12_N6
\RAM|ram_s~2754\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2754_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2751_combout\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((!\ULA|resultado\(3) & \RAM|ram_s~2753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2751_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2753_combout\,
	combout => \RAM|ram_s~2754_combout\);

-- Location: LCCOMB_X33_Y20_N8
\RAM|ram_s~1814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1814feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1814feeder_combout\);

-- Location: FF_X33_Y20_N9
\RAM|ram_s~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1814feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1814_q\);

-- Location: FF_X33_Y20_N3
\RAM|ram_s~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1686_q\);

-- Location: LCCOMB_X33_Y20_N2
\RAM|ram_s~2755\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2755_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1814_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1686_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1814_q\,
	datac => \RAM|ram_s~1686_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2755_combout\);

-- Location: FF_X31_Y20_N31
\RAM|ram_s~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1942_q\);

-- Location: LCCOMB_X28_Y22_N18
\RAM|ram_s~2070feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2070feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~2070feeder_combout\);

-- Location: FF_X28_Y22_N19
\RAM|ram_s~2070\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2070feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2070_q\);

-- Location: LCCOMB_X31_Y20_N30
\RAM|ram_s~2756\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2756_combout\ = (\RAM|ram_s~2755_combout\ & (((\RAM|ram_s~2070_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2755_combout\ & (\ULA|resultado\(5) & (\RAM|ram_s~1942_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2755_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1942_q\,
	datad => \RAM|ram_s~2070_q\,
	combout => \RAM|ram_s~2756_combout\);

-- Location: FF_X35_Y24_N25
\RAM|ram_s~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1654_q\);

-- Location: LCCOMB_X32_Y21_N30
\RAM|ram_s~1910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1910feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1910feeder_combout\);

-- Location: FF_X32_Y21_N31
\RAM|ram_s~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1910feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1910_q\);

-- Location: LCCOMB_X35_Y24_N24
\RAM|ram_s~2748\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2748_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1910_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1654_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1654_q\,
	datad => \RAM|ram_s~1910_q\,
	combout => \RAM|ram_s~2748_combout\);

-- Location: FF_X36_Y16_N5
\RAM|ram_s~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2038_q\);

-- Location: LCCOMB_X36_Y16_N6
\RAM|ram_s~1782feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1782feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~1782feeder_combout\);

-- Location: FF_X36_Y16_N7
\RAM|ram_s~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1782feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1782_q\);

-- Location: LCCOMB_X36_Y16_N4
\RAM|ram_s~2749\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2749_combout\ = (\RAM|ram_s~2748_combout\ & (((\RAM|ram_s~2038_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~2748_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1782_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2748_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2038_q\,
	datad => \RAM|ram_s~1782_q\,
	combout => \RAM|ram_s~2749_combout\);

-- Location: LCCOMB_X32_Y12_N16
\RAM|ram_s~2757\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2757_combout\ = (\RAM|ram_s~2754_combout\ & ((\RAM|ram_s~2756_combout\) # ((!\ULA|resultado\(3))))) # (!\RAM|ram_s~2754_combout\ & (((\ULA|resultado\(3) & \RAM|ram_s~2749_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2754_combout\,
	datab => \RAM|ram_s~2756_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2749_combout\,
	combout => \RAM|ram_s~2757_combout\);

-- Location: LCCOMB_X32_Y17_N26
\RAM|ram_s~790feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~790feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~790feeder_combout\);

-- Location: FF_X32_Y17_N27
\RAM|ram_s~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~790feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~790_q\);

-- Location: FF_X26_Y17_N19
\RAM|ram_s~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1046_q\);

-- Location: LCCOMB_X27_Y18_N18
\RAM|ram_s~918feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~918feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~918feeder_combout\);

-- Location: FF_X27_Y18_N19
\RAM|ram_s~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~918feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~918_q\);

-- Location: FF_X26_Y21_N27
\RAM|ram_s~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~662_q\);

-- Location: LCCOMB_X26_Y21_N26
\RAM|ram_s~2724\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2724_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~918_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~662_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~918_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~662_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2724_combout\);

-- Location: LCCOMB_X26_Y17_N18
\RAM|ram_s~2725\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2725_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2724_combout\ & ((\RAM|ram_s~1046_q\))) # (!\RAM|ram_s~2724_combout\ & (\RAM|ram_s~790_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~790_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1046_q\,
	datad => \RAM|ram_s~2724_combout\,
	combout => \RAM|ram_s~2725_combout\);

-- Location: LCCOMB_X30_Y18_N10
\RAM|ram_s~886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~886feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~886feeder_combout\);

-- Location: FF_X30_Y18_N11
\RAM|ram_s~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~886feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~886_q\);

-- Location: FF_X30_Y18_N9
\RAM|ram_s~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1014_q\);

-- Location: LCCOMB_X36_Y25_N10
\RAM|ram_s~758feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~758feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~758feeder_combout\);

-- Location: FF_X36_Y25_N11
\RAM|ram_s~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~758feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~758_q\);

-- Location: FF_X35_Y22_N11
\RAM|ram_s~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~630_q\);

-- Location: LCCOMB_X35_Y22_N10
\RAM|ram_s~2719\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2719_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~758_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~630_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~758_q\,
	datac => \RAM|ram_s~630_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2719_combout\);

-- Location: LCCOMB_X30_Y18_N8
\RAM|ram_s~2720\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2720_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2719_combout\ & ((\RAM|ram_s~1014_q\))) # (!\RAM|ram_s~2719_combout\ & (\RAM|ram_s~886_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~886_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1014_q\,
	datad => \RAM|ram_s~2719_combout\,
	combout => \RAM|ram_s~2720_combout\);

-- Location: LCCOMB_X31_Y17_N24
\RAM|ram_s~822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~822feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~822feeder_combout\);

-- Location: FF_X31_Y17_N25
\RAM|ram_s~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~822feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~822_q\);

-- Location: FF_X27_Y15_N31
\RAM|ram_s~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~950_q\);

-- Location: LCCOMB_X23_Y24_N30
\RAM|ram_s~694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~694feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~694feeder_combout\);

-- Location: FF_X23_Y24_N31
\RAM|ram_s~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~694feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~694_q\);

-- Location: FF_X24_Y24_N15
\RAM|ram_s~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~566_q\);

-- Location: LCCOMB_X24_Y24_N14
\RAM|ram_s~2721\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2721_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~694_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~566_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~694_q\,
	datac => \RAM|ram_s~566_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2721_combout\);

-- Location: LCCOMB_X27_Y15_N30
\RAM|ram_s~2722\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2722_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2721_combout\ & ((\RAM|ram_s~950_q\))) # (!\RAM|ram_s~2721_combout\ & (\RAM|ram_s~822_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~822_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~950_q\,
	datad => \RAM|ram_s~2721_combout\,
	combout => \RAM|ram_s~2722_combout\);

-- Location: LCCOMB_X24_Y15_N26
\RAM|ram_s~2723\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2723_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2720_combout\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((!\ULA|resultado\(2) & \RAM|ram_s~2722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2720_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2722_combout\,
	combout => \RAM|ram_s~2723_combout\);

-- Location: FF_X28_Y12_N15
\RAM|ram_s~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~598_q\);

-- Location: LCCOMB_X28_Y16_N8
\RAM|ram_s~854feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~854feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~854feeder_combout\);

-- Location: FF_X28_Y16_N9
\RAM|ram_s~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~854feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~854_q\);

-- Location: LCCOMB_X28_Y12_N14
\RAM|ram_s~2717\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2717_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~854_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~598_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~598_q\,
	datad => \RAM|ram_s~854_q\,
	combout => \RAM|ram_s~2717_combout\);

-- Location: FF_X26_Y12_N15
\RAM|ram_s~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[15]~64_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~982_q\);

-- Location: LCCOMB_X26_Y12_N24
\RAM|ram_s~726feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~726feeder_combout\ = \MUX_BULA|Y[15]~64_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[15]~64_combout\,
	combout => \RAM|ram_s~726feeder_combout\);

-- Location: FF_X26_Y12_N25
\RAM|ram_s~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~726feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~726_q\);

-- Location: LCCOMB_X26_Y12_N14
\RAM|ram_s~2718\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2718_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2717_combout\ & (\RAM|ram_s~982_q\)) # (!\RAM|ram_s~2717_combout\ & ((\RAM|ram_s~726_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2717_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2717_combout\,
	datac => \RAM|ram_s~982_q\,
	datad => \RAM|ram_s~726_q\,
	combout => \RAM|ram_s~2718_combout\);

-- Location: LCCOMB_X24_Y15_N28
\RAM|ram_s~2726\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2726_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2723_combout\ & (\RAM|ram_s~2725_combout\)) # (!\RAM|ram_s~2723_combout\ & ((\RAM|ram_s~2718_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2725_combout\,
	datac => \RAM|ram_s~2723_combout\,
	datad => \RAM|ram_s~2718_combout\,
	combout => \RAM|ram_s~2726_combout\);

-- Location: LCCOMB_X24_Y15_N8
\RAM|ram_s~2758\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2758_combout\ = (\RAM|ram_s~2747_combout\ & (((\RAM|ram_s~2757_combout\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~2747_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~2726_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2747_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~2757_combout\,
	datad => \RAM|ram_s~2726_combout\,
	combout => \RAM|ram_s~2758_combout\);

-- Location: LCCOMB_X31_Y18_N4
\RAM|ram_s~1527feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1527feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1527feeder_combout\);

-- Location: FF_X31_Y18_N5
\RAM|ram_s~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1527feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1527_q\);

-- Location: FF_X30_Y14_N15
\RAM|ram_s~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1463_q\);

-- Location: LCCOMB_X30_Y14_N14
\RAM|ram_s~2766\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2766_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1527_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1463_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1527_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1463_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2766_combout\);

-- Location: FF_X26_Y14_N19
\RAM|ram_s~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1559_q\);

-- Location: LCCOMB_X26_Y14_N12
\RAM|ram_s~1495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1495feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1495feeder_combout\);

-- Location: FF_X26_Y14_N13
\RAM|ram_s~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1495feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1495_q\);

-- Location: LCCOMB_X26_Y14_N18
\RAM|ram_s~2767\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2767_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2766_combout\ & (\RAM|ram_s~1559_q\)) # (!\RAM|ram_s~2766_combout\ & ((\RAM|ram_s~1495_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2766_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2766_combout\,
	datac => \RAM|ram_s~1559_q\,
	datad => \RAM|ram_s~1495_q\,
	combout => \RAM|ram_s~2767_combout\);

-- Location: LCCOMB_X31_Y24_N6
\RAM|ram_s~1143feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1143feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1143feeder_combout\);

-- Location: FF_X31_Y24_N7
\RAM|ram_s~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1143feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1143_q\);

-- Location: LCCOMB_X23_Y20_N14
\RAM|ram_s~1111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1111feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1111feeder_combout\);

-- Location: FF_X23_Y20_N15
\RAM|ram_s~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1111feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1111_q\);

-- Location: FF_X24_Y20_N11
\RAM|ram_s~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1079_q\);

-- Location: LCCOMB_X24_Y20_N10
\RAM|ram_s~2763\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2763_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~1111_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~1079_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1111_q\,
	datac => \RAM|ram_s~1079_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2763_combout\);

-- Location: FF_X29_Y24_N27
\RAM|ram_s~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1175_q\);

-- Location: LCCOMB_X29_Y24_N26
\RAM|ram_s~2764\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2764_combout\ = (\RAM|ram_s~2763_combout\ & (((\RAM|ram_s~1175_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2763_combout\ & (\RAM|ram_s~1143_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1143_q\,
	datab => \RAM|ram_s~2763_combout\,
	datac => \RAM|ram_s~1175_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2764_combout\);

-- Location: LCCOMB_X21_Y21_N4
\RAM|ram_s~1271feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1271feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1271feeder_combout\);

-- Location: FF_X21_Y21_N5
\RAM|ram_s~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1271feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1271_q\);

-- Location: FF_X22_Y21_N21
\RAM|ram_s~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1207_q\);

-- Location: LCCOMB_X22_Y21_N20
\RAM|ram_s~2761\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2761_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1271_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1207_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1271_q\,
	datac => \RAM|ram_s~1207_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2761_combout\);

-- Location: FF_X22_Y18_N21
\RAM|ram_s~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1303_q\);

-- Location: LCCOMB_X21_Y22_N28
\RAM|ram_s~1239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1239feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1239feeder_combout\);

-- Location: FF_X21_Y22_N29
\RAM|ram_s~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1239feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1239_q\);

-- Location: LCCOMB_X22_Y18_N20
\RAM|ram_s~2762\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2762_combout\ = (\RAM|ram_s~2761_combout\ & (((\RAM|ram_s~1303_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2761_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1239_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2761_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1303_q\,
	datad => \RAM|ram_s~1239_q\,
	combout => \RAM|ram_s~2762_combout\);

-- Location: LCCOMB_X24_Y14_N4
\RAM|ram_s~2765\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2765_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2762_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2764_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2762_combout\,
	combout => \RAM|ram_s~2765_combout\);

-- Location: FF_X32_Y13_N27
\RAM|ram_s~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1335_q\);

-- Location: LCCOMB_X32_Y13_N28
\RAM|ram_s~1367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1367feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1367feeder_combout\);

-- Location: FF_X32_Y13_N29
\RAM|ram_s~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1367feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1367_q\);

-- Location: LCCOMB_X32_Y13_N26
\RAM|ram_s~2759\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2759_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1367_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1335_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1335_q\,
	datad => \RAM|ram_s~1367_q\,
	combout => \RAM|ram_s~2759_combout\);

-- Location: FF_X29_Y20_N17
\RAM|ram_s~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1399_q\);

-- Location: FF_X27_Y18_N29
\RAM|ram_s~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1431_q\);

-- Location: LCCOMB_X27_Y18_N28
\RAM|ram_s~2760\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2760_combout\ = (\RAM|ram_s~2759_combout\ & (((\RAM|ram_s~1431_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2759_combout\ & (\RAM|ram_s~1399_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2759_combout\,
	datab => \RAM|ram_s~1399_q\,
	datac => \RAM|ram_s~1431_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2760_combout\);

-- Location: LCCOMB_X24_Y14_N10
\RAM|ram_s~2768\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2768_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2765_combout\ & (\RAM|ram_s~2767_combout\)) # (!\RAM|ram_s~2765_combout\ & ((\RAM|ram_s~2760_combout\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2767_combout\,
	datac => \RAM|ram_s~2765_combout\,
	datad => \RAM|ram_s~2760_combout\,
	combout => \RAM|ram_s~2768_combout\);

-- Location: LCCOMB_X30_Y13_N30
\RAM|ram_s~887feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~887feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~887feeder_combout\);

-- Location: FF_X30_Y13_N31
\RAM|ram_s~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~887feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~887_q\);

-- Location: FF_X32_Y14_N7
\RAM|ram_s~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1015_q\);

-- Location: FF_X29_Y12_N3
\RAM|ram_s~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~631_q\);

-- Location: LCCOMB_X29_Y12_N20
\RAM|ram_s~759feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~759feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~759feeder_combout\);

-- Location: FF_X29_Y12_N21
\RAM|ram_s~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~759feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~759_q\);

-- Location: LCCOMB_X29_Y12_N2
\RAM|ram_s~2771\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2771_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~759_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~631_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~631_q\,
	datad => \RAM|ram_s~759_q\,
	combout => \RAM|ram_s~2771_combout\);

-- Location: LCCOMB_X32_Y14_N6
\RAM|ram_s~2772\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2772_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2771_combout\ & ((\RAM|ram_s~1015_q\))) # (!\RAM|ram_s~2771_combout\ & (\RAM|ram_s~887_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~887_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1015_q\,
	datad => \RAM|ram_s~2771_combout\,
	combout => \RAM|ram_s~2772_combout\);

-- Location: FF_X24_Y20_N17
\RAM|ram_s~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~567_q\);

-- Location: LCCOMB_X24_Y22_N18
\RAM|ram_s~695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~695feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~695feeder_combout\);

-- Location: FF_X24_Y22_N19
\RAM|ram_s~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~695feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~695_q\);

-- Location: LCCOMB_X24_Y20_N16
\RAM|ram_s~2773\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2773_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~695_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~567_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~567_q\,
	datad => \RAM|ram_s~695_q\,
	combout => \RAM|ram_s~2773_combout\);

-- Location: LCCOMB_X29_Y15_N16
\RAM|ram_s~823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~823feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~823feeder_combout\);

-- Location: FF_X29_Y15_N17
\RAM|ram_s~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~823feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~823_q\);

-- Location: FF_X27_Y17_N11
\RAM|ram_s~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~951_q\);

-- Location: LCCOMB_X27_Y17_N10
\RAM|ram_s~2774\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2774_combout\ = (\RAM|ram_s~2773_combout\ & (((\RAM|ram_s~951_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2773_combout\ & (\RAM|ram_s~823_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2773_combout\,
	datab => \RAM|ram_s~823_q\,
	datac => \RAM|ram_s~951_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2774_combout\);

-- Location: LCCOMB_X24_Y14_N8
\RAM|ram_s~2775\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2775_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2772_combout\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((!\ULA|resultado\(2) & \RAM|ram_s~2774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2772_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2774_combout\,
	combout => \RAM|ram_s~2775_combout\);

-- Location: LCCOMB_X39_Y19_N8
\RAM|ram_s~727feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~727feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~727feeder_combout\);

-- Location: FF_X39_Y19_N9
\RAM|ram_s~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~727feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~727_q\);

-- Location: FF_X31_Y16_N5
\RAM|ram_s~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~599_q\);

-- Location: LCCOMB_X28_Y17_N30
\RAM|ram_s~855feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~855feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~855feeder_combout\);

-- Location: FF_X28_Y17_N31
\RAM|ram_s~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~855feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~855_q\);

-- Location: LCCOMB_X31_Y16_N4
\RAM|ram_s~2769\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2769_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~855_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~599_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~599_q\,
	datad => \RAM|ram_s~855_q\,
	combout => \RAM|ram_s~2769_combout\);

-- Location: FF_X30_Y17_N9
\RAM|ram_s~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~983_q\);

-- Location: LCCOMB_X30_Y17_N8
\RAM|ram_s~2770\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2770_combout\ = (\RAM|ram_s~2769_combout\ & (((\RAM|ram_s~983_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2769_combout\ & (\RAM|ram_s~727_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~727_q\,
	datab => \RAM|ram_s~2769_combout\,
	datac => \RAM|ram_s~983_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2770_combout\);

-- Location: FF_X31_Y22_N31
\RAM|ram_s~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~919_q\);

-- Location: FF_X30_Y21_N1
\RAM|ram_s~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~663_q\);

-- Location: LCCOMB_X30_Y21_N0
\RAM|ram_s~2776\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2776_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~919_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~663_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~919_q\,
	datac => \RAM|ram_s~663_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2776_combout\);

-- Location: FF_X22_Y14_N3
\RAM|ram_s~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1047_q\);

-- Location: LCCOMB_X22_Y14_N12
\RAM|ram_s~791feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~791feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~791feeder_combout\);

-- Location: FF_X22_Y14_N13
\RAM|ram_s~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~791feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~791_q\);

-- Location: LCCOMB_X22_Y14_N2
\RAM|ram_s~2777\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2777_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2776_combout\ & (\RAM|ram_s~1047_q\)) # (!\RAM|ram_s~2776_combout\ & ((\RAM|ram_s~791_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2776_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2776_combout\,
	datac => \RAM|ram_s~1047_q\,
	datad => \RAM|ram_s~791_q\,
	combout => \RAM|ram_s~2777_combout\);

-- Location: LCCOMB_X23_Y14_N22
\RAM|ram_s~2778\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2778_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2775_combout\ & ((\RAM|ram_s~2777_combout\))) # (!\RAM|ram_s~2775_combout\ & (\RAM|ram_s~2770_combout\)))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2775_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2775_combout\,
	datac => \RAM|ram_s~2770_combout\,
	datad => \RAM|ram_s~2777_combout\,
	combout => \RAM|ram_s~2778_combout\);

-- Location: FF_X23_Y17_N11
\RAM|ram_s~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~183_q\);

-- Location: LCCOMB_X23_Y17_N16
\RAM|ram_s~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~215feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~215feeder_combout\);

-- Location: FF_X23_Y17_N17
\RAM|ram_s~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~215feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~215_q\);

-- Location: LCCOMB_X23_Y17_N10
\RAM|ram_s~2779\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2779_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~215_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~183_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~183_q\,
	datad => \RAM|ram_s~215_q\,
	combout => \RAM|ram_s~2779_combout\);

-- Location: FF_X20_Y17_N27
\RAM|ram_s~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~279_q\);

-- Location: LCCOMB_X20_Y17_N28
\RAM|ram_s~247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~247feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~247feeder_combout\);

-- Location: FF_X20_Y17_N29
\RAM|ram_s~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~247feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~247_q\);

-- Location: LCCOMB_X20_Y17_N26
\RAM|ram_s~2780\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2780_combout\ = (\RAM|ram_s~2779_combout\ & (((\RAM|ram_s~279_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2779_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~247_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2779_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~279_q\,
	datad => \RAM|ram_s~247_q\,
	combout => \RAM|ram_s~2780_combout\);

-- Location: LCCOMB_X21_Y16_N26
\RAM|ram_s~343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~343feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~343feeder_combout\);

-- Location: FF_X21_Y16_N27
\RAM|ram_s~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~343feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~343_q\);

-- Location: FF_X21_Y16_N5
\RAM|ram_s~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~407_q\);

-- Location: FF_X23_Y15_N1
\RAM|ram_s~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~311_q\);

-- Location: LCCOMB_X23_Y15_N30
\RAM|ram_s~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~375feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~375feeder_combout\);

-- Location: FF_X23_Y15_N31
\RAM|ram_s~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~375feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~375_q\);

-- Location: LCCOMB_X23_Y15_N0
\RAM|ram_s~2781\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2781_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~375_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~311_q\,
	datad => \RAM|ram_s~375_q\,
	combout => \RAM|ram_s~2781_combout\);

-- Location: LCCOMB_X21_Y16_N4
\RAM|ram_s~2782\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2782_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2781_combout\ & ((\RAM|ram_s~407_q\))) # (!\RAM|ram_s~2781_combout\ & (\RAM|ram_s~343_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~343_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~407_q\,
	datad => \RAM|ram_s~2781_combout\,
	combout => \RAM|ram_s~2782_combout\);

-- Location: FF_X24_Y26_N21
\RAM|ram_s~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~55_q\);

-- Location: FF_X27_Y26_N7
\RAM|ram_s~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~119_q\);

-- Location: LCCOMB_X24_Y26_N20
\RAM|ram_s~2783\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2783_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~119_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~55_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~55_q\,
	datad => \RAM|ram_s~119_q\,
	combout => \RAM|ram_s~2783_combout\);

-- Location: FF_X24_Y26_N15
\RAM|ram_s~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~151_q\);

-- Location: LCCOMB_X26_Y22_N22
\RAM|ram_s~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~87feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~87feeder_combout\);

-- Location: FF_X26_Y22_N23
\RAM|ram_s~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~87feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~87_q\);

-- Location: LCCOMB_X24_Y26_N14
\RAM|ram_s~2784\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2784_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2783_combout\ & (\RAM|ram_s~151_q\)) # (!\RAM|ram_s~2783_combout\ & ((\RAM|ram_s~87_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2783_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2783_combout\,
	datac => \RAM|ram_s~151_q\,
	datad => \RAM|ram_s~87_q\,
	combout => \RAM|ram_s~2784_combout\);

-- Location: LCCOMB_X24_Y14_N2
\RAM|ram_s~2785\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2785_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~2782_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~2784_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2782_combout\,
	datac => \RAM|ram_s~2784_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2785_combout\);

-- Location: LCCOMB_X23_Y16_N8
\RAM|ram_s~471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~471feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~471feeder_combout\);

-- Location: FF_X23_Y16_N9
\RAM|ram_s~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~471feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~471_q\);

-- Location: FF_X24_Y16_N21
\RAM|ram_s~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~439_q\);

-- Location: LCCOMB_X24_Y16_N20
\RAM|ram_s~2786\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2786_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~471_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~439_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~471_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~439_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2786_combout\);

-- Location: FF_X24_Y14_N25
\RAM|ram_s~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~535_q\);

-- Location: LCCOMB_X32_Y14_N16
\RAM|ram_s~503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~503feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~503feeder_combout\);

-- Location: FF_X32_Y14_N17
\RAM|ram_s~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~503feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~503_q\);

-- Location: LCCOMB_X24_Y14_N24
\RAM|ram_s~2787\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2787_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2786_combout\ & (\RAM|ram_s~535_q\)) # (!\RAM|ram_s~2786_combout\ & ((\RAM|ram_s~503_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2786_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2786_combout\,
	datac => \RAM|ram_s~535_q\,
	datad => \RAM|ram_s~503_q\,
	combout => \RAM|ram_s~2787_combout\);

-- Location: LCCOMB_X24_Y14_N6
\RAM|ram_s~2788\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2788_combout\ = (\RAM|ram_s~2785_combout\ & (((\RAM|ram_s~2787_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2785_combout\ & (\RAM|ram_s~2780_combout\ & (\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2780_combout\,
	datab => \RAM|ram_s~2785_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2787_combout\,
	combout => \RAM|ram_s~2788_combout\);

-- Location: LCCOMB_X24_Y14_N20
\RAM|ram_s~2789\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2789_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2778_combout\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((!\ULA|resultado\(7) & \RAM|ram_s~2788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2778_combout\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~2788_combout\,
	combout => \RAM|ram_s~2789_combout\);

-- Location: FF_X35_Y21_N17
\RAM|ram_s~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1655_q\);

-- Location: LCCOMB_X35_Y19_N2
\RAM|ram_s~1911feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1911feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1911feeder_combout\);

-- Location: FF_X35_Y19_N3
\RAM|ram_s~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1911feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1911_q\);

-- Location: LCCOMB_X35_Y21_N16
\RAM|ram_s~2790\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2790_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1911_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1655_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1655_q\,
	datad => \RAM|ram_s~1911_q\,
	combout => \RAM|ram_s~2790_combout\);

-- Location: FF_X26_Y18_N31
\RAM|ram_s~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2039_q\);

-- Location: LCCOMB_X26_Y18_N28
\RAM|ram_s~1783feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1783feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1783feeder_combout\);

-- Location: FF_X26_Y18_N29
\RAM|ram_s~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1783feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1783_q\);

-- Location: LCCOMB_X26_Y18_N30
\RAM|ram_s~2791\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2791_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2790_combout\ & (\RAM|ram_s~2039_q\)) # (!\RAM|ram_s~2790_combout\ & ((\RAM|ram_s~1783_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2790_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2790_combout\,
	datac => \RAM|ram_s~2039_q\,
	datad => \RAM|ram_s~1783_q\,
	combout => \RAM|ram_s~2791_combout\);

-- Location: LCCOMB_X32_Y22_N4
\RAM|ram_s~1751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1751feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1751feeder_combout\);

-- Location: FF_X32_Y22_N5
\RAM|ram_s~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1751feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1751_q\);

-- Location: FF_X37_Y18_N31
\RAM|ram_s~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1623_q\);

-- Location: LCCOMB_X37_Y18_N30
\RAM|ram_s~2792\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2792_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1751_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1623_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1751_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1623_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2792_combout\);

-- Location: FF_X30_Y17_N3
\RAM|ram_s~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2007_q\);

-- Location: LCCOMB_X27_Y20_N4
\RAM|ram_s~1879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1879feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1879feeder_combout\);

-- Location: FF_X27_Y20_N5
\RAM|ram_s~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1879feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1879_q\);

-- Location: LCCOMB_X30_Y17_N2
\RAM|ram_s~2793\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2793_combout\ = (\RAM|ram_s~2792_combout\ & (((\RAM|ram_s~2007_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2792_combout\ & (\ULA|resultado\(5) & ((\RAM|ram_s~1879_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2792_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2007_q\,
	datad => \RAM|ram_s~1879_q\,
	combout => \RAM|ram_s~2793_combout\);

-- Location: FF_X32_Y16_N29
\RAM|ram_s~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1591_q\);

-- Location: LCCOMB_X29_Y15_N30
\RAM|ram_s~1847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1847feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1847feeder_combout\);

-- Location: FF_X29_Y15_N31
\RAM|ram_s~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1847feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1847_q\);

-- Location: LCCOMB_X32_Y16_N28
\RAM|ram_s~2794\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2794_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1847_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1591_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1591_q\,
	datad => \RAM|ram_s~1847_q\,
	combout => \RAM|ram_s~2794_combout\);

-- Location: FF_X32_Y18_N23
\RAM|ram_s~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1975_q\);

-- Location: LCCOMB_X32_Y18_N24
\RAM|ram_s~1719feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1719feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1719feeder_combout\);

-- Location: FF_X32_Y18_N25
\RAM|ram_s~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1719feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1719_q\);

-- Location: LCCOMB_X32_Y18_N22
\RAM|ram_s~2795\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2795_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2794_combout\ & (\RAM|ram_s~1975_q\)) # (!\RAM|ram_s~2794_combout\ & ((\RAM|ram_s~1719_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2794_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2794_combout\,
	datac => \RAM|ram_s~1975_q\,
	datad => \RAM|ram_s~1719_q\,
	combout => \RAM|ram_s~2795_combout\);

-- Location: LCCOMB_X24_Y14_N18
\RAM|ram_s~2796\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2796_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~2793_combout\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~2795_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2793_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2795_combout\,
	combout => \RAM|ram_s~2796_combout\);

-- Location: LCCOMB_X35_Y20_N10
\RAM|ram_s~1815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1815feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~1815feeder_combout\);

-- Location: FF_X35_Y20_N11
\RAM|ram_s~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1815feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1815_q\);

-- Location: FF_X33_Y20_N17
\RAM|ram_s~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1687_q\);

-- Location: LCCOMB_X33_Y20_N16
\RAM|ram_s~2797\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2797_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1815_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1687_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1815_q\,
	datac => \RAM|ram_s~1687_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2797_combout\);

-- Location: FF_X31_Y20_N5
\RAM|ram_s~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[16]~65_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1943_q\);

-- Location: LCCOMB_X28_Y19_N0
\RAM|ram_s~2071feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2071feeder_combout\ = \MUX_BULA|Y[16]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[16]~65_combout\,
	combout => \RAM|ram_s~2071feeder_combout\);

-- Location: FF_X28_Y19_N1
\RAM|ram_s~2071\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2071feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2071_q\);

-- Location: LCCOMB_X31_Y20_N4
\RAM|ram_s~2798\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2798_combout\ = (\RAM|ram_s~2797_combout\ & (((\RAM|ram_s~2071_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~2797_combout\ & (\ULA|resultado\(5) & (\RAM|ram_s~1943_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2797_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1943_q\,
	datad => \RAM|ram_s~2071_q\,
	combout => \RAM|ram_s~2798_combout\);

-- Location: LCCOMB_X24_Y14_N16
\RAM|ram_s~2799\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2799_combout\ = (\RAM|ram_s~2796_combout\ & (((\RAM|ram_s~2798_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2796_combout\ & (\RAM|ram_s~2791_combout\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2791_combout\,
	datab => \RAM|ram_s~2796_combout\,
	datac => \RAM|ram_s~2798_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2799_combout\);

-- Location: LCCOMB_X24_Y14_N26
\RAM|ram_s~2800\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2800_combout\ = (\RAM|ram_s~2789_combout\ & (((\RAM|ram_s~2799_combout\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2789_combout\ & (\RAM|ram_s~2768_combout\ & (\ULA|resultado\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2768_combout\,
	datab => \RAM|ram_s~2789_combout\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~2799_combout\,
	combout => \RAM|ram_s~2800_combout\);

-- Location: LCCOMB_X31_Y13_N14
\RAM|ram_s~1432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1432feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1432feeder_combout\);

-- Location: FF_X31_Y13_N15
\RAM|ram_s~1432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1432feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1432_q\);

-- Location: FF_X31_Y20_N11
\RAM|ram_s~1944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1944_q\);

-- Location: FF_X23_Y18_N23
\RAM|ram_s~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~408_q\);

-- Location: LCCOMB_X23_Y18_N16
\RAM|ram_s~920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~920feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~920feeder_combout\);

-- Location: FF_X23_Y18_N17
\RAM|ram_s~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~920feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~920_q\);

-- Location: LCCOMB_X23_Y18_N22
\RAM|ram_s~2832\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2832_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~920_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~408_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~408_q\,
	datad => \RAM|ram_s~920_q\,
	combout => \RAM|ram_s~2832_combout\);

-- Location: LCCOMB_X31_Y20_N10
\RAM|ram_s~2833\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2833_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2832_combout\ & ((\RAM|ram_s~1944_q\))) # (!\RAM|ram_s~2832_combout\ & (\RAM|ram_s~1432_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1432_q\,
	datac => \RAM|ram_s~1944_q\,
	datad => \RAM|ram_s~2832_combout\,
	combout => \RAM|ram_s~2833_combout\);

-- Location: FF_X29_Y24_N13
\RAM|ram_s~1176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1176_q\);

-- Location: FF_X26_Y25_N9
\RAM|ram_s~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~152_q\);

-- Location: FF_X26_Y21_N9
\RAM|ram_s~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~664_q\);

-- Location: LCCOMB_X26_Y25_N8
\RAM|ram_s~2836\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2836_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~664_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~152_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~152_q\,
	datad => \RAM|ram_s~664_q\,
	combout => \RAM|ram_s~2836_combout\);

-- Location: FF_X30_Y24_N13
\RAM|ram_s~1688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1688_q\);

-- Location: LCCOMB_X30_Y24_N12
\RAM|ram_s~2837\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2837_combout\ = (\RAM|ram_s~2836_combout\ & (((\RAM|ram_s~1688_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2836_combout\ & (\RAM|ram_s~1176_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1176_q\,
	datab => \RAM|ram_s~2836_combout\,
	datac => \RAM|ram_s~1688_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2837_combout\);

-- Location: LCCOMB_X21_Y17_N30
\RAM|ram_s~1304feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1304feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1304feeder_combout\);

-- Location: FF_X21_Y17_N31
\RAM|ram_s~1304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1304feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1304_q\);

-- Location: FF_X29_Y17_N23
\RAM|ram_s~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~280_q\);

-- Location: LCCOMB_X29_Y17_N22
\RAM|ram_s~2834\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2834_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1304_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~280_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1304_q\,
	datac => \RAM|ram_s~280_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2834_combout\);

-- Location: FF_X32_Y17_N31
\RAM|ram_s~1816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1816_q\);

-- Location: LCCOMB_X32_Y17_N28
\RAM|ram_s~792feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~792feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~792feeder_combout\);

-- Location: FF_X32_Y17_N29
\RAM|ram_s~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~792feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~792_q\);

-- Location: LCCOMB_X32_Y17_N30
\RAM|ram_s~2835\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2835_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2834_combout\ & (\RAM|ram_s~1816_q\)) # (!\RAM|ram_s~2834_combout\ & ((\RAM|ram_s~792_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2834_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2834_combout\,
	datac => \RAM|ram_s~1816_q\,
	datad => \RAM|ram_s~792_q\,
	combout => \RAM|ram_s~2835_combout\);

-- Location: LCCOMB_X36_Y17_N8
\RAM|ram_s~2838\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2838_combout\ = (\ULA|resultado\(4) & (((\RAM|ram_s~2835_combout\) # (\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2837_combout\ & ((!\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2837_combout\,
	datab => \RAM|ram_s~2835_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2838_combout\);

-- Location: LCCOMB_X27_Y21_N18
\RAM|ram_s~2072feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2072feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~2072feeder_combout\);

-- Location: FF_X27_Y21_N19
\RAM|ram_s~2072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2072feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2072_q\);

-- Location: FF_X31_Y19_N7
\RAM|ram_s~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1048_q\);

-- Location: FF_X28_Y15_N21
\RAM|ram_s~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~536_q\);

-- Location: LCCOMB_X28_Y14_N4
\RAM|ram_s~1560feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1560feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1560feeder_combout\);

-- Location: FF_X28_Y14_N5
\RAM|ram_s~1560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1560feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1560_q\);

-- Location: LCCOMB_X28_Y15_N20
\RAM|ram_s~2839\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2839_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1560_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~536_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~536_q\,
	datad => \RAM|ram_s~1560_q\,
	combout => \RAM|ram_s~2839_combout\);

-- Location: LCCOMB_X31_Y19_N6
\RAM|ram_s~2840\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2840_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2839_combout\ & (\RAM|ram_s~2072_q\)) # (!\RAM|ram_s~2839_combout\ & ((\RAM|ram_s~1048_q\))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2839_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2072_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1048_q\,
	datad => \RAM|ram_s~2839_combout\,
	combout => \RAM|ram_s~2840_combout\);

-- Location: LCCOMB_X36_Y17_N10
\RAM|ram_s~2841\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2841_combout\ = (\RAM|ram_s~2838_combout\ & (((\RAM|ram_s~2840_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2838_combout\ & (\RAM|ram_s~2833_combout\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2833_combout\,
	datab => \RAM|ram_s~2838_combout\,
	datac => \RAM|ram_s~2840_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2841_combout\);

-- Location: LCCOMB_X35_Y17_N4
\RAM|ram_s~984feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~984feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~984feeder_combout\);

-- Location: FF_X35_Y17_N5
\RAM|ram_s~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~984feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~984_q\);

-- Location: FF_X35_Y17_N15
\RAM|ram_s~2008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2008_q\);

-- Location: FF_X33_Y15_N23
\RAM|ram_s~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~472_q\);

-- Location: LCCOMB_X33_Y15_N12
\RAM|ram_s~1496feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1496feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1496feeder_combout\);

-- Location: FF_X33_Y15_N13
\RAM|ram_s~1496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1496feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1496_q\);

-- Location: LCCOMB_X33_Y15_N22
\RAM|ram_s~2818\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2818_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1496_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~472_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~472_q\,
	datad => \RAM|ram_s~1496_q\,
	combout => \RAM|ram_s~2818_combout\);

-- Location: LCCOMB_X35_Y17_N14
\RAM|ram_s~2819\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2819_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2818_combout\ & ((\RAM|ram_s~2008_q\))) # (!\RAM|ram_s~2818_combout\ & (\RAM|ram_s~984_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~984_q\,
	datac => \RAM|ram_s~2008_q\,
	datad => \RAM|ram_s~2818_combout\,
	combout => \RAM|ram_s~2819_combout\);

-- Location: LCCOMB_X33_Y17_N22
\RAM|ram_s~1368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1368feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1368feeder_combout\);

-- Location: FF_X33_Y17_N23
\RAM|ram_s~1368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1368feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1368_q\);

-- Location: FF_X33_Y17_N1
\RAM|ram_s~1880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1880_q\);

-- Location: FF_X28_Y17_N3
\RAM|ram_s~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~344_q\);

-- Location: LCCOMB_X28_Y17_N12
\RAM|ram_s~856feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~856feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~856feeder_combout\);

-- Location: FF_X28_Y17_N13
\RAM|ram_s~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~856feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~856_q\);

-- Location: LCCOMB_X28_Y17_N2
\RAM|ram_s~2811\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2811_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~856_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~344_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~344_q\,
	datad => \RAM|ram_s~856_q\,
	combout => \RAM|ram_s~2811_combout\);

-- Location: LCCOMB_X33_Y17_N0
\RAM|ram_s~2812\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2812_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2811_combout\ & ((\RAM|ram_s~1880_q\))) # (!\RAM|ram_s~2811_combout\ & (\RAM|ram_s~1368_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1368_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1880_q\,
	datad => \RAM|ram_s~2811_combout\,
	combout => \RAM|ram_s~2812_combout\);

-- Location: LCCOMB_X36_Y21_N20
\RAM|ram_s~1240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1240feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1240feeder_combout\);

-- Location: FF_X36_Y21_N21
\RAM|ram_s~1240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1240feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1240_q\);

-- Location: FF_X36_Y21_N11
\RAM|ram_s~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~216_q\);

-- Location: LCCOMB_X36_Y21_N10
\RAM|ram_s~2813\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2813_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1240_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~216_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1240_q\,
	datac => \RAM|ram_s~216_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2813_combout\);

-- Location: FF_X36_Y19_N3
\RAM|ram_s~1752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1752_q\);

-- Location: LCCOMB_X36_Y19_N16
\RAM|ram_s~728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~728feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~728feeder_combout\);

-- Location: FF_X36_Y19_N17
\RAM|ram_s~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~728feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~728_q\);

-- Location: LCCOMB_X36_Y19_N2
\RAM|ram_s~2814\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2814_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2813_combout\ & (\RAM|ram_s~1752_q\)) # (!\RAM|ram_s~2813_combout\ & ((\RAM|ram_s~728_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2813_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2813_combout\,
	datac => \RAM|ram_s~1752_q\,
	datad => \RAM|ram_s~728_q\,
	combout => \RAM|ram_s~2814_combout\);

-- Location: LCCOMB_X23_Y20_N0
\RAM|ram_s~1112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1112feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1112feeder_combout\);

-- Location: FF_X23_Y20_N1
\RAM|ram_s~1112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1112feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1112_q\);

-- Location: FF_X23_Y20_N27
\RAM|ram_s~1624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1624_q\);

-- Location: LCCOMB_X28_Y12_N24
\RAM|ram_s~600feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~600feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~600feeder_combout\);

-- Location: FF_X28_Y12_N25
\RAM|ram_s~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~600feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~600_q\);

-- Location: FF_X28_Y18_N27
\RAM|ram_s~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~88_q\);

-- Location: LCCOMB_X28_Y18_N26
\RAM|ram_s~2815\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2815_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~600_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~88_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~600_q\,
	datac => \RAM|ram_s~88_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2815_combout\);

-- Location: LCCOMB_X23_Y20_N26
\RAM|ram_s~2816\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2816_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2815_combout\ & ((\RAM|ram_s~1624_q\))) # (!\RAM|ram_s~2815_combout\ & (\RAM|ram_s~1112_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2815_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1112_q\,
	datac => \RAM|ram_s~1624_q\,
	datad => \RAM|ram_s~2815_combout\,
	combout => \RAM|ram_s~2816_combout\);

-- Location: LCCOMB_X36_Y17_N4
\RAM|ram_s~2817\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2817_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2814_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2816_combout\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2814_combout\,
	datab => \RAM|ram_s~2816_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2817_combout\);

-- Location: LCCOMB_X36_Y17_N30
\RAM|ram_s~2820\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2820_combout\ = (\RAM|ram_s~2817_combout\ & ((\RAM|ram_s~2819_combout\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2817_combout\ & (((\RAM|ram_s~2812_combout\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2819_combout\,
	datab => \RAM|ram_s~2812_combout\,
	datac => \RAM|ram_s~2817_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2820_combout\);

-- Location: LCCOMB_X31_Y15_N12
\RAM|ram_s~952feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~952feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~952feeder_combout\);

-- Location: FF_X31_Y15_N13
\RAM|ram_s~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~952feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~952_q\);

-- Location: LCCOMB_X30_Y14_N4
\RAM|ram_s~1464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1464feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1464feeder_combout\);

-- Location: FF_X30_Y14_N5
\RAM|ram_s~1464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1464feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1464_q\);

-- Location: FF_X31_Y14_N17
\RAM|ram_s~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~440_q\);

-- Location: LCCOMB_X31_Y14_N16
\RAM|ram_s~2828\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2828_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1464_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~440_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1464_q\,
	datac => \RAM|ram_s~440_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2828_combout\);

-- Location: FF_X31_Y15_N31
\RAM|ram_s~1976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1976_q\);

-- Location: LCCOMB_X31_Y15_N30
\RAM|ram_s~2829\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2829_combout\ = (\RAM|ram_s~2828_combout\ & (((\RAM|ram_s~1976_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~2828_combout\ & (\RAM|ram_s~952_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~952_q\,
	datab => \RAM|ram_s~2828_combout\,
	datac => \RAM|ram_s~1976_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2829_combout\);

-- Location: LCCOMB_X24_Y22_N24
\RAM|ram_s~696feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~696feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~696feeder_combout\);

-- Location: FF_X24_Y22_N25
\RAM|ram_s~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~696feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~696_q\);

-- Location: FF_X24_Y22_N31
\RAM|ram_s~1720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1720_q\);

-- Location: LCCOMB_X23_Y23_N28
\RAM|ram_s~1208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1208feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1208feeder_combout\);

-- Location: FF_X23_Y23_N29
\RAM|ram_s~1208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1208feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1208_q\);

-- Location: FF_X23_Y23_N19
\RAM|ram_s~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~184_q\);

-- Location: LCCOMB_X23_Y23_N18
\RAM|ram_s~2821\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2821_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1208_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~184_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1208_q\,
	datac => \RAM|ram_s~184_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2821_combout\);

-- Location: LCCOMB_X24_Y22_N30
\RAM|ram_s~2822\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2822_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2821_combout\ & ((\RAM|ram_s~1720_q\))) # (!\RAM|ram_s~2821_combout\ & (\RAM|ram_s~696_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~696_q\,
	datac => \RAM|ram_s~1720_q\,
	datad => \RAM|ram_s~2821_combout\,
	combout => \RAM|ram_s~2822_combout\);

-- Location: LCCOMB_X31_Y17_N4
\RAM|ram_s~824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~824feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~824feeder_combout\);

-- Location: FF_X31_Y17_N5
\RAM|ram_s~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~824feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~824_q\);

-- Location: FF_X31_Y17_N23
\RAM|ram_s~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~312_q\);

-- Location: LCCOMB_X31_Y17_N22
\RAM|ram_s~2823\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2823_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~824_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~312_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~824_q\,
	datac => \RAM|ram_s~312_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2823_combout\);

-- Location: FF_X32_Y15_N31
\RAM|ram_s~1848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1848_q\);

-- Location: LCCOMB_X32_Y15_N28
\RAM|ram_s~1336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1336feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1336feeder_combout\);

-- Location: FF_X32_Y15_N29
\RAM|ram_s~1336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1336feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1336_q\);

-- Location: LCCOMB_X32_Y15_N30
\RAM|ram_s~2824\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2824_combout\ = (\RAM|ram_s~2823_combout\ & (((\RAM|ram_s~1848_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~2823_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1336_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2823_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1848_q\,
	datad => \RAM|ram_s~1336_q\,
	combout => \RAM|ram_s~2824_combout\);

-- Location: FF_X31_Y26_N15
\RAM|ram_s~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~56_q\);

-- Location: LCCOMB_X31_Y26_N0
\RAM|ram_s~568feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~568feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~568feeder_combout\);

-- Location: FF_X31_Y26_N1
\RAM|ram_s~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~568feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~568_q\);

-- Location: LCCOMB_X31_Y26_N14
\RAM|ram_s~2825\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2825_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~568_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~56_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~56_q\,
	datad => \RAM|ram_s~568_q\,
	combout => \RAM|ram_s~2825_combout\);

-- Location: LCCOMB_X32_Y20_N30
\RAM|ram_s~1080feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1080feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1080feeder_combout\);

-- Location: FF_X32_Y20_N31
\RAM|ram_s~1080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1080feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1080_q\);

-- Location: FF_X32_Y24_N21
\RAM|ram_s~1592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1592_q\);

-- Location: LCCOMB_X32_Y24_N20
\RAM|ram_s~2826\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2826_combout\ = (\RAM|ram_s~2825_combout\ & (((\RAM|ram_s~1592_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2825_combout\ & (\RAM|ram_s~1080_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2825_combout\,
	datab => \RAM|ram_s~1080_q\,
	datac => \RAM|ram_s~1592_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2826_combout\);

-- Location: LCCOMB_X36_Y16_N30
\RAM|ram_s~2827\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2827_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2824_combout\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2826_combout\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2824_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2826_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2827_combout\);

-- Location: LCCOMB_X36_Y17_N12
\RAM|ram_s~2830\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2830_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2827_combout\ & (\RAM|ram_s~2829_combout\)) # (!\RAM|ram_s~2827_combout\ & ((\RAM|ram_s~2822_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2829_combout\,
	datab => \RAM|ram_s~2822_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2827_combout\,
	combout => \RAM|ram_s~2830_combout\);

-- Location: LCCOMB_X36_Y17_N26
\RAM|ram_s~2831\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2831_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~2820_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & ((\RAM|ram_s~2830_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2820_combout\,
	datad => \RAM|ram_s~2830_combout\,
	combout => \RAM|ram_s~2831_combout\);

-- Location: LCCOMB_X21_Y21_N26
\RAM|ram_s~1272feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1272feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1272feeder_combout\);

-- Location: FF_X21_Y21_N27
\RAM|ram_s~1272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1272feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1272_q\);

-- Location: FF_X21_Y21_N13
\RAM|ram_s~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~248_q\);

-- Location: LCCOMB_X21_Y21_N12
\RAM|ram_s~2801\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2801_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1272_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~248_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1272_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~248_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2801_combout\);

-- Location: FF_X36_Y17_N23
\RAM|ram_s~1784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1784_q\);

-- Location: FF_X27_Y21_N1
\RAM|ram_s~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[17]~66_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~760_q\);

-- Location: LCCOMB_X36_Y17_N22
\RAM|ram_s~2802\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2802_combout\ = (\RAM|ram_s~2801_combout\ & (((\RAM|ram_s~1784_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~2801_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~760_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2801_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1784_q\,
	datad => \RAM|ram_s~760_q\,
	combout => \RAM|ram_s~2802_combout\);

-- Location: LCCOMB_X31_Y24_N28
\RAM|ram_s~1144feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1144feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1144feeder_combout\);

-- Location: FF_X31_Y24_N29
\RAM|ram_s~1144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1144feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1144_q\);

-- Location: FF_X35_Y24_N29
\RAM|ram_s~1656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1656_q\);

-- Location: LCCOMB_X35_Y22_N24
\RAM|ram_s~632feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~632feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~632feeder_combout\);

-- Location: FF_X35_Y22_N25
\RAM|ram_s~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~632feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~632_q\);

-- Location: FF_X35_Y24_N19
\RAM|ram_s~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~120_q\);

-- Location: LCCOMB_X35_Y24_N18
\RAM|ram_s~2805\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2805_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~632_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~120_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~632_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~120_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2805_combout\);

-- Location: LCCOMB_X35_Y24_N28
\RAM|ram_s~2806\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2806_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2805_combout\ & ((\RAM|ram_s~1656_q\))) # (!\RAM|ram_s~2805_combout\ & (\RAM|ram_s~1144_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2805_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1144_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1656_q\,
	datad => \RAM|ram_s~2805_combout\,
	combout => \RAM|ram_s~2806_combout\);

-- Location: LCCOMB_X23_Y22_N30
\RAM|ram_s~888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~888feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~888feeder_combout\);

-- Location: FF_X23_Y22_N31
\RAM|ram_s~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~888feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~888_q\);

-- Location: FF_X23_Y21_N23
\RAM|ram_s~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~376_q\);

-- Location: LCCOMB_X23_Y21_N22
\RAM|ram_s~2803\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2803_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~888_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~376_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~888_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~376_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2803_combout\);

-- Location: FF_X35_Y19_N15
\RAM|ram_s~1912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1912_q\);

-- Location: LCCOMB_X35_Y19_N12
\RAM|ram_s~1400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1400feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1400feeder_combout\);

-- Location: FF_X35_Y19_N13
\RAM|ram_s~1400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1400feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1400_q\);

-- Location: LCCOMB_X35_Y19_N14
\RAM|ram_s~2804\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2804_combout\ = (\RAM|ram_s~2803_combout\ & (((\RAM|ram_s~1912_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~2803_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1400_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2803_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1912_q\,
	datad => \RAM|ram_s~1400_q\,
	combout => \RAM|ram_s~2804_combout\);

-- Location: LCCOMB_X36_Y17_N28
\RAM|ram_s~2807\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2807_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~2804_combout\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~2806_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2806_combout\,
	datad => \RAM|ram_s~2804_combout\,
	combout => \RAM|ram_s~2807_combout\);

-- Location: LCCOMB_X36_Y15_N20
\RAM|ram_s~1016feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1016feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1016feeder_combout\);

-- Location: FF_X36_Y15_N21
\RAM|ram_s~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1016feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1016_q\);

-- Location: FF_X37_Y18_N29
\RAM|ram_s~2040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2040_q\);

-- Location: FF_X36_Y18_N1
\RAM|ram_s~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[17]~66_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~504_q\);

-- Location: LCCOMB_X36_Y18_N18
\RAM|ram_s~1528feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1528feeder_combout\ = \MUX_BULA|Y[17]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[17]~66_combout\,
	combout => \RAM|ram_s~1528feeder_combout\);

-- Location: FF_X36_Y18_N19
\RAM|ram_s~1528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1528feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1528_q\);

-- Location: LCCOMB_X36_Y18_N0
\RAM|ram_s~2808\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2808_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1528_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~504_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~504_q\,
	datad => \RAM|ram_s~1528_q\,
	combout => \RAM|ram_s~2808_combout\);

-- Location: LCCOMB_X37_Y18_N28
\RAM|ram_s~2809\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2809_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2808_combout\ & ((\RAM|ram_s~2040_q\))) # (!\RAM|ram_s~2808_combout\ & (\RAM|ram_s~1016_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2808_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1016_q\,
	datac => \RAM|ram_s~2040_q\,
	datad => \RAM|ram_s~2808_combout\,
	combout => \RAM|ram_s~2809_combout\);

-- Location: LCCOMB_X36_Y17_N2
\RAM|ram_s~2810\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2810_combout\ = (\RAM|ram_s~2807_combout\ & (((\RAM|ram_s~2809_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2807_combout\ & (\RAM|ram_s~2802_combout\ & (\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2802_combout\,
	datab => \RAM|ram_s~2807_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2809_combout\,
	combout => \RAM|ram_s~2810_combout\);

-- Location: LCCOMB_X36_Y17_N16
\RAM|ram_s~2842\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2842_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2831_combout\ & (\RAM|ram_s~2841_combout\)) # (!\RAM|ram_s~2831_combout\ & ((\RAM|ram_s~2810_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2841_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2831_combout\,
	datad => \RAM|ram_s~2810_combout\,
	combout => \RAM|ram_s~2842_combout\);

-- Location: FF_X29_Y20_N7
\RAM|ram_s~1113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1113_q\);

-- Location: FF_X28_Y18_N29
\RAM|ram_s~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~89_q\);

-- Location: LCCOMB_X28_Y18_N28
\RAM|ram_s~2863\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2863_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1113_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1113_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~89_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2863_combout\);

-- Location: FF_X33_Y13_N5
\RAM|ram_s~1625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1625_q\);

-- Location: LCCOMB_X33_Y13_N18
\RAM|ram_s~601feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~601feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~601feeder_combout\);

-- Location: FF_X33_Y13_N19
\RAM|ram_s~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~601feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~601_q\);

-- Location: LCCOMB_X33_Y13_N4
\RAM|ram_s~2864\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2864_combout\ = (\RAM|ram_s~2863_combout\ & (((\RAM|ram_s~1625_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~2863_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~601_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2863_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1625_q\,
	datad => \RAM|ram_s~601_q\,
	combout => \RAM|ram_s~2864_combout\);

-- Location: LCCOMB_X35_Y22_N30
\RAM|ram_s~633feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~633feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~633feeder_combout\);

-- Location: FF_X35_Y22_N31
\RAM|ram_s~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~633feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~633_q\);

-- Location: FF_X35_Y24_N23
\RAM|ram_s~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~121_q\);

-- Location: LCCOMB_X35_Y24_N22
\RAM|ram_s~2865\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2865_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~633_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~121_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~633_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~121_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2865_combout\);

-- Location: FF_X35_Y24_N5
\RAM|ram_s~1657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1657_q\);

-- Location: LCCOMB_X31_Y24_N22
\RAM|ram_s~1145feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1145feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1145feeder_combout\);

-- Location: FF_X31_Y24_N23
\RAM|ram_s~1145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1145feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1145_q\);

-- Location: LCCOMB_X35_Y24_N4
\RAM|ram_s~2866\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2866_combout\ = (\RAM|ram_s~2865_combout\ & (((\RAM|ram_s~1657_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~2865_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1145_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2865_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1657_q\,
	datad => \RAM|ram_s~1145_q\,
	combout => \RAM|ram_s~2866_combout\);

-- Location: FF_X31_Y26_N19
\RAM|ram_s~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~57_q\);

-- Location: LCCOMB_X31_Y26_N12
\RAM|ram_s~569feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~569feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~569feeder_combout\);

-- Location: FF_X31_Y26_N13
\RAM|ram_s~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~569feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~569_q\);

-- Location: LCCOMB_X31_Y26_N18
\RAM|ram_s~2867\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2867_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~569_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~57_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~57_q\,
	datad => \RAM|ram_s~569_q\,
	combout => \RAM|ram_s~2867_combout\);

-- Location: FF_X32_Y24_N31
\RAM|ram_s~1593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1593_q\);

-- Location: LCCOMB_X32_Y20_N4
\RAM|ram_s~1081feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1081feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1081feeder_combout\);

-- Location: FF_X32_Y20_N5
\RAM|ram_s~1081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1081feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1081_q\);

-- Location: LCCOMB_X32_Y24_N30
\RAM|ram_s~2868\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2868_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2867_combout\ & (\RAM|ram_s~1593_q\)) # (!\RAM|ram_s~2867_combout\ & ((\RAM|ram_s~1081_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2867_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2867_combout\,
	datac => \RAM|ram_s~1593_q\,
	datad => \RAM|ram_s~1081_q\,
	combout => \RAM|ram_s~2868_combout\);

-- Location: LCCOMB_X32_Y19_N24
\RAM|ram_s~2869\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2869_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2866_combout\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((!\ULA|resultado\(2) & \RAM|ram_s~2868_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2866_combout\,
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2868_combout\,
	combout => \RAM|ram_s~2869_combout\);

-- Location: FF_X30_Y24_N27
\RAM|ram_s~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~153_q\);

-- Location: LCCOMB_X29_Y24_N2
\RAM|ram_s~1177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1177feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1177feeder_combout\);

-- Location: FF_X29_Y24_N3
\RAM|ram_s~1177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1177feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1177_q\);

-- Location: LCCOMB_X30_Y24_N26
\RAM|ram_s~2870\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2870_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1177_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~153_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~153_q\,
	datad => \RAM|ram_s~1177_q\,
	combout => \RAM|ram_s~2870_combout\);

-- Location: LCCOMB_X26_Y21_N28
\RAM|ram_s~665feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~665feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~665feeder_combout\);

-- Location: FF_X26_Y21_N29
\RAM|ram_s~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~665feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~665_q\);

-- Location: FF_X30_Y24_N17
\RAM|ram_s~1689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1689_q\);

-- Location: LCCOMB_X30_Y24_N16
\RAM|ram_s~2871\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2871_combout\ = (\RAM|ram_s~2870_combout\ & (((\RAM|ram_s~1689_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~2870_combout\ & (\RAM|ram_s~665_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2870_combout\,
	datab => \RAM|ram_s~665_q\,
	datac => \RAM|ram_s~1689_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2871_combout\);

-- Location: LCCOMB_X32_Y19_N2
\RAM|ram_s~2872\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2872_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2869_combout\ & ((\RAM|ram_s~2871_combout\))) # (!\RAM|ram_s~2869_combout\ & (\RAM|ram_s~2864_combout\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2864_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2869_combout\,
	datad => \RAM|ram_s~2871_combout\,
	combout => \RAM|ram_s~2872_combout\);

-- Location: FF_X36_Y25_N7
\RAM|ram_s~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~249_q\);

-- Location: LCCOMB_X36_Y25_N12
\RAM|ram_s~761feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~761feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~761feeder_combout\);

-- Location: FF_X36_Y25_N13
\RAM|ram_s~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~761feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~761_q\);

-- Location: LCCOMB_X36_Y25_N6
\RAM|ram_s~2853\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2853_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~761_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~249_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~249_q\,
	datad => \RAM|ram_s~761_q\,
	combout => \RAM|ram_s~2853_combout\);

-- Location: LCCOMB_X36_Y23_N28
\RAM|ram_s~1273feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1273feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1273feeder_combout\);

-- Location: FF_X36_Y23_N29
\RAM|ram_s~1273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1273feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1273_q\);

-- Location: FF_X36_Y23_N7
\RAM|ram_s~1785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1785_q\);

-- Location: LCCOMB_X36_Y23_N6
\RAM|ram_s~2854\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2854_combout\ = (\RAM|ram_s~2853_combout\ & (((\RAM|ram_s~1785_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2853_combout\ & (\RAM|ram_s~1273_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2853_combout\,
	datab => \RAM|ram_s~1273_q\,
	datac => \RAM|ram_s~1785_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2854_combout\);

-- Location: LCCOMB_X22_Y21_N30
\RAM|ram_s~1209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1209feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1209feeder_combout\);

-- Location: FF_X22_Y21_N31
\RAM|ram_s~1209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1209feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1209_q\);

-- Location: FF_X23_Y21_N17
\RAM|ram_s~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~185_q\);

-- Location: LCCOMB_X23_Y24_N20
\RAM|ram_s~697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~697feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~697feeder_combout\);

-- Location: FF_X23_Y24_N21
\RAM|ram_s~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~697feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~697_q\);

-- Location: LCCOMB_X23_Y21_N16
\RAM|ram_s~2857\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2857_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~697_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~185_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~185_q\,
	datad => \RAM|ram_s~697_q\,
	combout => \RAM|ram_s~2857_combout\);

-- Location: FF_X22_Y21_N5
\RAM|ram_s~1721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1721_q\);

-- Location: LCCOMB_X22_Y21_N4
\RAM|ram_s~2858\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2858_combout\ = (\RAM|ram_s~2857_combout\ & (((\RAM|ram_s~1721_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2857_combout\ & (\RAM|ram_s~1209_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1209_q\,
	datab => \RAM|ram_s~2857_combout\,
	datac => \RAM|ram_s~1721_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2858_combout\);

-- Location: LCCOMB_X36_Y19_N28
\RAM|ram_s~729feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~729feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~729feeder_combout\);

-- Location: FF_X36_Y19_N29
\RAM|ram_s~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~729feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~729_q\);

-- Location: FF_X36_Y19_N27
\RAM|ram_s~1753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1753_q\);

-- Location: FF_X22_Y19_N15
\RAM|ram_s~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~217_q\);

-- Location: LCCOMB_X22_Y19_N20
\RAM|ram_s~1241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1241feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1241feeder_combout\);

-- Location: FF_X22_Y19_N21
\RAM|ram_s~1241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1241feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1241_q\);

-- Location: LCCOMB_X22_Y19_N14
\RAM|ram_s~2855\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2855_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1241_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~217_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~217_q\,
	datad => \RAM|ram_s~1241_q\,
	combout => \RAM|ram_s~2855_combout\);

-- Location: LCCOMB_X36_Y19_N26
\RAM|ram_s~2856\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2856_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2855_combout\ & ((\RAM|ram_s~1753_q\))) # (!\RAM|ram_s~2855_combout\ & (\RAM|ram_s~729_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~729_q\,
	datac => \RAM|ram_s~1753_q\,
	datad => \RAM|ram_s~2855_combout\,
	combout => \RAM|ram_s~2856_combout\);

-- Location: LCCOMB_X36_Y19_N4
\RAM|ram_s~2859\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2859_combout\ = (\ULA|resultado\(2) & (((\RAM|ram_s~2856_combout\) # (\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2858_combout\ & ((!\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2858_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2856_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2859_combout\);

-- Location: LCCOMB_X22_Y18_N6
\RAM|ram_s~1305feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1305feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1305feeder_combout\);

-- Location: FF_X22_Y18_N7
\RAM|ram_s~1305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1305feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1305_q\);

-- Location: FF_X22_Y18_N5
\RAM|ram_s~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~281_q\);

-- Location: LCCOMB_X22_Y18_N4
\RAM|ram_s~2860\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2860_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1305_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~281_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1305_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~281_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2860_combout\);

-- Location: FF_X32_Y17_N7
\RAM|ram_s~1817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1817_q\);

-- Location: LCCOMB_X32_Y17_N24
\RAM|ram_s~793feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~793feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~793feeder_combout\);

-- Location: FF_X32_Y17_N25
\RAM|ram_s~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~793feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~793_q\);

-- Location: LCCOMB_X32_Y17_N6
\RAM|ram_s~2861\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2861_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2860_combout\ & (\RAM|ram_s~1817_q\)) # (!\RAM|ram_s~2860_combout\ & ((\RAM|ram_s~793_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2860_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2860_combout\,
	datac => \RAM|ram_s~1817_q\,
	datad => \RAM|ram_s~793_q\,
	combout => \RAM|ram_s~2861_combout\);

-- Location: LCCOMB_X36_Y19_N10
\RAM|ram_s~2862\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2862_combout\ = (\RAM|ram_s~2859_combout\ & (((\RAM|ram_s~2861_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2859_combout\ & (\RAM|ram_s~2854_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2854_combout\,
	datab => \RAM|ram_s~2859_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2861_combout\,
	combout => \RAM|ram_s~2862_combout\);

-- Location: LCCOMB_X32_Y19_N4
\RAM|ram_s~2873\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2873_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~2862_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2872_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2862_combout\,
	combout => \RAM|ram_s~2873_combout\);

-- Location: LCCOMB_X30_Y14_N10
\RAM|ram_s~1433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1433feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1433feeder_combout\);

-- Location: FF_X30_Y14_N11
\RAM|ram_s~1433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1433feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1433_q\);

-- Location: FF_X24_Y15_N15
\RAM|ram_s~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~409_q\);

-- Location: LCCOMB_X24_Y15_N14
\RAM|ram_s~2850\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2850_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1433_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~409_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1433_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~409_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2850_combout\);

-- Location: LCCOMB_X27_Y18_N30
\RAM|ram_s~921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~921feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~921feeder_combout\);

-- Location: FF_X27_Y18_N31
\RAM|ram_s~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~921feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~921_q\);

-- Location: FF_X32_Y19_N13
\RAM|ram_s~1945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1945_q\);

-- Location: LCCOMB_X32_Y19_N12
\RAM|ram_s~2851\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2851_combout\ = (\RAM|ram_s~2850_combout\ & (((\RAM|ram_s~1945_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~2850_combout\ & (\RAM|ram_s~921_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2850_combout\,
	datab => \RAM|ram_s~921_q\,
	datac => \RAM|ram_s~1945_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2851_combout\);

-- Location: LCCOMB_X33_Y17_N10
\RAM|ram_s~1369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1369feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1369feeder_combout\);

-- Location: FF_X33_Y17_N11
\RAM|ram_s~1369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1369feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1369_q\);

-- Location: FF_X29_Y17_N21
\RAM|ram_s~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~345_q\);

-- Location: LCCOMB_X29_Y17_N20
\RAM|ram_s~2843\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2843_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1369_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~345_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1369_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~345_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2843_combout\);

-- Location: FF_X32_Y19_N27
\RAM|ram_s~1881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1881_q\);

-- Location: LCCOMB_X28_Y16_N22
\RAM|ram_s~857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~857feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~857feeder_combout\);

-- Location: FF_X28_Y16_N23
\RAM|ram_s~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~857feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~857_q\);

-- Location: LCCOMB_X32_Y19_N26
\RAM|ram_s~2844\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2844_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2843_combout\ & (\RAM|ram_s~1881_q\)) # (!\RAM|ram_s~2843_combout\ & ((\RAM|ram_s~857_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2843_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2843_combout\,
	datac => \RAM|ram_s~1881_q\,
	datad => \RAM|ram_s~857_q\,
	combout => \RAM|ram_s~2844_combout\);

-- Location: LCCOMB_X37_Y22_N20
\RAM|ram_s~889feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~889feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~889feeder_combout\);

-- Location: FF_X37_Y22_N21
\RAM|ram_s~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~889feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~889_q\);

-- Location: FF_X37_Y22_N23
\RAM|ram_s~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~377_q\);

-- Location: LCCOMB_X37_Y22_N22
\RAM|ram_s~2845\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2845_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~889_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~377_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~889_q\,
	datac => \RAM|ram_s~377_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2845_combout\);

-- Location: FF_X35_Y19_N11
\RAM|ram_s~1913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1913_q\);

-- Location: LCCOMB_X35_Y19_N28
\RAM|ram_s~1401feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1401feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1401feeder_combout\);

-- Location: FF_X35_Y19_N29
\RAM|ram_s~1401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1401feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1401_q\);

-- Location: LCCOMB_X35_Y19_N10
\RAM|ram_s~2846\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2846_combout\ = (\RAM|ram_s~2845_combout\ & (((\RAM|ram_s~1913_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~2845_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1401_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2845_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1913_q\,
	datad => \RAM|ram_s~1401_q\,
	combout => \RAM|ram_s~2846_combout\);

-- Location: FF_X31_Y17_N3
\RAM|ram_s~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~313_q\);

-- Location: LCCOMB_X31_Y17_N28
\RAM|ram_s~825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~825feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~825feeder_combout\);

-- Location: FF_X31_Y17_N29
\RAM|ram_s~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~825feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~825_q\);

-- Location: LCCOMB_X31_Y17_N2
\RAM|ram_s~2847\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2847_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~825_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~313_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~313_q\,
	datad => \RAM|ram_s~825_q\,
	combout => \RAM|ram_s~2847_combout\);

-- Location: FF_X33_Y16_N7
\RAM|ram_s~1849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1849_q\);

-- Location: LCCOMB_X33_Y16_N28
\RAM|ram_s~1337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1337feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1337feeder_combout\);

-- Location: FF_X33_Y16_N29
\RAM|ram_s~1337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1337feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1337_q\);

-- Location: LCCOMB_X33_Y16_N6
\RAM|ram_s~2848\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2848_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2847_combout\ & (\RAM|ram_s~1849_q\)) # (!\RAM|ram_s~2847_combout\ & ((\RAM|ram_s~1337_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2847_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2847_combout\,
	datac => \RAM|ram_s~1849_q\,
	datad => \RAM|ram_s~1337_q\,
	combout => \RAM|ram_s~2848_combout\);

-- Location: LCCOMB_X33_Y16_N16
\RAM|ram_s~2849\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2849_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~2846_combout\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & ((\RAM|ram_s~2848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2846_combout\,
	datad => \RAM|ram_s~2848_combout\,
	combout => \RAM|ram_s~2849_combout\);

-- Location: LCCOMB_X32_Y19_N22
\RAM|ram_s~2852\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2852_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2849_combout\ & (\RAM|ram_s~2851_combout\)) # (!\RAM|ram_s~2849_combout\ & ((\RAM|ram_s~2844_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2851_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2844_combout\,
	datad => \RAM|ram_s~2849_combout\,
	combout => \RAM|ram_s~2852_combout\);

-- Location: LCCOMB_X32_Y14_N22
\RAM|ram_s~1017feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1017feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1017feeder_combout\);

-- Location: FF_X32_Y14_N23
\RAM|ram_s~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1017feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1017_q\);

-- Location: FF_X36_Y18_N9
\RAM|ram_s~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~505_q\);

-- Location: LCCOMB_X36_Y18_N8
\RAM|ram_s~2874\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2874_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~1017_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~505_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1017_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~505_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2874_combout\);

-- Location: FF_X37_Y18_N3
\RAM|ram_s~2041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2041_q\);

-- Location: LCCOMB_X36_Y18_N30
\RAM|ram_s~1529feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1529feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1529feeder_combout\);

-- Location: FF_X36_Y18_N31
\RAM|ram_s~1529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1529feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1529_q\);

-- Location: LCCOMB_X37_Y18_N2
\RAM|ram_s~2875\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2875_combout\ = (\RAM|ram_s~2874_combout\ & (((\RAM|ram_s~2041_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~2874_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1529_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2874_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~2041_q\,
	datad => \RAM|ram_s~1529_q\,
	combout => \RAM|ram_s~2875_combout\);

-- Location: LCCOMB_X28_Y14_N2
\RAM|ram_s~1561feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1561feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1561feeder_combout\);

-- Location: FF_X28_Y14_N3
\RAM|ram_s~1561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1561feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1561_q\);

-- Location: FF_X28_Y15_N15
\RAM|ram_s~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~537_q\);

-- Location: LCCOMB_X28_Y15_N14
\RAM|ram_s~2881\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2881_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1561_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~537_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1561_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~537_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2881_combout\);

-- Location: FF_X24_Y15_N17
\RAM|ram_s~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1049_q\);

-- Location: FF_X28_Y22_N17
\RAM|ram_s~2073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[18]~67_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2073_q\);

-- Location: LCCOMB_X24_Y15_N16
\RAM|ram_s~2882\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2882_combout\ = (\RAM|ram_s~2881_combout\ & (((\RAM|ram_s~2073_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~2881_combout\ & (\ULA|resultado\(6) & (\RAM|ram_s~1049_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2881_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1049_q\,
	datad => \RAM|ram_s~2073_q\,
	combout => \RAM|ram_s~2882_combout\);

-- Location: LCCOMB_X30_Y15_N22
\RAM|ram_s~953feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~953feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~953feeder_combout\);

-- Location: FF_X30_Y15_N23
\RAM|ram_s~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~953feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~953_q\);

-- Location: FF_X27_Y15_N13
\RAM|ram_s~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~441_q\);

-- Location: LCCOMB_X27_Y15_N12
\RAM|ram_s~2878\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2878_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~953_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~441_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~953_q\,
	datac => \RAM|ram_s~441_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2878_combout\);

-- Location: FF_X31_Y15_N17
\RAM|ram_s~1977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1977_q\);

-- Location: LCCOMB_X30_Y14_N0
\RAM|ram_s~1465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1465feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1465feeder_combout\);

-- Location: FF_X30_Y14_N1
\RAM|ram_s~1465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1465feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1465_q\);

-- Location: LCCOMB_X31_Y15_N16
\RAM|ram_s~2879\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2879_combout\ = (\RAM|ram_s~2878_combout\ & (((\RAM|ram_s~1977_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~2878_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1465_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2878_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1977_q\,
	datad => \RAM|ram_s~1465_q\,
	combout => \RAM|ram_s~2879_combout\);

-- Location: FF_X35_Y16_N1
\RAM|ram_s~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~473_q\);

-- Location: LCCOMB_X35_Y16_N10
\RAM|ram_s~1497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1497feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~1497feeder_combout\);

-- Location: FF_X35_Y16_N11
\RAM|ram_s~1497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1497feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1497_q\);

-- Location: LCCOMB_X35_Y16_N0
\RAM|ram_s~2876\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2876_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1497_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~473_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~473_q\,
	datad => \RAM|ram_s~1497_q\,
	combout => \RAM|ram_s~2876_combout\);

-- Location: FF_X35_Y17_N31
\RAM|ram_s~2009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[18]~67_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2009_q\);

-- Location: LCCOMB_X35_Y17_N12
\RAM|ram_s~985feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~985feeder_combout\ = \MUX_BULA|Y[18]~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[18]~67_combout\,
	combout => \RAM|ram_s~985feeder_combout\);

-- Location: FF_X35_Y17_N13
\RAM|ram_s~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~985feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~985_q\);

-- Location: LCCOMB_X35_Y17_N30
\RAM|ram_s~2877\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2877_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2876_combout\ & (\RAM|ram_s~2009_q\)) # (!\RAM|ram_s~2876_combout\ & ((\RAM|ram_s~985_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2876_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2876_combout\,
	datac => \RAM|ram_s~2009_q\,
	datad => \RAM|ram_s~985_q\,
	combout => \RAM|ram_s~2877_combout\);

-- Location: LCCOMB_X32_Y19_N6
\RAM|ram_s~2880\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2880_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~2877_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~2879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2879_combout\,
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2877_combout\,
	combout => \RAM|ram_s~2880_combout\);

-- Location: LCCOMB_X32_Y19_N20
\RAM|ram_s~2883\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2883_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2880_combout\ & ((\RAM|ram_s~2882_combout\))) # (!\RAM|ram_s~2880_combout\ & (\RAM|ram_s~2875_combout\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2875_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~2882_combout\,
	datad => \RAM|ram_s~2880_combout\,
	combout => \RAM|ram_s~2883_combout\);

-- Location: LCCOMB_X32_Y19_N14
\RAM|ram_s~2884\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2884_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2873_combout\ & ((\RAM|ram_s~2883_combout\))) # (!\RAM|ram_s~2873_combout\ & (\RAM|ram_s~2852_combout\)))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2873_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2873_combout\,
	datac => \RAM|ram_s~2852_combout\,
	datad => \RAM|ram_s~2883_combout\,
	combout => \RAM|ram_s~2884_combout\);

-- Location: LCCOMB_X36_Y16_N12
\RAM|ram_s~1786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1786feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1786feeder_combout\);

-- Location: FF_X36_Y16_N13
\RAM|ram_s~1786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1786feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1786_q\);

-- Location: LCCOMB_X32_Y21_N16
\RAM|ram_s~1914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1914feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1914feeder_combout\);

-- Location: FF_X32_Y21_N17
\RAM|ram_s~1914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1914feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1914_q\);

-- Location: FF_X33_Y22_N31
\RAM|ram_s~1658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1658_q\);

-- Location: LCCOMB_X33_Y22_N30
\RAM|ram_s~2916\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2916_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~1914_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~1658_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~1914_q\,
	datac => \RAM|ram_s~1658_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2916_combout\);

-- Location: FF_X36_Y16_N27
\RAM|ram_s~2042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2042_q\);

-- Location: LCCOMB_X36_Y16_N26
\RAM|ram_s~2917\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2917_combout\ = (\RAM|ram_s~2916_combout\ & (((\RAM|ram_s~2042_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2916_combout\ & (\RAM|ram_s~1786_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1786_q\,
	datab => \RAM|ram_s~2916_combout\,
	datac => \RAM|ram_s~2042_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2917_combout\);

-- Location: FF_X32_Y12_N15
\RAM|ram_s~1626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1626_q\);

-- Location: LCCOMB_X27_Y19_N22
\RAM|ram_s~1754feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1754feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1754feeder_combout\);

-- Location: FF_X27_Y19_N23
\RAM|ram_s~1754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1754feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1754_q\);

-- Location: LCCOMB_X32_Y12_N14
\RAM|ram_s~2918\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2918_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1754_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1626_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1626_q\,
	datad => \RAM|ram_s~1754_q\,
	combout => \RAM|ram_s~2918_combout\);

-- Location: LCCOMB_X30_Y16_N28
\RAM|ram_s~1882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1882feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1882feeder_combout\);

-- Location: FF_X30_Y16_N29
\RAM|ram_s~1882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1882feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1882_q\);

-- Location: FF_X30_Y12_N11
\RAM|ram_s~2010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2010_q\);

-- Location: LCCOMB_X30_Y12_N10
\RAM|ram_s~2919\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2919_combout\ = (\RAM|ram_s~2918_combout\ & (((\RAM|ram_s~2010_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~2918_combout\ & (\RAM|ram_s~1882_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2918_combout\,
	datab => \RAM|ram_s~1882_q\,
	datac => \RAM|ram_s~2010_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2919_combout\);

-- Location: LCCOMB_X22_Y22_N12
\RAM|ram_s~1722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1722feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1722feeder_combout\);

-- Location: FF_X22_Y22_N13
\RAM|ram_s~1722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1722feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1722_q\);

-- Location: FF_X31_Y15_N1
\RAM|ram_s~1978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1978_q\);

-- Location: LCCOMB_X32_Y15_N4
\RAM|ram_s~1850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1850feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1850feeder_combout\);

-- Location: FF_X32_Y15_N5
\RAM|ram_s~1850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1850feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1850_q\);

-- Location: FF_X33_Y22_N9
\RAM|ram_s~1594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1594_q\);

-- Location: LCCOMB_X33_Y22_N8
\RAM|ram_s~2920\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2920_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1850_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1594_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1850_q\,
	datac => \RAM|ram_s~1594_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2920_combout\);

-- Location: LCCOMB_X31_Y15_N0
\RAM|ram_s~2921\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2921_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2920_combout\ & ((\RAM|ram_s~1978_q\))) # (!\RAM|ram_s~2920_combout\ & (\RAM|ram_s~1722_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2920_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1722_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1978_q\,
	datad => \RAM|ram_s~2920_combout\,
	combout => \RAM|ram_s~2921_combout\);

-- Location: LCCOMB_X32_Y12_N20
\RAM|ram_s~2922\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2922_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2919_combout\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((!\ULA|resultado\(3) & \RAM|ram_s~2921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2919_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2921_combout\,
	combout => \RAM|ram_s~2922_combout\);

-- Location: FF_X35_Y20_N15
\RAM|ram_s~1690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1690_q\);

-- Location: LCCOMB_X35_Y20_N0
\RAM|ram_s~1818feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1818feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1818feeder_combout\);

-- Location: FF_X35_Y20_N1
\RAM|ram_s~1818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1818feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1818_q\);

-- Location: LCCOMB_X35_Y20_N14
\RAM|ram_s~2923\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2923_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1818_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1690_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1690_q\,
	datad => \RAM|ram_s~1818_q\,
	combout => \RAM|ram_s~2923_combout\);

-- Location: FF_X28_Y22_N23
\RAM|ram_s~2074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[19]~68_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2074_q\);

-- Location: FF_X36_Y20_N27
\RAM|ram_s~1946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1946_q\);

-- Location: LCCOMB_X36_Y20_N26
\RAM|ram_s~2924\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2924_combout\ = (\RAM|ram_s~2923_combout\ & ((\RAM|ram_s~2074_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~2923_combout\ & (((\RAM|ram_s~1946_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2923_combout\,
	datab => \RAM|ram_s~2074_q\,
	datac => \RAM|ram_s~1946_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2924_combout\);

-- Location: LCCOMB_X32_Y12_N30
\RAM|ram_s~2925\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2925_combout\ = (\RAM|ram_s~2922_combout\ & (((\RAM|ram_s~2924_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2922_combout\ & (\RAM|ram_s~2917_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2917_combout\,
	datab => \RAM|ram_s~2922_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2924_combout\,
	combout => \RAM|ram_s~2925_combout\);

-- Location: LCCOMB_X22_Y16_N2
\RAM|ram_s~794feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~794feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~794feeder_combout\);

-- Location: FF_X22_Y16_N3
\RAM|ram_s~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~794feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~794_q\);

-- Location: FF_X22_Y16_N9
\RAM|ram_s~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1050_q\);

-- Location: LCCOMB_X27_Y18_N12
\RAM|ram_s~922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~922feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~922feeder_combout\);

-- Location: FF_X27_Y18_N13
\RAM|ram_s~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~922feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~922_q\);

-- Location: FF_X26_Y21_N7
\RAM|ram_s~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~666_q\);

-- Location: LCCOMB_X26_Y21_N6
\RAM|ram_s~2892\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2892_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~922_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~666_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~922_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~666_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2892_combout\);

-- Location: LCCOMB_X22_Y16_N8
\RAM|ram_s~2893\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2893_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2892_combout\ & ((\RAM|ram_s~1050_q\))) # (!\RAM|ram_s~2892_combout\ & (\RAM|ram_s~794_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~794_q\,
	datac => \RAM|ram_s~1050_q\,
	datad => \RAM|ram_s~2892_combout\,
	combout => \RAM|ram_s~2893_combout\);

-- Location: LCCOMB_X29_Y15_N12
\RAM|ram_s~826feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~826feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~826feeder_combout\);

-- Location: FF_X29_Y15_N13
\RAM|ram_s~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~826feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~826_q\);

-- Location: LCCOMB_X31_Y15_N10
\RAM|ram_s~954feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~954feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~954feeder_combout\);

-- Location: FF_X31_Y15_N11
\RAM|ram_s~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~954feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~954_q\);

-- Location: LCCOMB_X24_Y19_N24
\RAM|ram_s~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~698feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~698feeder_combout\);

-- Location: FF_X24_Y19_N25
\RAM|ram_s~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~698feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~698_q\);

-- Location: FF_X24_Y19_N27
\RAM|ram_s~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~570_q\);

-- Location: LCCOMB_X24_Y19_N26
\RAM|ram_s~2889\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2889_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~698_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~570_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~698_q\,
	datac => \RAM|ram_s~570_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2889_combout\);

-- Location: LCCOMB_X30_Y15_N0
\RAM|ram_s~2890\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2890_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2889_combout\ & ((\RAM|ram_s~954_q\))) # (!\RAM|ram_s~2889_combout\ & (\RAM|ram_s~826_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2889_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~826_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~954_q\,
	datad => \RAM|ram_s~2889_combout\,
	combout => \RAM|ram_s~2890_combout\);

-- Location: LCCOMB_X29_Y18_N16
\RAM|ram_s~890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~890feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~890feeder_combout\);

-- Location: FF_X29_Y18_N17
\RAM|ram_s~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~890feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~890_q\);

-- Location: FF_X29_Y18_N19
\RAM|ram_s~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1018_q\);

-- Location: LCCOMB_X36_Y25_N28
\RAM|ram_s~762feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~762feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~762feeder_combout\);

-- Location: FF_X36_Y25_N29
\RAM|ram_s~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~762feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~762_q\);

-- Location: FF_X35_Y22_N21
\RAM|ram_s~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~634_q\);

-- Location: LCCOMB_X35_Y22_N20
\RAM|ram_s~2887\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2887_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~762_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~634_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~762_q\,
	datac => \RAM|ram_s~634_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2887_combout\);

-- Location: LCCOMB_X29_Y18_N18
\RAM|ram_s~2888\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2888_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2887_combout\ & ((\RAM|ram_s~1018_q\))) # (!\RAM|ram_s~2887_combout\ & (\RAM|ram_s~890_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2887_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~890_q\,
	datac => \RAM|ram_s~1018_q\,
	datad => \RAM|ram_s~2887_combout\,
	combout => \RAM|ram_s~2888_combout\);

-- Location: LCCOMB_X28_Y11_N0
\RAM|ram_s~2891\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2891_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~2888_combout\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~2890_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2890_combout\,
	datad => \RAM|ram_s~2888_combout\,
	combout => \RAM|ram_s~2891_combout\);

-- Location: LCCOMB_X27_Y19_N12
\RAM|ram_s~730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~730feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~730feeder_combout\);

-- Location: FF_X27_Y19_N13
\RAM|ram_s~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~730feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~730_q\);

-- Location: FF_X30_Y12_N9
\RAM|ram_s~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~986_q\);

-- Location: LCCOMB_X28_Y16_N24
\RAM|ram_s~858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~858feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~858feeder_combout\);

-- Location: FF_X28_Y16_N25
\RAM|ram_s~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~858feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~858_q\);

-- Location: FF_X28_Y12_N3
\RAM|ram_s~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~602_q\);

-- Location: LCCOMB_X28_Y12_N2
\RAM|ram_s~2885\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2885_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~858_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~602_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~858_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~602_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2885_combout\);

-- Location: LCCOMB_X30_Y12_N8
\RAM|ram_s~2886\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2886_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2885_combout\ & ((\RAM|ram_s~986_q\))) # (!\RAM|ram_s~2885_combout\ & (\RAM|ram_s~730_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~730_q\,
	datac => \RAM|ram_s~986_q\,
	datad => \RAM|ram_s~2885_combout\,
	combout => \RAM|ram_s~2886_combout\);

-- Location: LCCOMB_X27_Y11_N14
\RAM|ram_s~2894\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2894_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2891_combout\ & (\RAM|ram_s~2893_combout\)) # (!\RAM|ram_s~2891_combout\ & ((\RAM|ram_s~2886_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2891_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2893_combout\,
	datac => \RAM|ram_s~2891_combout\,
	datad => \RAM|ram_s~2886_combout\,
	combout => \RAM|ram_s~2894_combout\);

-- Location: LCCOMB_X27_Y13_N0
\RAM|ram_s~1402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1402feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1402feeder_combout\);

-- Location: FF_X27_Y13_N1
\RAM|ram_s~1402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1402feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1402_q\);

-- Location: FF_X23_Y14_N19
\RAM|ram_s~1434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1434_q\);

-- Location: FF_X23_Y14_N29
\RAM|ram_s~1338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1338_q\);

-- Location: FF_X30_Y22_N17
\RAM|ram_s~1370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1370_q\);

-- Location: LCCOMB_X23_Y14_N28
\RAM|ram_s~2895\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2895_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1370_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1338_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1338_q\,
	datad => \RAM|ram_s~1370_q\,
	combout => \RAM|ram_s~2895_combout\);

-- Location: LCCOMB_X23_Y14_N18
\RAM|ram_s~2896\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2896_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2895_combout\ & ((\RAM|ram_s~1434_q\))) # (!\RAM|ram_s~2895_combout\ & (\RAM|ram_s~1402_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~2895_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1402_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1434_q\,
	datad => \RAM|ram_s~2895_combout\,
	combout => \RAM|ram_s~2896_combout\);

-- Location: LCCOMB_X26_Y14_N28
\RAM|ram_s~1498feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1498feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1498feeder_combout\);

-- Location: FF_X26_Y14_N29
\RAM|ram_s~1498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1498feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1498_q\);

-- Location: FF_X26_Y14_N7
\RAM|ram_s~1562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1562_q\);

-- Location: LCCOMB_X31_Y18_N22
\RAM|ram_s~1530feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1530feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1530feeder_combout\);

-- Location: FF_X31_Y18_N23
\RAM|ram_s~1530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1530feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1530_q\);

-- Location: FF_X27_Y14_N7
\RAM|ram_s~1466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1466_q\);

-- Location: LCCOMB_X27_Y14_N6
\RAM|ram_s~2902\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2902_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1530_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1466_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1530_q\,
	datac => \RAM|ram_s~1466_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2902_combout\);

-- Location: LCCOMB_X26_Y14_N6
\RAM|ram_s~2903\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2903_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2902_combout\ & ((\RAM|ram_s~1562_q\))) # (!\RAM|ram_s~2902_combout\ & (\RAM|ram_s~1498_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1498_q\,
	datac => \RAM|ram_s~1562_q\,
	datad => \RAM|ram_s~2902_combout\,
	combout => \RAM|ram_s~2903_combout\);

-- Location: FF_X23_Y25_N21
\RAM|ram_s~1210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1210_q\);

-- Location: LCCOMB_X23_Y25_N18
\RAM|ram_s~1274feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1274feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1274feeder_combout\);

-- Location: FF_X23_Y25_N19
\RAM|ram_s~1274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1274feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1274_q\);

-- Location: LCCOMB_X23_Y25_N20
\RAM|ram_s~2897\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2897_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~1274_q\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~1210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1210_q\,
	datad => \RAM|ram_s~1274_q\,
	combout => \RAM|ram_s~2897_combout\);

-- Location: FF_X21_Y17_N1
\RAM|ram_s~1306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1306_q\);

-- Location: LCCOMB_X21_Y19_N4
\RAM|ram_s~1242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1242feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1242feeder_combout\);

-- Location: FF_X21_Y19_N5
\RAM|ram_s~1242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1242feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1242_q\);

-- Location: LCCOMB_X21_Y17_N0
\RAM|ram_s~2898\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2898_combout\ = (\RAM|ram_s~2897_combout\ & (((\RAM|ram_s~1306_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2897_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1242_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2897_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1306_q\,
	datad => \RAM|ram_s~1242_q\,
	combout => \RAM|ram_s~2898_combout\);

-- Location: FF_X27_Y25_N21
\RAM|ram_s~1082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1082_q\);

-- Location: LCCOMB_X26_Y22_N4
\RAM|ram_s~1114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1114feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1114feeder_combout\);

-- Location: FF_X26_Y22_N5
\RAM|ram_s~1114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1114feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1114_q\);

-- Location: LCCOMB_X27_Y25_N20
\RAM|ram_s~2899\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2899_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1114_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1082_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1082_q\,
	datad => \RAM|ram_s~1114_q\,
	combout => \RAM|ram_s~2899_combout\);

-- Location: FF_X26_Y25_N3
\RAM|ram_s~1178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1178_q\);

-- Location: LCCOMB_X22_Y24_N22
\RAM|ram_s~1146feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1146feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~1146feeder_combout\);

-- Location: FF_X22_Y24_N23
\RAM|ram_s~1146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1146feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1146_q\);

-- Location: LCCOMB_X26_Y25_N2
\RAM|ram_s~2900\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2900_combout\ = (\RAM|ram_s~2899_combout\ & (((\RAM|ram_s~1178_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2899_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1146_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2899_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1178_q\,
	datad => \RAM|ram_s~1146_q\,
	combout => \RAM|ram_s~2900_combout\);

-- Location: LCCOMB_X23_Y14_N24
\RAM|ram_s~2901\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2901_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2898_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2900_combout\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2898_combout\,
	datab => \RAM|ram_s~2900_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2901_combout\);

-- Location: LCCOMB_X23_Y14_N26
\RAM|ram_s~2904\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2904_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2901_combout\ & ((\RAM|ram_s~2903_combout\))) # (!\RAM|ram_s~2901_combout\ & (\RAM|ram_s~2896_combout\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2901_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2896_combout\,
	datac => \RAM|ram_s~2903_combout\,
	datad => \RAM|ram_s~2901_combout\,
	combout => \RAM|ram_s~2904_combout\);

-- Location: LCCOMB_X29_Y25_N18
\RAM|ram_s~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~250feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~250feeder_combout\);

-- Location: FF_X29_Y25_N19
\RAM|ram_s~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~250feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~250_q\);

-- Location: LCCOMB_X21_Y18_N6
\RAM|ram_s~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~218feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~218feeder_combout\);

-- Location: FF_X21_Y18_N7
\RAM|ram_s~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~218feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~218_q\);

-- Location: FF_X21_Y18_N1
\RAM|ram_s~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~186_q\);

-- Location: LCCOMB_X21_Y18_N0
\RAM|ram_s~2905\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2905_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~218_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~186_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~218_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~186_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2905_combout\);

-- Location: FF_X24_Y18_N27
\RAM|ram_s~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~282_q\);

-- Location: LCCOMB_X24_Y18_N26
\RAM|ram_s~2906\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2906_combout\ = (\RAM|ram_s~2905_combout\ & (((\RAM|ram_s~282_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~2905_combout\ & (\RAM|ram_s~250_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~250_q\,
	datab => \RAM|ram_s~2905_combout\,
	datac => \RAM|ram_s~282_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~2906_combout\);

-- Location: LCCOMB_X23_Y16_N24
\RAM|ram_s~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~474feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~474feeder_combout\);

-- Location: FF_X23_Y16_N25
\RAM|ram_s~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~474feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~474_q\);

-- Location: FF_X27_Y14_N9
\RAM|ram_s~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~442_q\);

-- Location: LCCOMB_X27_Y14_N8
\RAM|ram_s~2912\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2912_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~474_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~442_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~474_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~442_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2912_combout\);

-- Location: FF_X24_Y18_N5
\RAM|ram_s~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~538_q\);

-- Location: LCCOMB_X23_Y16_N26
\RAM|ram_s~506feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~506feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~506feeder_combout\);

-- Location: FF_X23_Y16_N27
\RAM|ram_s~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~506feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~506_q\);

-- Location: LCCOMB_X24_Y18_N4
\RAM|ram_s~2913\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2913_combout\ = (\RAM|ram_s~2912_combout\ & (((\RAM|ram_s~538_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~2912_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~506_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2912_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~538_q\,
	datad => \RAM|ram_s~506_q\,
	combout => \RAM|ram_s~2913_combout\);

-- Location: LCCOMB_X22_Y24_N12
\RAM|ram_s~346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~346feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~346feeder_combout\);

-- Location: FF_X22_Y24_N13
\RAM|ram_s~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~346feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~346_q\);

-- Location: FF_X26_Y15_N19
\RAM|ram_s~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~314_q\);

-- Location: LCCOMB_X26_Y15_N16
\RAM|ram_s~378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~378feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~378feeder_combout\);

-- Location: FF_X26_Y15_N17
\RAM|ram_s~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~378feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~378_q\);

-- Location: LCCOMB_X26_Y15_N18
\RAM|ram_s~2907\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2907_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~378_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~314_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~314_q\,
	datad => \RAM|ram_s~378_q\,
	combout => \RAM|ram_s~2907_combout\);

-- Location: FF_X24_Y21_N29
\RAM|ram_s~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~410_q\);

-- Location: LCCOMB_X24_Y21_N28
\RAM|ram_s~2908\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2908_combout\ = (\RAM|ram_s~2907_combout\ & (((\RAM|ram_s~410_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~2907_combout\ & (\RAM|ram_s~346_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~346_q\,
	datab => \RAM|ram_s~2907_combout\,
	datac => \RAM|ram_s~410_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2908_combout\);

-- Location: FF_X27_Y25_N31
\RAM|ram_s~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~58_q\);

-- Location: LCCOMB_X28_Y25_N8
\RAM|ram_s~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~122feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~122feeder_combout\);

-- Location: FF_X28_Y25_N9
\RAM|ram_s~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~122feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~122_q\);

-- Location: LCCOMB_X27_Y25_N30
\RAM|ram_s~2909\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2909_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~122_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~58_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~58_q\,
	datad => \RAM|ram_s~122_q\,
	combout => \RAM|ram_s~2909_combout\);

-- Location: FF_X26_Y25_N5
\RAM|ram_s~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[19]~68_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~154_q\);

-- Location: LCCOMB_X26_Y22_N30
\RAM|ram_s~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~90feeder_combout\ = \MUX_BULA|Y[19]~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[19]~68_combout\,
	combout => \RAM|ram_s~90feeder_combout\);

-- Location: FF_X26_Y22_N31
\RAM|ram_s~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~90feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~90_q\);

-- Location: LCCOMB_X26_Y25_N4
\RAM|ram_s~2910\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2910_combout\ = (\RAM|ram_s~2909_combout\ & (((\RAM|ram_s~154_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~2909_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~90_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2909_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~154_q\,
	datad => \RAM|ram_s~90_q\,
	combout => \RAM|ram_s~2910_combout\);

-- Location: LCCOMB_X24_Y21_N30
\RAM|ram_s~2911\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2911_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~2908_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~2910_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2908_combout\,
	datac => \RAM|ram_s~2910_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2911_combout\);

-- Location: LCCOMB_X24_Y18_N14
\RAM|ram_s~2914\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2914_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2911_combout\ & ((\RAM|ram_s~2913_combout\))) # (!\RAM|ram_s~2911_combout\ & (\RAM|ram_s~2906_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2906_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2913_combout\,
	datad => \RAM|ram_s~2911_combout\,
	combout => \RAM|ram_s~2914_combout\);

-- Location: LCCOMB_X23_Y14_N4
\RAM|ram_s~2915\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2915_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2904_combout\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((!\ULA|resultado\(6) & \RAM|ram_s~2914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2904_combout\,
	datab => \ULA|resultado\(7),
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~2914_combout\,
	combout => \RAM|ram_s~2915_combout\);

-- Location: LCCOMB_X27_Y11_N20
\RAM|ram_s~2926\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2926_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2915_combout\ & (\RAM|ram_s~2925_combout\)) # (!\RAM|ram_s~2915_combout\ & ((\RAM|ram_s~2894_combout\))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2925_combout\,
	datac => \RAM|ram_s~2894_combout\,
	datad => \RAM|ram_s~2915_combout\,
	combout => \RAM|ram_s~2926_combout\);

-- Location: FF_X33_Y15_N11
\RAM|ram_s~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~475_q\);

-- Location: LCCOMB_X33_Y15_N20
\RAM|ram_s~1499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1499feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1499feeder_combout\);

-- Location: FF_X33_Y15_N21
\RAM|ram_s~1499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1499feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1499_q\);

-- Location: LCCOMB_X33_Y15_N10
\RAM|ram_s~2934\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2934_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1499_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~475_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~475_q\,
	datad => \RAM|ram_s~1499_q\,
	combout => \RAM|ram_s~2934_combout\);

-- Location: FF_X35_Y17_N25
\RAM|ram_s~2011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2011_q\);

-- Location: LCCOMB_X31_Y16_N0
\RAM|ram_s~987feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~987feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~987feeder_combout\);

-- Location: FF_X31_Y16_N1
\RAM|ram_s~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~987feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~987_q\);

-- Location: LCCOMB_X35_Y17_N24
\RAM|ram_s~2935\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2935_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2934_combout\ & (\RAM|ram_s~2011_q\)) # (!\RAM|ram_s~2934_combout\ & ((\RAM|ram_s~987_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2934_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2934_combout\,
	datac => \RAM|ram_s~2011_q\,
	datad => \RAM|ram_s~987_q\,
	combout => \RAM|ram_s~2935_combout\);

-- Location: FF_X29_Y17_N31
\RAM|ram_s~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~347_q\);

-- Location: LCCOMB_X28_Y16_N2
\RAM|ram_s~859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~859feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~859feeder_combout\);

-- Location: FF_X28_Y16_N3
\RAM|ram_s~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~859feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~859_q\);

-- Location: LCCOMB_X29_Y17_N30
\RAM|ram_s~2927\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2927_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~859_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~347_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~347_q\,
	datad => \RAM|ram_s~859_q\,
	combout => \RAM|ram_s~2927_combout\);

-- Location: FF_X30_Y16_N31
\RAM|ram_s~1883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1883_q\);

-- Location: LCCOMB_X29_Y13_N0
\RAM|ram_s~1371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1371feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1371feeder_combout\);

-- Location: FF_X29_Y13_N1
\RAM|ram_s~1371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1371feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1371_q\);

-- Location: LCCOMB_X30_Y16_N30
\RAM|ram_s~2928\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2928_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2927_combout\ & (\RAM|ram_s~1883_q\)) # (!\RAM|ram_s~2927_combout\ & ((\RAM|ram_s~1371_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2927_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2927_combout\,
	datac => \RAM|ram_s~1883_q\,
	datad => \RAM|ram_s~1371_q\,
	combout => \RAM|ram_s~2928_combout\);

-- Location: LCCOMB_X22_Y19_N4
\RAM|ram_s~1243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1243feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1243feeder_combout\);

-- Location: FF_X22_Y19_N5
\RAM|ram_s~1243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1243feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1243_q\);

-- Location: FF_X22_Y19_N19
\RAM|ram_s~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~219_q\);

-- Location: LCCOMB_X22_Y19_N18
\RAM|ram_s~2929\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2929_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1243_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~219_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1243_q\,
	datac => \RAM|ram_s~219_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2929_combout\);

-- Location: FF_X27_Y19_N27
\RAM|ram_s~1755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1755_q\);

-- Location: LCCOMB_X27_Y19_N28
\RAM|ram_s~731feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~731feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~731feeder_combout\);

-- Location: FF_X27_Y19_N29
\RAM|ram_s~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~731feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~731_q\);

-- Location: LCCOMB_X27_Y19_N26
\RAM|ram_s~2930\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2930_combout\ = (\RAM|ram_s~2929_combout\ & (((\RAM|ram_s~1755_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~2929_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~731_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2929_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1755_q\,
	datad => \RAM|ram_s~731_q\,
	combout => \RAM|ram_s~2930_combout\);

-- Location: LCCOMB_X31_Y16_N18
\RAM|ram_s~603feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~603feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~603feeder_combout\);

-- Location: FF_X31_Y16_N19
\RAM|ram_s~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~603feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~603_q\);

-- Location: FF_X26_Y22_N7
\RAM|ram_s~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~91_q\);

-- Location: LCCOMB_X26_Y22_N6
\RAM|ram_s~2931\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2931_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~603_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~91_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~603_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~91_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2931_combout\);

-- Location: FF_X32_Y22_N27
\RAM|ram_s~1627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1627_q\);

-- Location: LCCOMB_X26_Y22_N28
\RAM|ram_s~1115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1115feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1115feeder_combout\);

-- Location: FF_X26_Y22_N29
\RAM|ram_s~1115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1115feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1115_q\);

-- Location: LCCOMB_X32_Y22_N26
\RAM|ram_s~2932\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2932_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2931_combout\ & (\RAM|ram_s~1627_q\)) # (!\RAM|ram_s~2931_combout\ & ((\RAM|ram_s~1115_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2931_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2931_combout\,
	datac => \RAM|ram_s~1627_q\,
	datad => \RAM|ram_s~1115_q\,
	combout => \RAM|ram_s~2932_combout\);

-- Location: LCCOMB_X32_Y19_N0
\RAM|ram_s~2933\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2933_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2930_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((!\ULA|resultado\(5) & \RAM|ram_s~2932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2930_combout\,
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~2932_combout\,
	combout => \RAM|ram_s~2933_combout\);

-- Location: LCCOMB_X32_Y19_N10
\RAM|ram_s~2936\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2936_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2933_combout\ & (\RAM|ram_s~2935_combout\)) # (!\RAM|ram_s~2933_combout\ & ((\RAM|ram_s~2928_combout\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2935_combout\,
	datac => \RAM|ram_s~2928_combout\,
	datad => \RAM|ram_s~2933_combout\,
	combout => \RAM|ram_s~2936_combout\);

-- Location: LCCOMB_X28_Y13_N4
\RAM|ram_s~1435feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1435feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1435feeder_combout\);

-- Location: FF_X28_Y13_N5
\RAM|ram_s~1435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1435feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1435_q\);

-- Location: FF_X33_Y18_N23
\RAM|ram_s~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~411_q\);

-- Location: LCCOMB_X27_Y18_N26
\RAM|ram_s~923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~923feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~923feeder_combout\);

-- Location: FF_X27_Y18_N27
\RAM|ram_s~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~923feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~923_q\);

-- Location: LCCOMB_X33_Y18_N22
\RAM|ram_s~2958\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2958_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~923_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~411_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~411_q\,
	datad => \RAM|ram_s~923_q\,
	combout => \RAM|ram_s~2958_combout\);

-- Location: FF_X32_Y19_N17
\RAM|ram_s~1947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1947_q\);

-- Location: LCCOMB_X32_Y19_N16
\RAM|ram_s~2959\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2959_combout\ = (\RAM|ram_s~2958_combout\ & (((\RAM|ram_s~1947_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2958_combout\ & (\RAM|ram_s~1435_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1435_q\,
	datab => \RAM|ram_s~2958_combout\,
	datac => \RAM|ram_s~1947_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2959_combout\);

-- Location: FF_X28_Y15_N29
\RAM|ram_s~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~539_q\);

-- Location: LCCOMB_X28_Y13_N30
\RAM|ram_s~1563feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1563feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1563feeder_combout\);

-- Location: FF_X28_Y13_N31
\RAM|ram_s~1563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1563feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1563_q\);

-- Location: LCCOMB_X28_Y15_N28
\RAM|ram_s~2965\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2965_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1563_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~539_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~539_q\,
	datad => \RAM|ram_s~1563_q\,
	combout => \RAM|ram_s~2965_combout\);

-- Location: FF_X28_Y19_N19
\RAM|ram_s~2075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[20]~69_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2075_q\);

-- Location: FF_X31_Y19_N5
\RAM|ram_s~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1051_q\);

-- Location: LCCOMB_X31_Y19_N4
\RAM|ram_s~2966\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2966_combout\ = (\RAM|ram_s~2965_combout\ & ((\RAM|ram_s~2075_q\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~2965_combout\ & (((\RAM|ram_s~1051_q\ & \ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2965_combout\,
	datab => \RAM|ram_s~2075_q\,
	datac => \RAM|ram_s~1051_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2966_combout\);

-- Location: LCCOMB_X32_Y17_N0
\RAM|ram_s~795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~795feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~795feeder_combout\);

-- Location: FF_X32_Y17_N1
\RAM|ram_s~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~795feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~795_q\);

-- Location: FF_X32_Y17_N19
\RAM|ram_s~1819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1819_q\);

-- Location: LCCOMB_X22_Y18_N10
\RAM|ram_s~1307feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1307feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1307feeder_combout\);

-- Location: FF_X22_Y18_N11
\RAM|ram_s~1307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1307feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1307_q\);

-- Location: FF_X24_Y18_N9
\RAM|ram_s~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~283_q\);

-- Location: LCCOMB_X24_Y18_N8
\RAM|ram_s~2960\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2960_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1307_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~283_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1307_q\,
	datac => \RAM|ram_s~283_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2960_combout\);

-- Location: LCCOMB_X32_Y17_N18
\RAM|ram_s~2961\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2961_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2960_combout\ & ((\RAM|ram_s~1819_q\))) # (!\RAM|ram_s~2960_combout\ & (\RAM|ram_s~795_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~795_q\,
	datac => \RAM|ram_s~1819_q\,
	datad => \RAM|ram_s~2960_combout\,
	combout => \RAM|ram_s~2961_combout\);

-- Location: LCCOMB_X26_Y21_N24
\RAM|ram_s~667feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~667feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~667feeder_combout\);

-- Location: FF_X26_Y21_N25
\RAM|ram_s~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~667feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~667_q\);

-- Location: FF_X30_Y24_N31
\RAM|ram_s~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~155_q\);

-- Location: LCCOMB_X30_Y24_N30
\RAM|ram_s~2962\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2962_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~667_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~155_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~667_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~155_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2962_combout\);

-- Location: LCCOMB_X29_Y24_N28
\RAM|ram_s~1179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1179feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1179feeder_combout\);

-- Location: FF_X29_Y24_N29
\RAM|ram_s~1179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1179feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1179_q\);

-- Location: FF_X30_Y24_N9
\RAM|ram_s~1691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1691_q\);

-- Location: LCCOMB_X30_Y24_N8
\RAM|ram_s~2963\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2963_combout\ = (\RAM|ram_s~2962_combout\ & (((\RAM|ram_s~1691_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2962_combout\ & (\RAM|ram_s~1179_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2962_combout\,
	datab => \RAM|ram_s~1179_q\,
	datac => \RAM|ram_s~1691_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2963_combout\);

-- Location: LCCOMB_X32_Y17_N16
\RAM|ram_s~2964\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2964_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~2961_combout\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~2963_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2961_combout\,
	datac => \RAM|ram_s~2963_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~2964_combout\);

-- Location: LCCOMB_X32_Y19_N30
\RAM|ram_s~2967\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2967_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2964_combout\ & ((\RAM|ram_s~2966_combout\))) # (!\RAM|ram_s~2964_combout\ & (\RAM|ram_s~2959_combout\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~2964_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~2959_combout\,
	datac => \RAM|ram_s~2966_combout\,
	datad => \RAM|ram_s~2964_combout\,
	combout => \RAM|ram_s~2967_combout\);

-- Location: LCCOMB_X32_Y15_N26
\RAM|ram_s~1339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1339feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1339feeder_combout\);

-- Location: FF_X32_Y15_N27
\RAM|ram_s~1339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1339feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1339_q\);

-- Location: FF_X32_Y15_N25
\RAM|ram_s~1851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1851_q\);

-- Location: LCCOMB_X31_Y17_N12
\RAM|ram_s~827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~827feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~827feeder_combout\);

-- Location: FF_X31_Y17_N13
\RAM|ram_s~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~827feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~827_q\);

-- Location: FF_X31_Y17_N11
\RAM|ram_s~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~315_q\);

-- Location: LCCOMB_X31_Y17_N10
\RAM|ram_s~2949\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2949_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~827_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~827_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~315_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2949_combout\);

-- Location: LCCOMB_X32_Y15_N24
\RAM|ram_s~2950\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2950_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2949_combout\ & ((\RAM|ram_s~1851_q\))) # (!\RAM|ram_s~2949_combout\ & (\RAM|ram_s~1339_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1339_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1851_q\,
	datad => \RAM|ram_s~2949_combout\,
	combout => \RAM|ram_s~2950_combout\);

-- Location: FF_X31_Y26_N23
\RAM|ram_s~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~59_q\);

-- Location: LCCOMB_X31_Y26_N16
\RAM|ram_s~571feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~571feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~571feeder_combout\);

-- Location: FF_X31_Y26_N17
\RAM|ram_s~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~571feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~571_q\);

-- Location: LCCOMB_X31_Y26_N22
\RAM|ram_s~2951\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2951_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~571_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~59_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~59_q\,
	datad => \RAM|ram_s~571_q\,
	combout => \RAM|ram_s~2951_combout\);

-- Location: FF_X33_Y22_N27
\RAM|ram_s~1595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1595_q\);

-- Location: FF_X32_Y20_N11
\RAM|ram_s~1083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1083_q\);

-- Location: LCCOMB_X33_Y22_N26
\RAM|ram_s~2952\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2952_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2951_combout\ & (\RAM|ram_s~1595_q\)) # (!\RAM|ram_s~2951_combout\ & ((\RAM|ram_s~1083_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2951_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2951_combout\,
	datac => \RAM|ram_s~1595_q\,
	datad => \RAM|ram_s~1083_q\,
	combout => \RAM|ram_s~2952_combout\);

-- Location: LCCOMB_X33_Y22_N24
\RAM|ram_s~2953\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2953_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~2950_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~2952_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2950_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2952_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2953_combout\);

-- Location: LCCOMB_X24_Y22_N0
\RAM|ram_s~699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~699feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~699feeder_combout\);

-- Location: FF_X24_Y22_N1
\RAM|ram_s~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~699feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~699_q\);

-- Location: FF_X24_Y22_N27
\RAM|ram_s~1723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1723_q\);

-- Location: FF_X23_Y21_N3
\RAM|ram_s~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~187_q\);

-- Location: LCCOMB_X22_Y21_N2
\RAM|ram_s~1211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1211feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1211feeder_combout\);

-- Location: FF_X22_Y21_N3
\RAM|ram_s~1211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1211feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1211_q\);

-- Location: LCCOMB_X23_Y21_N2
\RAM|ram_s~2947\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2947_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1211_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~187_q\,
	datad => \RAM|ram_s~1211_q\,
	combout => \RAM|ram_s~2947_combout\);

-- Location: LCCOMB_X24_Y22_N26
\RAM|ram_s~2948\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2948_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2947_combout\ & ((\RAM|ram_s~1723_q\))) # (!\RAM|ram_s~2947_combout\ & (\RAM|ram_s~699_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2947_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~699_q\,
	datac => \RAM|ram_s~1723_q\,
	datad => \RAM|ram_s~2947_combout\,
	combout => \RAM|ram_s~2948_combout\);

-- Location: LCCOMB_X31_Y15_N26
\RAM|ram_s~955feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~955feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~955feeder_combout\);

-- Location: FF_X31_Y15_N27
\RAM|ram_s~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~955feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~955_q\);

-- Location: FF_X31_Y15_N21
\RAM|ram_s~1979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1979_q\);

-- Location: LCCOMB_X27_Y14_N26
\RAM|ram_s~443feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~443feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~443feeder_combout\);

-- Location: FF_X27_Y14_N27
\RAM|ram_s~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~443feeder_combout\,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~443_q\);

-- Location: LCCOMB_X30_Y14_N26
\RAM|ram_s~1467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1467feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1467feeder_combout\);

-- Location: FF_X30_Y14_N27
\RAM|ram_s~1467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1467feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1467_q\);

-- Location: LCCOMB_X31_Y14_N6
\RAM|ram_s~2954\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2954_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1467_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~443_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~443_q\,
	datac => \RAM|ram_s~1467_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2954_combout\);

-- Location: LCCOMB_X31_Y15_N20
\RAM|ram_s~2955\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2955_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2954_combout\ & ((\RAM|ram_s~1979_q\))) # (!\RAM|ram_s~2954_combout\ & (\RAM|ram_s~955_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~955_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1979_q\,
	datad => \RAM|ram_s~2954_combout\,
	combout => \RAM|ram_s~2955_combout\);

-- Location: LCCOMB_X33_Y22_N22
\RAM|ram_s~2956\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2956_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2953_combout\ & ((\RAM|ram_s~2955_combout\))) # (!\RAM|ram_s~2953_combout\ & (\RAM|ram_s~2948_combout\)))) # (!\ULA|resultado\(4) & (\RAM|ram_s~2953_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2953_combout\,
	datac => \RAM|ram_s~2948_combout\,
	datad => \RAM|ram_s~2955_combout\,
	combout => \RAM|ram_s~2956_combout\);

-- Location: LCCOMB_X23_Y25_N10
\RAM|ram_s~1275feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1275feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1275feeder_combout\);

-- Location: FF_X23_Y25_N11
\RAM|ram_s~1275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1275feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1275_q\);

-- Location: FF_X29_Y25_N1
\RAM|ram_s~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~251_q\);

-- Location: LCCOMB_X29_Y25_N0
\RAM|ram_s~2937\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2937_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1275_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~251_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1275_q\,
	datac => \RAM|ram_s~251_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2937_combout\);

-- Location: FF_X33_Y25_N7
\RAM|ram_s~1787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1787_q\);

-- Location: LCCOMB_X33_Y25_N20
\RAM|ram_s~763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~763feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~763feeder_combout\);

-- Location: FF_X33_Y25_N21
\RAM|ram_s~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~763feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~763_q\);

-- Location: LCCOMB_X33_Y25_N6
\RAM|ram_s~2938\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2938_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2937_combout\ & (\RAM|ram_s~1787_q\)) # (!\RAM|ram_s~2937_combout\ & ((\RAM|ram_s~763_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2937_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2937_combout\,
	datac => \RAM|ram_s~1787_q\,
	datad => \RAM|ram_s~763_q\,
	combout => \RAM|ram_s~2938_combout\);

-- Location: FF_X35_Y18_N19
\RAM|ram_s~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~507_q\);

-- Location: LCCOMB_X36_Y18_N6
\RAM|ram_s~1531feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1531feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1531feeder_combout\);

-- Location: FF_X36_Y18_N7
\RAM|ram_s~1531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1531feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1531_q\);

-- Location: LCCOMB_X35_Y18_N18
\RAM|ram_s~2944\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2944_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1531_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~507_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~507_q\,
	datad => \RAM|ram_s~1531_q\,
	combout => \RAM|ram_s~2944_combout\);

-- Location: FF_X35_Y18_N1
\RAM|ram_s~2043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2043_q\);

-- Location: LCCOMB_X36_Y15_N2
\RAM|ram_s~1019feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1019feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1019feeder_combout\);

-- Location: FF_X36_Y15_N3
\RAM|ram_s~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1019feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1019_q\);

-- Location: LCCOMB_X35_Y18_N0
\RAM|ram_s~2945\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2945_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2944_combout\ & (\RAM|ram_s~2043_q\)) # (!\RAM|ram_s~2944_combout\ & ((\RAM|ram_s~1019_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2944_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2944_combout\,
	datac => \RAM|ram_s~2043_q\,
	datad => \RAM|ram_s~1019_q\,
	combout => \RAM|ram_s~2945_combout\);

-- Location: LCCOMB_X29_Y18_N20
\RAM|ram_s~891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~891feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~891feeder_combout\);

-- Location: FF_X29_Y18_N21
\RAM|ram_s~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~891feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~891_q\);

-- Location: FF_X37_Y22_N25
\RAM|ram_s~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~379_q\);

-- Location: LCCOMB_X37_Y22_N24
\RAM|ram_s~2939\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2939_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~891_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~379_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~891_q\,
	datac => \RAM|ram_s~379_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2939_combout\);

-- Location: FF_X36_Y22_N15
\RAM|ram_s~1915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1915_q\);

-- Location: LCCOMB_X36_Y22_N28
\RAM|ram_s~1403feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1403feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1403feeder_combout\);

-- Location: FF_X36_Y22_N29
\RAM|ram_s~1403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1403feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1403_q\);

-- Location: LCCOMB_X36_Y22_N14
\RAM|ram_s~2940\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2940_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2939_combout\ & (\RAM|ram_s~1915_q\)) # (!\RAM|ram_s~2939_combout\ & ((\RAM|ram_s~1403_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2939_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2939_combout\,
	datac => \RAM|ram_s~1915_q\,
	datad => \RAM|ram_s~1403_q\,
	combout => \RAM|ram_s~2940_combout\);

-- Location: FF_X35_Y24_N27
\RAM|ram_s~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~123_q\);

-- Location: LCCOMB_X35_Y22_N22
\RAM|ram_s~635feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~635feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~635feeder_combout\);

-- Location: FF_X35_Y22_N23
\RAM|ram_s~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~635feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~635_q\);

-- Location: LCCOMB_X35_Y24_N26
\RAM|ram_s~2941\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2941_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~635_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~123_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~123_q\,
	datad => \RAM|ram_s~635_q\,
	combout => \RAM|ram_s~2941_combout\);

-- Location: FF_X35_Y24_N9
\RAM|ram_s~1659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[20]~69_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1659_q\);

-- Location: LCCOMB_X31_Y24_N24
\RAM|ram_s~1147feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1147feeder_combout\ = \MUX_BULA|Y[20]~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[20]~69_combout\,
	combout => \RAM|ram_s~1147feeder_combout\);

-- Location: FF_X31_Y24_N25
\RAM|ram_s~1147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1147feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1147_q\);

-- Location: LCCOMB_X35_Y24_N8
\RAM|ram_s~2942\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2942_combout\ = (\RAM|ram_s~2941_combout\ & (((\RAM|ram_s~1659_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~2941_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1147_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2941_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1659_q\,
	datad => \RAM|ram_s~1147_q\,
	combout => \RAM|ram_s~2942_combout\);

-- Location: LCCOMB_X38_Y23_N28
\RAM|ram_s~2943\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2943_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~2940_combout\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((!\ULA|resultado\(4) & \RAM|ram_s~2942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2940_combout\,
	datab => \ULA|resultado\(5),
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~2942_combout\,
	combout => \RAM|ram_s~2943_combout\);

-- Location: LCCOMB_X38_Y23_N18
\RAM|ram_s~2946\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2946_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~2943_combout\ & ((\RAM|ram_s~2945_combout\))) # (!\RAM|ram_s~2943_combout\ & (\RAM|ram_s~2938_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~2943_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~2938_combout\,
	datac => \RAM|ram_s~2945_combout\,
	datad => \RAM|ram_s~2943_combout\,
	combout => \RAM|ram_s~2946_combout\);

-- Location: LCCOMB_X38_Y23_N0
\RAM|ram_s~2957\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2957_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~2946_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~2956_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~2946_combout\,
	combout => \RAM|ram_s~2957_combout\);

-- Location: LCCOMB_X32_Y19_N28
\RAM|ram_s~2968\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2968_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2957_combout\ & ((\RAM|ram_s~2967_combout\))) # (!\RAM|ram_s~2957_combout\ & (\RAM|ram_s~2936_combout\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2936_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2967_combout\,
	datad => \RAM|ram_s~2957_combout\,
	combout => \RAM|ram_s~2968_combout\);

-- Location: LCCOMB_X31_Y26_N8
\RAM|ram_s~572feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~572feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~572feeder_combout\);

-- Location: FF_X31_Y26_N9
\RAM|ram_s~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~572feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~572_q\);

-- Location: FF_X31_Y26_N11
\RAM|ram_s~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~60_q\);

-- Location: LCCOMB_X31_Y26_N10
\RAM|ram_s~2993\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2993_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~572_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~60_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~572_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~60_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2993_combout\);

-- Location: FF_X33_Y22_N15
\RAM|ram_s~1596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1596_q\);

-- Location: LCCOMB_X32_Y20_N16
\RAM|ram_s~1084feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1084feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1084feeder_combout\);

-- Location: FF_X32_Y20_N17
\RAM|ram_s~1084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1084feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1084_q\);

-- Location: LCCOMB_X33_Y22_N14
\RAM|ram_s~2994\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2994_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2993_combout\ & (\RAM|ram_s~1596_q\)) # (!\RAM|ram_s~2993_combout\ & ((\RAM|ram_s~1084_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2993_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2993_combout\,
	datac => \RAM|ram_s~1596_q\,
	datad => \RAM|ram_s~1084_q\,
	combout => \RAM|ram_s~2994_combout\);

-- Location: LCCOMB_X30_Y25_N18
\RAM|ram_s~1148feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1148feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1148feeder_combout\);

-- Location: FF_X30_Y25_N19
\RAM|ram_s~1148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1148feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1148_q\);

-- Location: FF_X33_Y22_N29
\RAM|ram_s~1660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1660_q\);

-- Location: FF_X35_Y22_N27
\RAM|ram_s~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~124_q\);

-- Location: LCCOMB_X35_Y22_N16
\RAM|ram_s~636feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~636feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~636feeder_combout\);

-- Location: FF_X35_Y22_N17
\RAM|ram_s~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~636feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~636_q\);

-- Location: LCCOMB_X35_Y22_N26
\RAM|ram_s~2991\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2991_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~636_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~124_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~124_q\,
	datad => \RAM|ram_s~636_q\,
	combout => \RAM|ram_s~2991_combout\);

-- Location: LCCOMB_X33_Y22_N28
\RAM|ram_s~2992\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2992_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2991_combout\ & ((\RAM|ram_s~1660_q\))) # (!\RAM|ram_s~2991_combout\ & (\RAM|ram_s~1148_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1148_q\,
	datac => \RAM|ram_s~1660_q\,
	datad => \RAM|ram_s~2991_combout\,
	combout => \RAM|ram_s~2992_combout\);

-- Location: LCCOMB_X33_Y22_N12
\RAM|ram_s~2995\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2995_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~2992_combout\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~2994_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~2994_combout\,
	datad => \RAM|ram_s~2992_combout\,
	combout => \RAM|ram_s~2995_combout\);

-- Location: LCCOMB_X26_Y25_N14
\RAM|ram_s~1180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1180feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1180feeder_combout\);

-- Location: FF_X26_Y25_N15
\RAM|ram_s~1180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1180feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1180_q\);

-- Location: FF_X30_Y24_N23
\RAM|ram_s~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~156_q\);

-- Location: LCCOMB_X30_Y24_N22
\RAM|ram_s~2996\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2996_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1180_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~156_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1180_q\,
	datac => \RAM|ram_s~156_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2996_combout\);

-- Location: LCCOMB_X26_Y21_N30
\RAM|ram_s~668feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~668feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~668feeder_combout\);

-- Location: FF_X26_Y21_N31
\RAM|ram_s~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~668feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~668_q\);

-- Location: FF_X30_Y24_N25
\RAM|ram_s~1692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1692_q\);

-- Location: LCCOMB_X30_Y24_N24
\RAM|ram_s~2997\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2997_combout\ = (\RAM|ram_s~2996_combout\ & (((\RAM|ram_s~1692_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~2996_combout\ & (\RAM|ram_s~668_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2996_combout\,
	datab => \RAM|ram_s~668_q\,
	datac => \RAM|ram_s~1692_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2997_combout\);

-- Location: LCCOMB_X31_Y16_N30
\RAM|ram_s~604feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~604feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~604feeder_combout\);

-- Location: FF_X31_Y16_N31
\RAM|ram_s~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~604feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~604_q\);

-- Location: FF_X26_Y22_N27
\RAM|ram_s~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~92_q\);

-- Location: LCCOMB_X26_Y22_N24
\RAM|ram_s~1116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1116feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1116feeder_combout\);

-- Location: FF_X26_Y22_N25
\RAM|ram_s~1116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1116feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1116_q\);

-- Location: LCCOMB_X26_Y22_N26
\RAM|ram_s~2989\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2989_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1116_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~92_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~92_q\,
	datad => \RAM|ram_s~1116_q\,
	combout => \RAM|ram_s~2989_combout\);

-- Location: FF_X32_Y22_N13
\RAM|ram_s~1628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1628_q\);

-- Location: LCCOMB_X32_Y22_N12
\RAM|ram_s~2990\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2990_combout\ = (\RAM|ram_s~2989_combout\ & (((\RAM|ram_s~1628_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~2989_combout\ & (\RAM|ram_s~604_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~604_q\,
	datab => \RAM|ram_s~2989_combout\,
	datac => \RAM|ram_s~1628_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~2990_combout\);

-- Location: LCCOMB_X33_Y22_N10
\RAM|ram_s~2998\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2998_combout\ = (\RAM|ram_s~2995_combout\ & ((\RAM|ram_s~2997_combout\) # ((!\ULA|resultado\(2))))) # (!\RAM|ram_s~2995_combout\ & (((\ULA|resultado\(2) & \RAM|ram_s~2990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2995_combout\,
	datab => \RAM|ram_s~2997_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2990_combout\,
	combout => \RAM|ram_s~2998_combout\);

-- Location: LCCOMB_X27_Y18_N24
\RAM|ram_s~924feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~924feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~924feeder_combout\);

-- Location: FF_X27_Y18_N25
\RAM|ram_s~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~924feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~924_q\);

-- Location: FF_X33_Y18_N19
\RAM|ram_s~1948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1948_q\);

-- Location: FF_X33_Y18_N13
\RAM|ram_s~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~412_q\);

-- Location: LCCOMB_X33_Y14_N20
\RAM|ram_s~1436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1436feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1436feeder_combout\);

-- Location: FF_X33_Y14_N21
\RAM|ram_s~1436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1436feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1436_q\);

-- Location: LCCOMB_X33_Y18_N12
\RAM|ram_s~2986\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2986_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1436_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~412_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~412_q\,
	datad => \RAM|ram_s~1436_q\,
	combout => \RAM|ram_s~2986_combout\);

-- Location: LCCOMB_X33_Y18_N18
\RAM|ram_s~2987\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2987_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2986_combout\ & ((\RAM|ram_s~1948_q\))) # (!\RAM|ram_s~2986_combout\ & (\RAM|ram_s~924_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~2986_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~924_q\,
	datac => \RAM|ram_s~1948_q\,
	datad => \RAM|ram_s~2986_combout\,
	combout => \RAM|ram_s~2987_combout\);

-- Location: LCCOMB_X29_Y13_N10
\RAM|ram_s~1372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1372feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1372feeder_combout\);

-- Location: FF_X29_Y13_N11
\RAM|ram_s~1372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1372feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1372_q\);

-- Location: FF_X29_Y17_N5
\RAM|ram_s~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~348_q\);

-- Location: LCCOMB_X29_Y17_N4
\RAM|ram_s~2979\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2979_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1372_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~348_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1372_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~348_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2979_combout\);

-- Location: FF_X27_Y20_N15
\RAM|ram_s~1884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1884_q\);

-- Location: LCCOMB_X28_Y16_N4
\RAM|ram_s~860feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~860feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~860feeder_combout\);

-- Location: FF_X28_Y16_N5
\RAM|ram_s~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~860feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~860_q\);

-- Location: LCCOMB_X27_Y20_N14
\RAM|ram_s~2980\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2980_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2979_combout\ & (\RAM|ram_s~1884_q\)) # (!\RAM|ram_s~2979_combout\ & ((\RAM|ram_s~860_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2979_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2979_combout\,
	datac => \RAM|ram_s~1884_q\,
	datad => \RAM|ram_s~860_q\,
	combout => \RAM|ram_s~2980_combout\);

-- Location: LCCOMB_X32_Y15_N6
\RAM|ram_s~1340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1340feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1340feeder_combout\);

-- Location: FF_X32_Y15_N7
\RAM|ram_s~1340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1340feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1340_q\);

-- Location: FF_X32_Y15_N13
\RAM|ram_s~1852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1852_q\);

-- Location: FF_X26_Y15_N25
\RAM|ram_s~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~316_q\);

-- Location: LCCOMB_X29_Y15_N18
\RAM|ram_s~828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~828feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~828feeder_combout\);

-- Location: FF_X29_Y15_N19
\RAM|ram_s~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~828feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~828_q\);

-- Location: LCCOMB_X26_Y15_N24
\RAM|ram_s~2983\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2983_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~828_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~316_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~316_q\,
	datad => \RAM|ram_s~828_q\,
	combout => \RAM|ram_s~2983_combout\);

-- Location: LCCOMB_X32_Y15_N12
\RAM|ram_s~2984\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2984_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2983_combout\ & ((\RAM|ram_s~1852_q\))) # (!\RAM|ram_s~2983_combout\ & (\RAM|ram_s~1340_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2983_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1340_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1852_q\,
	datad => \RAM|ram_s~2983_combout\,
	combout => \RAM|ram_s~2984_combout\);

-- Location: FF_X23_Y21_N7
\RAM|ram_s~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~380_q\);

-- Location: LCCOMB_X29_Y18_N22
\RAM|ram_s~892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~892feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~892feeder_combout\);

-- Location: FF_X29_Y18_N23
\RAM|ram_s~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~892feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~892_q\);

-- Location: LCCOMB_X23_Y21_N6
\RAM|ram_s~2981\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2981_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~892_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~380_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~380_q\,
	datad => \RAM|ram_s~892_q\,
	combout => \RAM|ram_s~2981_combout\);

-- Location: LCCOMB_X36_Y22_N0
\RAM|ram_s~1404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1404feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1404feeder_combout\);

-- Location: FF_X36_Y22_N1
\RAM|ram_s~1404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1404feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1404_q\);

-- Location: FF_X36_Y22_N3
\RAM|ram_s~1916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1916_q\);

-- Location: LCCOMB_X36_Y22_N2
\RAM|ram_s~2982\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2982_combout\ = (\RAM|ram_s~2981_combout\ & (((\RAM|ram_s~1916_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~2981_combout\ & (\RAM|ram_s~1404_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2981_combout\,
	datab => \RAM|ram_s~1404_q\,
	datac => \RAM|ram_s~1916_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~2982_combout\);

-- Location: LCCOMB_X33_Y22_N0
\RAM|ram_s~2985\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2985_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2)) # (\RAM|ram_s~2982_combout\)))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2984_combout\ & (!\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2984_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2982_combout\,
	combout => \RAM|ram_s~2985_combout\);

-- Location: LCCOMB_X33_Y22_N18
\RAM|ram_s~2988\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2988_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~2985_combout\ & (\RAM|ram_s~2987_combout\)) # (!\RAM|ram_s~2985_combout\ & ((\RAM|ram_s~2980_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~2985_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2987_combout\,
	datab => \RAM|ram_s~2980_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~2985_combout\,
	combout => \RAM|ram_s~2988_combout\);

-- Location: LCCOMB_X33_Y22_N16
\RAM|ram_s~2999\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2999_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~2988_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~2998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2998_combout\,
	datab => \RAM|ram_s~2988_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~2999_combout\);

-- Location: FF_X22_Y19_N27
\RAM|ram_s~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~220_q\);

-- Location: LCCOMB_X22_Y19_N12
\RAM|ram_s~1244feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1244feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1244feeder_combout\);

-- Location: FF_X22_Y19_N13
\RAM|ram_s~1244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1244feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1244_q\);

-- Location: LCCOMB_X22_Y19_N26
\RAM|ram_s~2971\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2971_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1244_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~220_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~220_q\,
	datad => \RAM|ram_s~1244_q\,
	combout => \RAM|ram_s~2971_combout\);

-- Location: FF_X27_Y19_N7
\RAM|ram_s~1756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1756_q\);

-- Location: LCCOMB_X27_Y19_N0
\RAM|ram_s~732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~732feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~732feeder_combout\);

-- Location: FF_X27_Y19_N1
\RAM|ram_s~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~732feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~732_q\);

-- Location: LCCOMB_X27_Y19_N6
\RAM|ram_s~2972\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2972_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2971_combout\ & (\RAM|ram_s~1756_q\)) # (!\RAM|ram_s~2971_combout\ & ((\RAM|ram_s~732_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2971_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2971_combout\,
	datac => \RAM|ram_s~1756_q\,
	datad => \RAM|ram_s~732_q\,
	combout => \RAM|ram_s~2972_combout\);

-- Location: LCCOMB_X22_Y21_N28
\RAM|ram_s~1212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1212feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1212feeder_combout\);

-- Location: FF_X22_Y21_N29
\RAM|ram_s~1212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1212feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1212_q\);

-- Location: FF_X22_Y21_N7
\RAM|ram_s~1724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1724_q\);

-- Location: FF_X23_Y21_N29
\RAM|ram_s~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~188_q\);

-- Location: LCCOMB_X24_Y19_N8
\RAM|ram_s~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~700feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~700feeder_combout\);

-- Location: FF_X24_Y19_N9
\RAM|ram_s~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~700feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~700_q\);

-- Location: LCCOMB_X23_Y21_N28
\RAM|ram_s~2973\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2973_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~700_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~188_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~188_q\,
	datad => \RAM|ram_s~700_q\,
	combout => \RAM|ram_s~2973_combout\);

-- Location: LCCOMB_X22_Y21_N6
\RAM|ram_s~2974\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2974_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2973_combout\ & ((\RAM|ram_s~1724_q\))) # (!\RAM|ram_s~2973_combout\ & (\RAM|ram_s~1212_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~2973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1212_q\,
	datac => \RAM|ram_s~1724_q\,
	datad => \RAM|ram_s~2973_combout\,
	combout => \RAM|ram_s~2974_combout\);

-- Location: LCCOMB_X37_Y23_N18
\RAM|ram_s~2975\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2975_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~2972_combout\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~2974_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2972_combout\,
	datac => \RAM|ram_s~2974_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~2975_combout\);

-- Location: FF_X22_Y18_N27
\RAM|ram_s~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~284_q\);

-- Location: LCCOMB_X22_Y18_N28
\RAM|ram_s~1308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1308feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1308feeder_combout\);

-- Location: FF_X22_Y18_N29
\RAM|ram_s~1308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1308feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1308_q\);

-- Location: LCCOMB_X22_Y18_N26
\RAM|ram_s~2976\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2976_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1308_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~284_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~284_q\,
	datad => \RAM|ram_s~1308_q\,
	combout => \RAM|ram_s~2976_combout\);

-- Location: FF_X33_Y19_N25
\RAM|ram_s~1820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1820_q\);

-- Location: LCCOMB_X33_Y19_N2
\RAM|ram_s~796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~796feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~796feeder_combout\);

-- Location: FF_X33_Y19_N3
\RAM|ram_s~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~796feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~796_q\);

-- Location: LCCOMB_X33_Y19_N24
\RAM|ram_s~2977\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2977_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~2976_combout\ & (\RAM|ram_s~1820_q\)) # (!\RAM|ram_s~2976_combout\ & ((\RAM|ram_s~796_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~2976_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2976_combout\,
	datac => \RAM|ram_s~1820_q\,
	datad => \RAM|ram_s~796_q\,
	combout => \RAM|ram_s~2977_combout\);

-- Location: FF_X29_Y25_N27
\RAM|ram_s~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~252_q\);

-- Location: LCCOMB_X33_Y25_N16
\RAM|ram_s~764feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~764feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~764feeder_combout\);

-- Location: FF_X33_Y25_N17
\RAM|ram_s~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~764feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~764_q\);

-- Location: LCCOMB_X29_Y25_N26
\RAM|ram_s~2969\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2969_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~764_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~252_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~252_q\,
	datad => \RAM|ram_s~764_q\,
	combout => \RAM|ram_s~2969_combout\);

-- Location: FF_X37_Y23_N29
\RAM|ram_s~1788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1788_q\);

-- Location: LCCOMB_X38_Y23_N26
\RAM|ram_s~1276feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1276feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1276feeder_combout\);

-- Location: FF_X38_Y23_N27
\RAM|ram_s~1276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1276feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1276_q\);

-- Location: LCCOMB_X37_Y23_N28
\RAM|ram_s~2970\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2970_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~2969_combout\ & (\RAM|ram_s~1788_q\)) # (!\RAM|ram_s~2969_combout\ & ((\RAM|ram_s~1276_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~2969_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~2969_combout\,
	datac => \RAM|ram_s~1788_q\,
	datad => \RAM|ram_s~1276_q\,
	combout => \RAM|ram_s~2970_combout\);

-- Location: LCCOMB_X37_Y23_N16
\RAM|ram_s~2978\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2978_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~2975_combout\ & (\RAM|ram_s~2977_combout\)) # (!\RAM|ram_s~2975_combout\ & ((\RAM|ram_s~2970_combout\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~2975_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~2975_combout\,
	datac => \RAM|ram_s~2977_combout\,
	datad => \RAM|ram_s~2970_combout\,
	combout => \RAM|ram_s~2978_combout\);

-- Location: FF_X35_Y18_N23
\RAM|ram_s~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~508_q\);

-- Location: LCCOMB_X36_Y15_N28
\RAM|ram_s~1020feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1020feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1020feeder_combout\);

-- Location: FF_X36_Y15_N29
\RAM|ram_s~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1020feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1020_q\);

-- Location: LCCOMB_X35_Y18_N22
\RAM|ram_s~3000\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3000_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~1020_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~508_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~508_q\,
	datad => \RAM|ram_s~1020_q\,
	combout => \RAM|ram_s~3000_combout\);

-- Location: FF_X35_Y18_N25
\RAM|ram_s~2044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2044_q\);

-- Location: LCCOMB_X36_Y18_N16
\RAM|ram_s~1532feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1532feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1532feeder_combout\);

-- Location: FF_X36_Y18_N17
\RAM|ram_s~1532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1532feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1532_q\);

-- Location: LCCOMB_X35_Y18_N24
\RAM|ram_s~3001\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3001_combout\ = (\RAM|ram_s~3000_combout\ & (((\RAM|ram_s~2044_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3000_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1532_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3000_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~2044_q\,
	datad => \RAM|ram_s~1532_q\,
	combout => \RAM|ram_s~3001_combout\);

-- Location: FF_X28_Y18_N3
\RAM|ram_s~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~540_q\);

-- Location: LCCOMB_X28_Y13_N24
\RAM|ram_s~1564feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1564feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1564feeder_combout\);

-- Location: FF_X28_Y13_N25
\RAM|ram_s~1564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1564feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1564_q\);

-- Location: LCCOMB_X28_Y18_N2
\RAM|ram_s~3007\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3007_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1564_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~540_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~540_q\,
	datad => \RAM|ram_s~1564_q\,
	combout => \RAM|ram_s~3007_combout\);

-- Location: FF_X28_Y19_N29
\RAM|ram_s~2076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[21]~70_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2076_q\);

-- Location: FF_X31_Y19_N3
\RAM|ram_s~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1052_q\);

-- Location: LCCOMB_X31_Y19_N2
\RAM|ram_s~3008\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3008_combout\ = (\RAM|ram_s~3007_combout\ & ((\RAM|ram_s~2076_q\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~3007_combout\ & (((\RAM|ram_s~1052_q\ & \ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3007_combout\,
	datab => \RAM|ram_s~2076_q\,
	datac => \RAM|ram_s~1052_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3008_combout\);

-- Location: LCCOMB_X31_Y16_N16
\RAM|ram_s~988feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~988feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~988feeder_combout\);

-- Location: FF_X31_Y16_N17
\RAM|ram_s~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~988feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~988_q\);

-- Location: FF_X33_Y15_N19
\RAM|ram_s~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~476_q\);

-- Location: LCCOMB_X33_Y15_N28
\RAM|ram_s~1500feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1500feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1500feeder_combout\);

-- Location: FF_X33_Y15_N29
\RAM|ram_s~1500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1500feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1500_q\);

-- Location: LCCOMB_X33_Y15_N18
\RAM|ram_s~3002\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3002_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1500_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~476_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~476_q\,
	datad => \RAM|ram_s~1500_q\,
	combout => \RAM|ram_s~3002_combout\);

-- Location: FF_X35_Y15_N11
\RAM|ram_s~2012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2012_q\);

-- Location: LCCOMB_X35_Y15_N10
\RAM|ram_s~3003\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3003_combout\ = (\RAM|ram_s~3002_combout\ & (((\RAM|ram_s~2012_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~3002_combout\ & (\RAM|ram_s~988_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~988_q\,
	datab => \RAM|ram_s~3002_combout\,
	datac => \RAM|ram_s~2012_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3003_combout\);

-- Location: FF_X31_Y14_N13
\RAM|ram_s~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~444_q\);

-- Location: LCCOMB_X31_Y15_N6
\RAM|ram_s~956feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~956feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~956feeder_combout\);

-- Location: FF_X31_Y15_N7
\RAM|ram_s~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~956feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~956_q\);

-- Location: LCCOMB_X31_Y14_N12
\RAM|ram_s~3004\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3004_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~956_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~444_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~444_q\,
	datad => \RAM|ram_s~956_q\,
	combout => \RAM|ram_s~3004_combout\);

-- Location: FF_X31_Y15_N29
\RAM|ram_s~1980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[21]~70_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1980_q\);

-- Location: LCCOMB_X27_Y14_N0
\RAM|ram_s~1468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1468feeder_combout\ = \MUX_BULA|Y[21]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[21]~70_combout\,
	combout => \RAM|ram_s~1468feeder_combout\);

-- Location: FF_X27_Y14_N1
\RAM|ram_s~1468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1468feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1468_q\);

-- Location: LCCOMB_X31_Y15_N28
\RAM|ram_s~3005\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3005_combout\ = (\RAM|ram_s~3004_combout\ & (((\RAM|ram_s~1980_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3004_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3004_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1980_q\,
	datad => \RAM|ram_s~1468_q\,
	combout => \RAM|ram_s~3005_combout\);

-- Location: LCCOMB_X35_Y15_N12
\RAM|ram_s~3006\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3006_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~3003_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & ((\RAM|ram_s~3005_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3003_combout\,
	datad => \RAM|ram_s~3005_combout\,
	combout => \RAM|ram_s~3006_combout\);

-- Location: LCCOMB_X35_Y15_N18
\RAM|ram_s~3009\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3009_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3006_combout\ & ((\RAM|ram_s~3008_combout\))) # (!\RAM|ram_s~3006_combout\ & (\RAM|ram_s~3001_combout\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3001_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3008_combout\,
	datad => \RAM|ram_s~3006_combout\,
	combout => \RAM|ram_s~3009_combout\);

-- Location: LCCOMB_X36_Y15_N26
\RAM|ram_s~3010\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3010_combout\ = (\RAM|ram_s~2999_combout\ & (((\RAM|ram_s~3009_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~2999_combout\ & (\RAM|ram_s~2978_combout\ & (\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2999_combout\,
	datab => \RAM|ram_s~2978_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3009_combout\,
	combout => \RAM|ram_s~3010_combout\);

-- Location: LCCOMB_X27_Y18_N10
\RAM|ram_s~925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~925feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~925feeder_combout\);

-- Location: FF_X27_Y18_N11
\RAM|ram_s~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~925feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~925_q\);

-- Location: FF_X26_Y21_N1
\RAM|ram_s~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~669_q\);

-- Location: LCCOMB_X26_Y21_N0
\RAM|ram_s~3028\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3028_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~925_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~669_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~925_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~669_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3028_combout\);

-- Location: FF_X22_Y16_N13
\RAM|ram_s~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1053_q\);

-- Location: LCCOMB_X22_Y16_N18
\RAM|ram_s~797feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~797feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~797feeder_combout\);

-- Location: FF_X22_Y16_N19
\RAM|ram_s~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~797feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~797_q\);

-- Location: LCCOMB_X22_Y16_N12
\RAM|ram_s~3029\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3029_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3028_combout\ & (\RAM|ram_s~1053_q\)) # (!\RAM|ram_s~3028_combout\ & ((\RAM|ram_s~797_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3028_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3028_combout\,
	datac => \RAM|ram_s~1053_q\,
	datad => \RAM|ram_s~797_q\,
	combout => \RAM|ram_s~3029_combout\);

-- Location: LCCOMB_X29_Y15_N24
\RAM|ram_s~829feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~829feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~829feeder_combout\);

-- Location: FF_X29_Y15_N25
\RAM|ram_s~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~829feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~829_q\);

-- Location: FF_X27_Y15_N11
\RAM|ram_s~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~957_q\);

-- Location: LCCOMB_X24_Y19_N6
\RAM|ram_s~701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~701feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~701feeder_combout\);

-- Location: FF_X24_Y19_N7
\RAM|ram_s~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~701feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~701_q\);

-- Location: FF_X24_Y19_N13
\RAM|ram_s~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~573_q\);

-- Location: LCCOMB_X24_Y19_N12
\RAM|ram_s~3025\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3025_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~701_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~573_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~701_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~573_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3025_combout\);

-- Location: LCCOMB_X27_Y15_N10
\RAM|ram_s~3026\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3026_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3025_combout\ & ((\RAM|ram_s~957_q\))) # (!\RAM|ram_s~3025_combout\ & (\RAM|ram_s~829_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3025_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~829_q\,
	datac => \RAM|ram_s~957_q\,
	datad => \RAM|ram_s~3025_combout\,
	combout => \RAM|ram_s~3026_combout\);

-- Location: LCCOMB_X30_Y18_N2
\RAM|ram_s~893feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~893feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~893feeder_combout\);

-- Location: FF_X30_Y18_N3
\RAM|ram_s~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~893feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~893_q\);

-- Location: FF_X30_Y18_N17
\RAM|ram_s~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1021_q\);

-- Location: LCCOMB_X36_Y25_N18
\RAM|ram_s~765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~765feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~765feeder_combout\);

-- Location: FF_X36_Y25_N19
\RAM|ram_s~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~765feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~765_q\);

-- Location: FF_X35_Y22_N5
\RAM|ram_s~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~637_q\);

-- Location: LCCOMB_X35_Y22_N4
\RAM|ram_s~3023\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3023_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~765_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~637_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~765_q\,
	datac => \RAM|ram_s~637_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3023_combout\);

-- Location: LCCOMB_X30_Y18_N16
\RAM|ram_s~3024\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3024_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3023_combout\ & ((\RAM|ram_s~1021_q\))) # (!\RAM|ram_s~3023_combout\ & (\RAM|ram_s~893_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3023_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~893_q\,
	datac => \RAM|ram_s~1021_q\,
	datad => \RAM|ram_s~3023_combout\,
	combout => \RAM|ram_s~3024_combout\);

-- Location: LCCOMB_X20_Y18_N0
\RAM|ram_s~3027\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3027_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~3024_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3026_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~3024_combout\,
	combout => \RAM|ram_s~3027_combout\);

-- Location: LCCOMB_X28_Y16_N30
\RAM|ram_s~861feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~861feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~861feeder_combout\);

-- Location: FF_X28_Y16_N31
\RAM|ram_s~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~861feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~861_q\);

-- Location: FF_X31_Y16_N7
\RAM|ram_s~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~605_q\);

-- Location: LCCOMB_X31_Y16_N6
\RAM|ram_s~3021\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3021_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~861_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~605_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~861_q\,
	datac => \RAM|ram_s~605_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3021_combout\);

-- Location: LCCOMB_X27_Y19_N20
\RAM|ram_s~733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~733feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~733feeder_combout\);

-- Location: FF_X27_Y19_N21
\RAM|ram_s~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~733feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~733_q\);

-- Location: FF_X30_Y12_N1
\RAM|ram_s~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~989_q\);

-- Location: LCCOMB_X30_Y12_N0
\RAM|ram_s~3022\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3022_combout\ = (\RAM|ram_s~3021_combout\ & (((\RAM|ram_s~989_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3021_combout\ & (\RAM|ram_s~733_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3021_combout\,
	datab => \RAM|ram_s~733_q\,
	datac => \RAM|ram_s~989_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3022_combout\);

-- Location: LCCOMB_X22_Y13_N4
\RAM|ram_s~3030\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3030_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3027_combout\ & (\RAM|ram_s~3029_combout\)) # (!\RAM|ram_s~3027_combout\ & ((\RAM|ram_s~3022_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3029_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~3027_combout\,
	datad => \RAM|ram_s~3022_combout\,
	combout => \RAM|ram_s~3030_combout\);

-- Location: FF_X27_Y15_N5
\RAM|ram_s~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~445_q\);

-- Location: LCCOMB_X33_Y15_N8
\RAM|ram_s~477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~477feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~477feeder_combout\);

-- Location: FF_X33_Y15_N9
\RAM|ram_s~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~477feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~477_q\);

-- Location: LCCOMB_X27_Y15_N4
\RAM|ram_s~3038\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3038_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~477_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~445_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~445_q\,
	datad => \RAM|ram_s~477_q\,
	combout => \RAM|ram_s~3038_combout\);

-- Location: FF_X24_Y13_N15
\RAM|ram_s~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~541_q\);

-- Location: LCCOMB_X24_Y13_N24
\RAM|ram_s~509feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~509feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~509feeder_combout\);

-- Location: FF_X24_Y13_N25
\RAM|ram_s~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~509feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~509_q\);

-- Location: LCCOMB_X24_Y13_N14
\RAM|ram_s~3039\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3039_combout\ = (\RAM|ram_s~3038_combout\ & (((\RAM|ram_s~541_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~3038_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~509_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3038_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~541_q\,
	datad => \RAM|ram_s~509_q\,
	combout => \RAM|ram_s~3039_combout\);

-- Location: LCCOMB_X26_Y16_N24
\RAM|ram_s~349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~349feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~349feeder_combout\);

-- Location: FF_X26_Y16_N25
\RAM|ram_s~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~349feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~349_q\);

-- Location: FF_X26_Y16_N7
\RAM|ram_s~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~413_q\);

-- Location: FF_X27_Y16_N23
\RAM|ram_s~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~317_q\);

-- Location: LCCOMB_X27_Y16_N28
\RAM|ram_s~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~381feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~381feeder_combout\);

-- Location: FF_X27_Y16_N29
\RAM|ram_s~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~381feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~381_q\);

-- Location: LCCOMB_X27_Y16_N22
\RAM|ram_s~3033\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3033_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~381_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~317_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~317_q\,
	datad => \RAM|ram_s~381_q\,
	combout => \RAM|ram_s~3033_combout\);

-- Location: LCCOMB_X26_Y16_N6
\RAM|ram_s~3034\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3034_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3033_combout\ & ((\RAM|ram_s~413_q\))) # (!\RAM|ram_s~3033_combout\ & (\RAM|ram_s~349_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3033_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~349_q\,
	datac => \RAM|ram_s~413_q\,
	datad => \RAM|ram_s~3033_combout\,
	combout => \RAM|ram_s~3034_combout\);

-- Location: LCCOMB_X28_Y18_N0
\RAM|ram_s~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~93feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~93feeder_combout\);

-- Location: FF_X28_Y18_N1
\RAM|ram_s~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~93feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~93_q\);

-- Location: FF_X28_Y25_N25
\RAM|ram_s~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~157_q\);

-- Location: LCCOMB_X28_Y25_N2
\RAM|ram_s~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~125feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~125feeder_combout\);

-- Location: FF_X28_Y25_N3
\RAM|ram_s~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~125feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~125_q\);

-- Location: FF_X27_Y25_N23
\RAM|ram_s~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~61_q\);

-- Location: LCCOMB_X27_Y25_N22
\RAM|ram_s~3035\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3035_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~125_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~61_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~125_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~61_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3035_combout\);

-- Location: LCCOMB_X28_Y25_N24
\RAM|ram_s~3036\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3036_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3035_combout\ & ((\RAM|ram_s~157_q\))) # (!\RAM|ram_s~3035_combout\ & (\RAM|ram_s~93_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~93_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~157_q\,
	datad => \RAM|ram_s~3035_combout\,
	combout => \RAM|ram_s~3036_combout\);

-- Location: LCCOMB_X23_Y21_N24
\RAM|ram_s~3037\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3037_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3034_combout\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((!\ULA|resultado\(4) & \RAM|ram_s~3036_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3034_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3036_combout\,
	combout => \RAM|ram_s~3037_combout\);

-- Location: LCCOMB_X21_Y18_N2
\RAM|ram_s~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~221feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~221feeder_combout\);

-- Location: FF_X21_Y18_N3
\RAM|ram_s~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~221feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~221_q\);

-- Location: FF_X21_Y18_N9
\RAM|ram_s~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~189_q\);

-- Location: LCCOMB_X21_Y18_N8
\RAM|ram_s~3031\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3031_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~221_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~189_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~221_q\,
	datac => \RAM|ram_s~189_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3031_combout\);

-- Location: LCCOMB_X29_Y25_N8
\RAM|ram_s~253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~253feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~253feeder_combout\);

-- Location: FF_X29_Y25_N9
\RAM|ram_s~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~253feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~253_q\);

-- Location: FF_X21_Y17_N13
\RAM|ram_s~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~285_q\);

-- Location: LCCOMB_X21_Y17_N12
\RAM|ram_s~3032\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3032_combout\ = (\RAM|ram_s~3031_combout\ & (((\RAM|ram_s~285_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~3031_combout\ & (\RAM|ram_s~253_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3031_combout\,
	datab => \RAM|ram_s~253_q\,
	datac => \RAM|ram_s~285_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3032_combout\);

-- Location: LCCOMB_X21_Y17_N18
\RAM|ram_s~3040\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3040_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3037_combout\ & (\RAM|ram_s~3039_combout\)) # (!\RAM|ram_s~3037_combout\ & ((\RAM|ram_s~3032_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3037_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3039_combout\,
	datac => \RAM|ram_s~3037_combout\,
	datad => \RAM|ram_s~3032_combout\,
	combout => \RAM|ram_s~3040_combout\);

-- Location: LCCOMB_X21_Y17_N20
\RAM|ram_s~3041\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3041_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3030_combout\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((!\ULA|resultado\(7) & \RAM|ram_s~3040_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3030_combout\,
	datab => \ULA|resultado\(6),
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3040_combout\,
	combout => \RAM|ram_s~3041_combout\);

-- Location: LCCOMB_X38_Y17_N14
\RAM|ram_s~1853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1853feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1853feeder_combout\);

-- Location: FF_X38_Y17_N15
\RAM|ram_s~1853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1853feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1853_q\);

-- Location: FF_X36_Y17_N25
\RAM|ram_s~1597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1597_q\);

-- Location: LCCOMB_X36_Y17_N24
\RAM|ram_s~3046\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3046_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1853_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1597_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1853_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1597_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3046_combout\);

-- Location: FF_X38_Y16_N21
\RAM|ram_s~1981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1981_q\);

-- Location: LCCOMB_X38_Y16_N6
\RAM|ram_s~1725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1725feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1725feeder_combout\);

-- Location: FF_X38_Y16_N7
\RAM|ram_s~1725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1725feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1725_q\);

-- Location: LCCOMB_X38_Y16_N20
\RAM|ram_s~3047\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3047_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3046_combout\ & (\RAM|ram_s~1981_q\)) # (!\RAM|ram_s~3046_combout\ & ((\RAM|ram_s~1725_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3046_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3046_combout\,
	datac => \RAM|ram_s~1981_q\,
	datad => \RAM|ram_s~1725_q\,
	combout => \RAM|ram_s~3047_combout\);

-- Location: LCCOMB_X30_Y16_N24
\RAM|ram_s~1885feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1885feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1885feeder_combout\);

-- Location: FF_X30_Y16_N25
\RAM|ram_s~1885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1885feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1885_q\);

-- Location: FF_X30_Y12_N23
\RAM|ram_s~2013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2013_q\);

-- Location: FF_X32_Y12_N25
\RAM|ram_s~1629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1629_q\);

-- Location: LCCOMB_X36_Y19_N8
\RAM|ram_s~1757feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1757feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1757feeder_combout\);

-- Location: FF_X36_Y19_N9
\RAM|ram_s~1757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1757feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1757_q\);

-- Location: LCCOMB_X32_Y12_N24
\RAM|ram_s~3044\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3044_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1757_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1629_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1629_q\,
	datad => \RAM|ram_s~1757_q\,
	combout => \RAM|ram_s~3044_combout\);

-- Location: LCCOMB_X30_Y12_N22
\RAM|ram_s~3045\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3045_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3044_combout\ & ((\RAM|ram_s~2013_q\))) # (!\RAM|ram_s~3044_combout\ & (\RAM|ram_s~1885_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3044_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1885_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2013_q\,
	datad => \RAM|ram_s~3044_combout\,
	combout => \RAM|ram_s~3045_combout\);

-- Location: LCCOMB_X21_Y14_N0
\RAM|ram_s~3048\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3048_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~3045_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3047_combout\,
	datab => \ULA|resultado\(3),
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3045_combout\,
	combout => \RAM|ram_s~3048_combout\);

-- Location: FF_X36_Y20_N11
\RAM|ram_s~1693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1693_q\);

-- Location: LCCOMB_X33_Y20_N6
\RAM|ram_s~1821feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1821feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1821feeder_combout\);

-- Location: FF_X33_Y20_N7
\RAM|ram_s~1821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1821feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1821_q\);

-- Location: LCCOMB_X36_Y20_N10
\RAM|ram_s~3049\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3049_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~1821_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~1693_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1693_q\,
	datad => \RAM|ram_s~1821_q\,
	combout => \RAM|ram_s~3049_combout\);

-- Location: FF_X28_Y19_N23
\RAM|ram_s~2077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[22]~71_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2077_q\);

-- Location: FF_X36_Y20_N17
\RAM|ram_s~1949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1949_q\);

-- Location: LCCOMB_X36_Y20_N16
\RAM|ram_s~3050\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3050_combout\ = (\RAM|ram_s~3049_combout\ & ((\RAM|ram_s~2077_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~3049_combout\ & (((\RAM|ram_s~1949_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3049_combout\,
	datab => \RAM|ram_s~2077_q\,
	datac => \RAM|ram_s~1949_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3050_combout\);

-- Location: FF_X35_Y21_N11
\RAM|ram_s~1661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1661_q\);

-- Location: LCCOMB_X32_Y21_N14
\RAM|ram_s~1917feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1917feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1917feeder_combout\);

-- Location: FF_X32_Y21_N15
\RAM|ram_s~1917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1917feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1917_q\);

-- Location: LCCOMB_X35_Y21_N10
\RAM|ram_s~3042\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3042_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1917_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1661_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1661_q\,
	datad => \RAM|ram_s~1917_q\,
	combout => \RAM|ram_s~3042_combout\);

-- Location: FF_X37_Y18_N25
\RAM|ram_s~2045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2045_q\);

-- Location: LCCOMB_X36_Y17_N18
\RAM|ram_s~1789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1789feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1789feeder_combout\);

-- Location: FF_X36_Y17_N19
\RAM|ram_s~1789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1789feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1789_q\);

-- Location: LCCOMB_X37_Y18_N24
\RAM|ram_s~3043\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3043_combout\ = (\RAM|ram_s~3042_combout\ & (((\RAM|ram_s~2045_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~3042_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1789_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3042_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2045_q\,
	datad => \RAM|ram_s~1789_q\,
	combout => \RAM|ram_s~3043_combout\);

-- Location: LCCOMB_X20_Y18_N30
\RAM|ram_s~3051\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3051_combout\ = (\RAM|ram_s~3048_combout\ & ((\RAM|ram_s~3050_combout\) # ((!\ULA|resultado\(3))))) # (!\RAM|ram_s~3048_combout\ & (((\ULA|resultado\(3) & \RAM|ram_s~3043_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3048_combout\,
	datab => \RAM|ram_s~3050_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~3043_combout\,
	combout => \RAM|ram_s~3051_combout\);

-- Location: FF_X32_Y13_N9
\RAM|ram_s~1341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1341_q\);

-- Location: LCCOMB_X33_Y17_N28
\RAM|ram_s~1373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1373feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1373feeder_combout\);

-- Location: FF_X33_Y17_N29
\RAM|ram_s~1373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1373feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1373_q\);

-- Location: LCCOMB_X32_Y13_N8
\RAM|ram_s~3011\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3011_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1373_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1341_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1341_q\,
	datad => \RAM|ram_s~1373_q\,
	combout => \RAM|ram_s~3011_combout\);

-- Location: FF_X28_Y13_N3
\RAM|ram_s~1437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1437_q\);

-- Location: LCCOMB_X29_Y13_N28
\RAM|ram_s~1405feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1405feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1405feeder_combout\);

-- Location: FF_X29_Y13_N29
\RAM|ram_s~1405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1405feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1405_q\);

-- Location: LCCOMB_X28_Y13_N2
\RAM|ram_s~3012\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3012_combout\ = (\RAM|ram_s~3011_combout\ & (((\RAM|ram_s~1437_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~3011_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1405_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3011_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1437_q\,
	datad => \RAM|ram_s~1405_q\,
	combout => \RAM|ram_s~3012_combout\);

-- Location: LCCOMB_X29_Y14_N8
\RAM|ram_s~1565feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1565feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1565feeder_combout\);

-- Location: FF_X29_Y14_N9
\RAM|ram_s~1565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1565feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1565_q\);

-- Location: FF_X29_Y14_N27
\RAM|ram_s~1501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1501_q\);

-- Location: LCCOMB_X31_Y14_N10
\RAM|ram_s~1533feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1533feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1533feeder_combout\);

-- Location: FF_X31_Y14_N11
\RAM|ram_s~1533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1533feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1533_q\);

-- Location: FF_X30_Y14_N17
\RAM|ram_s~1469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1469_q\);

-- Location: LCCOMB_X30_Y14_N16
\RAM|ram_s~3018\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3018_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1533_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1469_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1533_q\,
	datac => \RAM|ram_s~1469_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3018_combout\);

-- Location: LCCOMB_X29_Y14_N26
\RAM|ram_s~3019\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3019_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3018_combout\ & (\RAM|ram_s~1565_q\)) # (!\RAM|ram_s~3018_combout\ & ((\RAM|ram_s~1501_q\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1565_q\,
	datac => \RAM|ram_s~1501_q\,
	datad => \RAM|ram_s~3018_combout\,
	combout => \RAM|ram_s~3019_combout\);

-- Location: LCCOMB_X21_Y19_N14
\RAM|ram_s~1245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1245feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1245feeder_combout\);

-- Location: FF_X21_Y19_N15
\RAM|ram_s~1245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1245feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1245_q\);

-- Location: FF_X21_Y17_N23
\RAM|ram_s~1309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1309_q\);

-- Location: LCCOMB_X21_Y21_N2
\RAM|ram_s~1277feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1277feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1277feeder_combout\);

-- Location: FF_X21_Y21_N3
\RAM|ram_s~1277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1277feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1277_q\);

-- Location: FF_X20_Y21_N11
\RAM|ram_s~1213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1213_q\);

-- Location: LCCOMB_X20_Y21_N10
\RAM|ram_s~3013\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3013_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1277_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1213_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1277_q\,
	datac => \RAM|ram_s~1213_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3013_combout\);

-- Location: LCCOMB_X21_Y17_N22
\RAM|ram_s~3014\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3014_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3013_combout\ & ((\RAM|ram_s~1309_q\))) # (!\RAM|ram_s~3013_combout\ & (\RAM|ram_s~1245_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3013_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1245_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1309_q\,
	datad => \RAM|ram_s~3013_combout\,
	combout => \RAM|ram_s~3014_combout\);

-- Location: FF_X27_Y25_N25
\RAM|ram_s~1085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1085_q\);

-- Location: LCCOMB_X26_Y22_N0
\RAM|ram_s~1117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1117feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1117feeder_combout\);

-- Location: FF_X26_Y22_N1
\RAM|ram_s~1117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1117feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1117_q\);

-- Location: LCCOMB_X27_Y25_N24
\RAM|ram_s~3015\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3015_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1117_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1085_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1085_q\,
	datad => \RAM|ram_s~1117_q\,
	combout => \RAM|ram_s~3015_combout\);

-- Location: FF_X29_Y24_N15
\RAM|ram_s~1181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[22]~71_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1181_q\);

-- Location: LCCOMB_X31_Y24_N14
\RAM|ram_s~1149feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1149feeder_combout\ = \MUX_BULA|Y[22]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[22]~71_combout\,
	combout => \RAM|ram_s~1149feeder_combout\);

-- Location: FF_X31_Y24_N15
\RAM|ram_s~1149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1149feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1149_q\);

-- Location: LCCOMB_X29_Y24_N14
\RAM|ram_s~3016\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3016_combout\ = (\RAM|ram_s~3015_combout\ & (((\RAM|ram_s~1181_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~3015_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1149_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3015_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1181_q\,
	datad => \RAM|ram_s~1149_q\,
	combout => \RAM|ram_s~3016_combout\);

-- Location: LCCOMB_X23_Y21_N20
\RAM|ram_s~3017\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3017_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~3014_combout\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~3016_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~3014_combout\,
	datad => \RAM|ram_s~3016_combout\,
	combout => \RAM|ram_s~3017_combout\);

-- Location: LCCOMB_X23_Y21_N30
\RAM|ram_s~3020\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3020_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3017_combout\ & ((\RAM|ram_s~3019_combout\))) # (!\RAM|ram_s~3017_combout\ & (\RAM|ram_s~3012_combout\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3012_combout\,
	datac => \RAM|ram_s~3019_combout\,
	datad => \RAM|ram_s~3017_combout\,
	combout => \RAM|ram_s~3020_combout\);

-- Location: LCCOMB_X20_Y18_N16
\RAM|ram_s~3052\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3052_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3041_combout\ & (\RAM|ram_s~3051_combout\)) # (!\RAM|ram_s~3041_combout\ & ((\RAM|ram_s~3020_combout\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~3041_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3041_combout\,
	datac => \RAM|ram_s~3051_combout\,
	datad => \RAM|ram_s~3020_combout\,
	combout => \RAM|ram_s~3052_combout\);

-- Location: LCCOMB_X31_Y24_N4
\RAM|ram_s~1150feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1150feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1150feeder_combout\);

-- Location: FF_X31_Y24_N5
\RAM|ram_s~1150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1150feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1150_q\);

-- Location: LCCOMB_X35_Y22_N18
\RAM|ram_s~638feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~638feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~638feeder_combout\);

-- Location: FF_X35_Y22_N19
\RAM|ram_s~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~638feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~638_q\);

-- Location: FF_X35_Y24_N11
\RAM|ram_s~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~126_q\);

-- Location: LCCOMB_X35_Y24_N10
\RAM|ram_s~3057\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3057_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~638_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~126_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~638_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~126_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3057_combout\);

-- Location: FF_X32_Y24_N13
\RAM|ram_s~1662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1662_q\);

-- Location: LCCOMB_X32_Y24_N12
\RAM|ram_s~3058\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3058_combout\ = (\RAM|ram_s~3057_combout\ & (((\RAM|ram_s~1662_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3057_combout\ & (\RAM|ram_s~1150_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1150_q\,
	datab => \RAM|ram_s~3057_combout\,
	datac => \RAM|ram_s~1662_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3058_combout\);

-- Location: LCCOMB_X36_Y22_N12
\RAM|ram_s~1406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1406feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1406feeder_combout\);

-- Location: FF_X36_Y22_N13
\RAM|ram_s~1406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1406feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1406_q\);

-- Location: LCCOMB_X37_Y22_N14
\RAM|ram_s~894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~894feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~894feeder_combout\);

-- Location: FF_X37_Y22_N15
\RAM|ram_s~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~894feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~894_q\);

-- Location: FF_X37_Y22_N1
\RAM|ram_s~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~382_q\);

-- Location: LCCOMB_X37_Y22_N0
\RAM|ram_s~3055\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3055_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~894_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~382_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~894_q\,
	datac => \RAM|ram_s~382_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3055_combout\);

-- Location: FF_X36_Y22_N11
\RAM|ram_s~1918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1918_q\);

-- Location: LCCOMB_X36_Y22_N10
\RAM|ram_s~3056\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3056_combout\ = (\RAM|ram_s~3055_combout\ & (((\RAM|ram_s~1918_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3055_combout\ & (\RAM|ram_s~1406_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1406_q\,
	datab => \RAM|ram_s~3055_combout\,
	datac => \RAM|ram_s~1918_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3056_combout\);

-- Location: LCCOMB_X32_Y24_N22
\RAM|ram_s~3059\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3059_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~3056_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~3058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3058_combout\,
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~3056_combout\,
	combout => \RAM|ram_s~3059_combout\);

-- Location: LCCOMB_X33_Y25_N18
\RAM|ram_s~766feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~766feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~766feeder_combout\);

-- Location: FF_X33_Y25_N19
\RAM|ram_s~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~766feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~766_q\);

-- Location: FF_X33_Y25_N1
\RAM|ram_s~1790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1790_q\);

-- Location: LCCOMB_X31_Y25_N6
\RAM|ram_s~1278feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1278feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1278feeder_combout\);

-- Location: FF_X31_Y25_N7
\RAM|ram_s~1278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1278feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1278_q\);

-- Location: FF_X29_Y25_N23
\RAM|ram_s~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~254_q\);

-- Location: LCCOMB_X29_Y25_N22
\RAM|ram_s~3053\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3053_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1278_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~254_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1278_q\,
	datac => \RAM|ram_s~254_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3053_combout\);

-- Location: LCCOMB_X33_Y25_N0
\RAM|ram_s~3054\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3054_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3053_combout\ & ((\RAM|ram_s~1790_q\))) # (!\RAM|ram_s~3053_combout\ & (\RAM|ram_s~766_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3053_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~766_q\,
	datac => \RAM|ram_s~1790_q\,
	datad => \RAM|ram_s~3053_combout\,
	combout => \RAM|ram_s~3054_combout\);

-- Location: FF_X35_Y18_N15
\RAM|ram_s~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~510_q\);

-- Location: LCCOMB_X36_Y18_N2
\RAM|ram_s~1534feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1534feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1534feeder_combout\);

-- Location: FF_X36_Y18_N3
\RAM|ram_s~1534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1534feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1534_q\);

-- Location: LCCOMB_X35_Y18_N14
\RAM|ram_s~3060\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3060_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1534_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~510_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~510_q\,
	datad => \RAM|ram_s~1534_q\,
	combout => \RAM|ram_s~3060_combout\);

-- Location: FF_X35_Y18_N29
\RAM|ram_s~2046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2046_q\);

-- Location: LCCOMB_X30_Y18_N14
\RAM|ram_s~1022feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1022feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1022feeder_combout\);

-- Location: FF_X30_Y18_N15
\RAM|ram_s~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1022feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1022_q\);

-- Location: LCCOMB_X35_Y18_N28
\RAM|ram_s~3061\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3061_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3060_combout\ & (\RAM|ram_s~2046_q\)) # (!\RAM|ram_s~3060_combout\ & ((\RAM|ram_s~1022_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3060_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3060_combout\,
	datac => \RAM|ram_s~2046_q\,
	datad => \RAM|ram_s~1022_q\,
	combout => \RAM|ram_s~3061_combout\);

-- Location: LCCOMB_X32_Y24_N8
\RAM|ram_s~3062\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3062_combout\ = (\RAM|ram_s~3059_combout\ & (((\RAM|ram_s~3061_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3059_combout\ & (\RAM|ram_s~3054_combout\ & (\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3059_combout\,
	datab => \RAM|ram_s~3054_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3061_combout\,
	combout => \RAM|ram_s~3062_combout\);

-- Location: LCCOMB_X28_Y16_N28
\RAM|ram_s~862feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~862feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~862feeder_combout\);

-- Location: FF_X28_Y16_N29
\RAM|ram_s~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~862feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~862_q\);

-- Location: FF_X29_Y17_N11
\RAM|ram_s~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~350_q\);

-- Location: LCCOMB_X29_Y17_N10
\RAM|ram_s~3063\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3063_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~862_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~350_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~862_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~350_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3063_combout\);

-- Location: FF_X33_Y17_N5
\RAM|ram_s~1886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1886_q\);

-- Location: LCCOMB_X33_Y17_N6
\RAM|ram_s~1374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1374feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1374feeder_combout\);

-- Location: FF_X33_Y17_N7
\RAM|ram_s~1374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1374feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1374_q\);

-- Location: LCCOMB_X33_Y17_N4
\RAM|ram_s~3064\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3064_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3063_combout\ & (\RAM|ram_s~1886_q\)) # (!\RAM|ram_s~3063_combout\ & ((\RAM|ram_s~1374_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~3063_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3063_combout\,
	datac => \RAM|ram_s~1886_q\,
	datad => \RAM|ram_s~1374_q\,
	combout => \RAM|ram_s~3064_combout\);

-- Location: LCCOMB_X31_Y21_N18
\RAM|ram_s~1118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1118feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1118feeder_combout\);

-- Location: FF_X31_Y21_N19
\RAM|ram_s~1118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1118feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1118_q\);

-- Location: FF_X32_Y22_N31
\RAM|ram_s~1630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1630_q\);

-- Location: LCCOMB_X26_Y20_N24
\RAM|ram_s~606feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~606feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~606feeder_combout\);

-- Location: FF_X26_Y20_N25
\RAM|ram_s~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~606feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~606_q\);

-- Location: FF_X26_Y22_N11
\RAM|ram_s~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~94_q\);

-- Location: LCCOMB_X26_Y22_N10
\RAM|ram_s~3067\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3067_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~606_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~94_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~606_q\,
	datac => \RAM|ram_s~94_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3067_combout\);

-- Location: LCCOMB_X32_Y22_N30
\RAM|ram_s~3068\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3068_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3067_combout\ & ((\RAM|ram_s~1630_q\))) # (!\RAM|ram_s~3067_combout\ & (\RAM|ram_s~1118_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3067_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1118_q\,
	datac => \RAM|ram_s~1630_q\,
	datad => \RAM|ram_s~3067_combout\,
	combout => \RAM|ram_s~3068_combout\);

-- Location: LCCOMB_X36_Y21_N4
\RAM|ram_s~1246feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1246feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1246feeder_combout\);

-- Location: FF_X36_Y21_N5
\RAM|ram_s~1246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1246feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1246_q\);

-- Location: FF_X36_Y21_N7
\RAM|ram_s~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~222_q\);

-- Location: LCCOMB_X36_Y21_N6
\RAM|ram_s~3065\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3065_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1246_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~222_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1246_q\,
	datac => \RAM|ram_s~222_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3065_combout\);

-- Location: FF_X27_Y19_N25
\RAM|ram_s~1758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1758_q\);

-- Location: LCCOMB_X27_Y19_N10
\RAM|ram_s~734feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~734feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~734feeder_combout\);

-- Location: FF_X27_Y19_N11
\RAM|ram_s~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~734feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~734_q\);

-- Location: LCCOMB_X27_Y19_N24
\RAM|ram_s~3066\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3066_combout\ = (\RAM|ram_s~3065_combout\ & (((\RAM|ram_s~1758_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~3065_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~734_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3065_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1758_q\,
	datad => \RAM|ram_s~734_q\,
	combout => \RAM|ram_s~3066_combout\);

-- Location: LCCOMB_X35_Y23_N8
\RAM|ram_s~3069\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3069_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~3066_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3068_combout\,
	datab => \RAM|ram_s~3066_combout\,
	datac => \ULA|resultado\(5),
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3069_combout\);

-- Location: LCCOMB_X31_Y16_N12
\RAM|ram_s~990feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~990feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~990feeder_combout\);

-- Location: FF_X31_Y16_N13
\RAM|ram_s~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~990feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~990_q\);

-- Location: FF_X30_Y17_N29
\RAM|ram_s~2014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2014_q\);

-- Location: FF_X35_Y16_N9
\RAM|ram_s~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~478_q\);

-- Location: LCCOMB_X35_Y16_N6
\RAM|ram_s~1502feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1502feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1502feeder_combout\);

-- Location: FF_X35_Y16_N7
\RAM|ram_s~1502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1502feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1502_q\);

-- Location: LCCOMB_X35_Y16_N8
\RAM|ram_s~3070\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3070_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1502_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~478_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~478_q\,
	datad => \RAM|ram_s~1502_q\,
	combout => \RAM|ram_s~3070_combout\);

-- Location: LCCOMB_X30_Y17_N28
\RAM|ram_s~3071\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3071_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3070_combout\ & ((\RAM|ram_s~2014_q\))) # (!\RAM|ram_s~3070_combout\ & (\RAM|ram_s~990_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~990_q\,
	datac => \RAM|ram_s~2014_q\,
	datad => \RAM|ram_s~3070_combout\,
	combout => \RAM|ram_s~3071_combout\);

-- Location: LCCOMB_X35_Y23_N14
\RAM|ram_s~3072\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3072_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3069_combout\ & ((\RAM|ram_s~3071_combout\))) # (!\RAM|ram_s~3069_combout\ & (\RAM|ram_s~3064_combout\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3064_combout\,
	datac => \RAM|ram_s~3069_combout\,
	datad => \RAM|ram_s~3071_combout\,
	combout => \RAM|ram_s~3072_combout\);

-- Location: LCCOMB_X23_Y23_N16
\RAM|ram_s~1214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1214feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1214feeder_combout\);

-- Location: FF_X23_Y23_N17
\RAM|ram_s~1214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1214feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1214_q\);

-- Location: FF_X23_Y23_N23
\RAM|ram_s~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~190_q\);

-- Location: LCCOMB_X23_Y23_N22
\RAM|ram_s~3073\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3073_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1214_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~190_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1214_q\,
	datac => \RAM|ram_s~190_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3073_combout\);

-- Location: FF_X24_Y25_N25
\RAM|ram_s~1726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1726_q\);

-- Location: LCCOMB_X24_Y19_N30
\RAM|ram_s~702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~702feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~702feeder_combout\);

-- Location: FF_X24_Y19_N31
\RAM|ram_s~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~702feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~702_q\);

-- Location: LCCOMB_X24_Y25_N24
\RAM|ram_s~3074\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3074_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3073_combout\ & (\RAM|ram_s~1726_q\)) # (!\RAM|ram_s~3073_combout\ & ((\RAM|ram_s~702_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3073_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3073_combout\,
	datac => \RAM|ram_s~1726_q\,
	datad => \RAM|ram_s~702_q\,
	combout => \RAM|ram_s~3074_combout\);

-- Location: LCCOMB_X31_Y15_N22
\RAM|ram_s~958feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~958feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~958feeder_combout\);

-- Location: FF_X31_Y15_N23
\RAM|ram_s~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~958feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~958_q\);

-- Location: FF_X31_Y14_N1
\RAM|ram_s~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~446_q\);

-- Location: LCCOMB_X30_Y14_N6
\RAM|ram_s~1470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1470feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1470feeder_combout\);

-- Location: FF_X30_Y14_N7
\RAM|ram_s~1470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1470feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1470_q\);

-- Location: LCCOMB_X31_Y14_N0
\RAM|ram_s~3080\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3080_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1470_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~446_q\,
	datad => \RAM|ram_s~1470_q\,
	combout => \RAM|ram_s~3080_combout\);

-- Location: FF_X31_Y15_N5
\RAM|ram_s~1982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1982_q\);

-- Location: LCCOMB_X31_Y15_N4
\RAM|ram_s~3081\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3081_combout\ = (\RAM|ram_s~3080_combout\ & (((\RAM|ram_s~1982_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~3080_combout\ & (\RAM|ram_s~958_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~958_q\,
	datab => \RAM|ram_s~3080_combout\,
	datac => \RAM|ram_s~1982_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3081_combout\);

-- Location: FF_X30_Y22_N5
\RAM|ram_s~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~62_q\);

-- Location: FF_X29_Y21_N31
\RAM|ram_s~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~574_q\);

-- Location: LCCOMB_X30_Y22_N4
\RAM|ram_s~3077\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3077_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~574_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~62_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~62_q\,
	datad => \RAM|ram_s~574_q\,
	combout => \RAM|ram_s~3077_combout\);

-- Location: LCCOMB_X32_Y20_N6
\RAM|ram_s~1086feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1086feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1086feeder_combout\);

-- Location: FF_X32_Y20_N7
\RAM|ram_s~1086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1086feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1086_q\);

-- Location: FF_X33_Y22_N3
\RAM|ram_s~1598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1598_q\);

-- Location: LCCOMB_X33_Y22_N2
\RAM|ram_s~3078\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3078_combout\ = (\RAM|ram_s~3077_combout\ & (((\RAM|ram_s~1598_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3077_combout\ & (\RAM|ram_s~1086_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3077_combout\,
	datab => \RAM|ram_s~1086_q\,
	datac => \RAM|ram_s~1598_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3078_combout\);

-- Location: FF_X26_Y15_N31
\RAM|ram_s~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~318_q\);

-- Location: LCCOMB_X29_Y15_N10
\RAM|ram_s~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~830feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~830feeder_combout\);

-- Location: FF_X29_Y15_N11
\RAM|ram_s~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~830feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~830_q\);

-- Location: LCCOMB_X26_Y15_N30
\RAM|ram_s~3075\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3075_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~830_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~318_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~318_q\,
	datad => \RAM|ram_s~830_q\,
	combout => \RAM|ram_s~3075_combout\);

-- Location: FF_X32_Y15_N9
\RAM|ram_s~1854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1854_q\);

-- Location: LCCOMB_X32_Y15_N10
\RAM|ram_s~1342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1342feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1342feeder_combout\);

-- Location: FF_X32_Y15_N11
\RAM|ram_s~1342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1342feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1342_q\);

-- Location: LCCOMB_X32_Y15_N8
\RAM|ram_s~3076\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3076_combout\ = (\RAM|ram_s~3075_combout\ & (((\RAM|ram_s~1854_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3075_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1342_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3075_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1854_q\,
	datad => \RAM|ram_s~1342_q\,
	combout => \RAM|ram_s~3076_combout\);

-- Location: LCCOMB_X32_Y25_N24
\RAM|ram_s~3079\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3079_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~3076_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~3078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3078_combout\,
	datab => \RAM|ram_s~3076_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3079_combout\);

-- Location: LCCOMB_X32_Y25_N14
\RAM|ram_s~3082\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3082_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3079_combout\ & ((\RAM|ram_s~3081_combout\))) # (!\RAM|ram_s~3079_combout\ & (\RAM|ram_s~3074_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3074_combout\,
	datac => \RAM|ram_s~3081_combout\,
	datad => \RAM|ram_s~3079_combout\,
	combout => \RAM|ram_s~3082_combout\);

-- Location: LCCOMB_X35_Y23_N24
\RAM|ram_s~3083\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3083_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3072_combout\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3082_combout\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3072_combout\,
	datac => \RAM|ram_s~3082_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3083_combout\);

-- Location: LCCOMB_X33_Y14_N22
\RAM|ram_s~1438feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1438feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1438feeder_combout\);

-- Location: FF_X33_Y14_N23
\RAM|ram_s~1438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1438feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1438_q\);

-- Location: LCCOMB_X27_Y18_N16
\RAM|ram_s~926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~926feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~926feeder_combout\);

-- Location: FF_X27_Y18_N17
\RAM|ram_s~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~926feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~926_q\);

-- Location: FF_X33_Y18_N9
\RAM|ram_s~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~414_q\);

-- Location: LCCOMB_X33_Y18_N8
\RAM|ram_s~3084\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3084_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~926_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~414_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~926_q\,
	datac => \RAM|ram_s~414_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3084_combout\);

-- Location: FF_X33_Y18_N27
\RAM|ram_s~1950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1950_q\);

-- Location: LCCOMB_X33_Y18_N26
\RAM|ram_s~3085\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3085_combout\ = (\RAM|ram_s~3084_combout\ & (((\RAM|ram_s~1950_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3084_combout\ & (\RAM|ram_s~1438_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1438_q\,
	datab => \RAM|ram_s~3084_combout\,
	datac => \RAM|ram_s~1950_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3085_combout\);

-- Location: LCCOMB_X31_Y19_N16
\RAM|ram_s~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~798feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~798feeder_combout\);

-- Location: FF_X31_Y19_N17
\RAM|ram_s~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~798feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~798_q\);

-- Location: FF_X33_Y19_N11
\RAM|ram_s~1822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1822_q\);

-- Location: LCCOMB_X30_Y19_N30
\RAM|ram_s~1310feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1310feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1310feeder_combout\);

-- Location: FF_X30_Y19_N31
\RAM|ram_s~1310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1310feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1310_q\);

-- Location: FF_X29_Y17_N9
\RAM|ram_s~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~286_q\);

-- Location: LCCOMB_X29_Y17_N8
\RAM|ram_s~3086\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3086_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1310_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~286_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1310_q\,
	datac => \RAM|ram_s~286_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3086_combout\);

-- Location: LCCOMB_X33_Y19_N10
\RAM|ram_s~3087\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3087_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3086_combout\ & ((\RAM|ram_s~1822_q\))) # (!\RAM|ram_s~3086_combout\ & (\RAM|ram_s~798_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3086_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~798_q\,
	datac => \RAM|ram_s~1822_q\,
	datad => \RAM|ram_s~3086_combout\,
	combout => \RAM|ram_s~3087_combout\);

-- Location: LCCOMB_X29_Y24_N16
\RAM|ram_s~1182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1182feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1182feeder_combout\);

-- Location: FF_X29_Y24_N17
\RAM|ram_s~1182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1182feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1182_q\);

-- Location: LCCOMB_X26_Y21_N2
\RAM|ram_s~670feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~670feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~670feeder_combout\);

-- Location: FF_X26_Y21_N3
\RAM|ram_s~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~670feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~670_q\);

-- Location: FF_X30_Y24_N3
\RAM|ram_s~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~158_q\);

-- Location: LCCOMB_X30_Y24_N2
\RAM|ram_s~3088\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3088_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~670_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~158_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~670_q\,
	datac => \RAM|ram_s~158_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3088_combout\);

-- Location: FF_X30_Y24_N1
\RAM|ram_s~1694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1694_q\);

-- Location: LCCOMB_X30_Y24_N0
\RAM|ram_s~3089\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3089_combout\ = (\RAM|ram_s~3088_combout\ & (((\RAM|ram_s~1694_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3088_combout\ & (\RAM|ram_s~1182_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1182_q\,
	datab => \RAM|ram_s~3088_combout\,
	datac => \RAM|ram_s~1694_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3089_combout\);

-- Location: LCCOMB_X35_Y23_N22
\RAM|ram_s~3090\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3090_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3087_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((!\ULA|resultado\(5) & \RAM|ram_s~3089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3087_combout\,
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~3089_combout\,
	combout => \RAM|ram_s~3090_combout\);

-- Location: LCCOMB_X30_Y19_N20
\RAM|ram_s~2078feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2078feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~2078feeder_combout\);

-- Location: FF_X30_Y19_N21
\RAM|ram_s~2078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2078feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2078_q\);

-- Location: FF_X31_Y19_N27
\RAM|ram_s~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1054_q\);

-- Location: FF_X28_Y15_N27
\RAM|ram_s~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[23]~72_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~542_q\);

-- Location: LCCOMB_X28_Y14_N28
\RAM|ram_s~1566feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1566feeder_combout\ = \MUX_BULA|Y[23]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[23]~72_combout\,
	combout => \RAM|ram_s~1566feeder_combout\);

-- Location: FF_X28_Y14_N29
\RAM|ram_s~1566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1566feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1566_q\);

-- Location: LCCOMB_X28_Y15_N26
\RAM|ram_s~3091\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3091_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1566_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~542_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~542_q\,
	datad => \RAM|ram_s~1566_q\,
	combout => \RAM|ram_s~3091_combout\);

-- Location: LCCOMB_X31_Y19_N26
\RAM|ram_s~3092\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3092_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3091_combout\ & (\RAM|ram_s~2078_q\)) # (!\RAM|ram_s~3091_combout\ & ((\RAM|ram_s~1054_q\))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~2078_q\,
	datac => \RAM|ram_s~1054_q\,
	datad => \RAM|ram_s~3091_combout\,
	combout => \RAM|ram_s~3092_combout\);

-- Location: LCCOMB_X35_Y23_N16
\RAM|ram_s~3093\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3093_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3090_combout\ & ((\RAM|ram_s~3092_combout\))) # (!\RAM|ram_s~3090_combout\ & (\RAM|ram_s~3085_combout\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3090_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3085_combout\,
	datac => \RAM|ram_s~3090_combout\,
	datad => \RAM|ram_s~3092_combout\,
	combout => \RAM|ram_s~3093_combout\);

-- Location: LCCOMB_X35_Y23_N18
\RAM|ram_s~3094\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3094_combout\ = (\RAM|ram_s~3083_combout\ & (((\RAM|ram_s~3093_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~3083_combout\ & (\RAM|ram_s~3062_combout\ & (\ULA|resultado\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3062_combout\,
	datab => \RAM|ram_s~3083_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~3093_combout\,
	combout => \RAM|ram_s~3094_combout\);

-- Location: LCCOMB_X30_Y14_N12
\RAM|ram_s~1471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1471feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1471feeder_combout\);

-- Location: FF_X30_Y14_N13
\RAM|ram_s~1471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1471feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1471_q\);

-- Location: FF_X31_Y15_N19
\RAM|ram_s~1983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1983_q\);

-- Location: LCCOMB_X27_Y15_N18
\RAM|ram_s~959feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~959feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~959feeder_combout\);

-- Location: FF_X27_Y15_N19
\RAM|ram_s~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~959feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~959_q\);

-- Location: FF_X27_Y15_N21
\RAM|ram_s~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~447_q\);

-- Location: LCCOMB_X27_Y15_N20
\RAM|ram_s~3130\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3130_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~959_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~447_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~959_q\,
	datac => \RAM|ram_s~447_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3130_combout\);

-- Location: LCCOMB_X31_Y15_N18
\RAM|ram_s~3131\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3131_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3130_combout\ & ((\RAM|ram_s~1983_q\))) # (!\RAM|ram_s~3130_combout\ & (\RAM|ram_s~1471_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1471_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1983_q\,
	datad => \RAM|ram_s~3130_combout\,
	combout => \RAM|ram_s~3131_combout\);

-- Location: FF_X35_Y16_N25
\RAM|ram_s~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~479_q\);

-- Location: LCCOMB_X35_Y16_N18
\RAM|ram_s~1503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1503feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1503feeder_combout\);

-- Location: FF_X35_Y16_N19
\RAM|ram_s~1503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1503feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1503_q\);

-- Location: LCCOMB_X35_Y16_N24
\RAM|ram_s~3128\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3128_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1503_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~479_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~479_q\,
	datad => \RAM|ram_s~1503_q\,
	combout => \RAM|ram_s~3128_combout\);

-- Location: FF_X35_Y17_N29
\RAM|ram_s~2015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2015_q\);

-- Location: LCCOMB_X35_Y17_N22
\RAM|ram_s~991feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~991feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~991feeder_combout\);

-- Location: FF_X35_Y17_N23
\RAM|ram_s~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~991feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~991_q\);

-- Location: LCCOMB_X35_Y17_N28
\RAM|ram_s~3129\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3129_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3128_combout\ & (\RAM|ram_s~2015_q\)) # (!\RAM|ram_s~3128_combout\ & ((\RAM|ram_s~991_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3128_combout\,
	datac => \RAM|ram_s~2015_q\,
	datad => \RAM|ram_s~991_q\,
	combout => \RAM|ram_s~3129_combout\);

-- Location: LCCOMB_X35_Y17_N6
\RAM|ram_s~3132\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3132_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~3129_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3131_combout\,
	datab => \RAM|ram_s~3129_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3132_combout\);

-- Location: LCCOMB_X30_Y21_N4
\RAM|ram_s~2079feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~2079feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~2079feeder_combout\);

-- Location: FF_X30_Y21_N5
\RAM|ram_s~2079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~2079feeder_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2079_q\);

-- Location: FF_X28_Y18_N11
\RAM|ram_s~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~543_q\);

-- Location: LCCOMB_X29_Y14_N22
\RAM|ram_s~1567feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1567feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1567feeder_combout\);

-- Location: FF_X29_Y14_N23
\RAM|ram_s~1567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1567feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1567_q\);

-- Location: LCCOMB_X28_Y18_N10
\RAM|ram_s~3133\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3133_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1567_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~543_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~543_q\,
	datad => \RAM|ram_s~1567_q\,
	combout => \RAM|ram_s~3133_combout\);

-- Location: FF_X31_Y19_N13
\RAM|ram_s~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1055_q\);

-- Location: LCCOMB_X31_Y19_N12
\RAM|ram_s~3134\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3134_combout\ = (\RAM|ram_s~3133_combout\ & ((\RAM|ram_s~2079_q\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~3133_combout\ & (((\RAM|ram_s~1055_q\ & \ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2079_q\,
	datab => \RAM|ram_s~3133_combout\,
	datac => \RAM|ram_s~1055_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3134_combout\);

-- Location: LCCOMB_X31_Y18_N8
\RAM|ram_s~1535feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1535feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1535feeder_combout\);

-- Location: FF_X31_Y18_N9
\RAM|ram_s~1535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1535feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1535_q\);

-- Location: FF_X35_Y18_N21
\RAM|ram_s~2047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2047_q\);

-- Location: FF_X35_Y18_N11
\RAM|ram_s~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~511_q\);

-- Location: LCCOMB_X29_Y18_N24
\RAM|ram_s~1023feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1023feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1023feeder_combout\);

-- Location: FF_X29_Y18_N25
\RAM|ram_s~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1023feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1023_q\);

-- Location: LCCOMB_X35_Y18_N10
\RAM|ram_s~3126\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3126_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~1023_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~511_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~511_q\,
	datad => \RAM|ram_s~1023_q\,
	combout => \RAM|ram_s~3126_combout\);

-- Location: LCCOMB_X35_Y18_N20
\RAM|ram_s~3127\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3127_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3126_combout\ & ((\RAM|ram_s~2047_q\))) # (!\RAM|ram_s~3126_combout\ & (\RAM|ram_s~1535_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1535_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~2047_q\,
	datad => \RAM|ram_s~3126_combout\,
	combout => \RAM|ram_s~3127_combout\);

-- Location: LCCOMB_X35_Y17_N20
\RAM|ram_s~3135\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3135_combout\ = (\RAM|ram_s~3132_combout\ & ((\RAM|ram_s~3134_combout\) # ((!\ULA|resultado\(3))))) # (!\RAM|ram_s~3132_combout\ & (((\ULA|resultado\(3) & \RAM|ram_s~3127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3132_combout\,
	datab => \RAM|ram_s~3134_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~3127_combout\,
	combout => \RAM|ram_s~3135_combout\);

-- Location: FF_X33_Y18_N21
\RAM|ram_s~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~415_q\);

-- Location: LCCOMB_X33_Y14_N4
\RAM|ram_s~1439feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1439feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1439feeder_combout\);

-- Location: FF_X33_Y14_N5
\RAM|ram_s~1439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1439feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1439_q\);

-- Location: LCCOMB_X33_Y18_N20
\RAM|ram_s~3102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3102_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1439_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~415_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~415_q\,
	datad => \RAM|ram_s~1439_q\,
	combout => \RAM|ram_s~3102_combout\);

-- Location: FF_X33_Y18_N7
\RAM|ram_s~1951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1951_q\);

-- Location: LCCOMB_X27_Y18_N14
\RAM|ram_s~927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~927feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~927feeder_combout\);

-- Location: FF_X27_Y18_N15
\RAM|ram_s~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~927feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~927_q\);

-- Location: LCCOMB_X33_Y18_N6
\RAM|ram_s~3103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3103_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3102_combout\ & (\RAM|ram_s~1951_q\)) # (!\RAM|ram_s~3102_combout\ & ((\RAM|ram_s~927_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3102_combout\,
	datac => \RAM|ram_s~1951_q\,
	datad => \RAM|ram_s~927_q\,
	combout => \RAM|ram_s~3103_combout\);

-- Location: LCCOMB_X32_Y15_N22
\RAM|ram_s~1343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1343feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1343feeder_combout\);

-- Location: FF_X32_Y15_N23
\RAM|ram_s~1343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1343feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1343_q\);

-- Location: FF_X32_Y15_N1
\RAM|ram_s~1855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1855_q\);

-- Location: FF_X26_Y15_N9
\RAM|ram_s~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~319_q\);

-- Location: LCCOMB_X22_Y15_N8
\RAM|ram_s~831feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~831feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~831feeder_combout\);

-- Location: FF_X22_Y15_N9
\RAM|ram_s~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~831feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~831_q\);

-- Location: LCCOMB_X26_Y15_N8
\RAM|ram_s~3099\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3099_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~831_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~319_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~319_q\,
	datad => \RAM|ram_s~831_q\,
	combout => \RAM|ram_s~3099_combout\);

-- Location: LCCOMB_X32_Y15_N0
\RAM|ram_s~3100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3100_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3099_combout\ & ((\RAM|ram_s~1855_q\))) # (!\RAM|ram_s~3099_combout\ & (\RAM|ram_s~1343_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1343_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1855_q\,
	datad => \RAM|ram_s~3099_combout\,
	combout => \RAM|ram_s~3100_combout\);

-- Location: FF_X37_Y22_N17
\RAM|ram_s~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~383_q\);

-- Location: LCCOMB_X37_Y22_N6
\RAM|ram_s~895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~895feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~895feeder_combout\);

-- Location: FF_X37_Y22_N7
\RAM|ram_s~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~895feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~895_q\);

-- Location: LCCOMB_X37_Y22_N16
\RAM|ram_s~3097\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3097_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~895_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~383_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~383_q\,
	datad => \RAM|ram_s~895_q\,
	combout => \RAM|ram_s~3097_combout\);

-- Location: LCCOMB_X36_Y22_N4
\RAM|ram_s~1407feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1407feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1407feeder_combout\);

-- Location: FF_X36_Y22_N5
\RAM|ram_s~1407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1407feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1407_q\);

-- Location: FF_X36_Y22_N23
\RAM|ram_s~1919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1919_q\);

-- Location: LCCOMB_X36_Y22_N22
\RAM|ram_s~3098\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3098_combout\ = (\RAM|ram_s~3097_combout\ & (((\RAM|ram_s~1919_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3097_combout\ & (\RAM|ram_s~1407_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3097_combout\,
	datab => \RAM|ram_s~1407_q\,
	datac => \RAM|ram_s~1919_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3098_combout\);

-- Location: LCCOMB_X32_Y14_N20
\RAM|ram_s~3101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3101_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~3098_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3100_combout\,
	datab => \RAM|ram_s~3098_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3101_combout\);

-- Location: LCCOMB_X30_Y16_N18
\RAM|ram_s~863feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~863feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~863feeder_combout\);

-- Location: FF_X30_Y16_N19
\RAM|ram_s~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~863feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~863_q\);

-- Location: FF_X30_Y16_N13
\RAM|ram_s~1887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1887_q\);

-- Location: LCCOMB_X33_Y17_N18
\RAM|ram_s~1375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1375feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1375feeder_combout\);

-- Location: FF_X33_Y17_N19
\RAM|ram_s~1375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1375feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1375_q\);

-- Location: FF_X29_Y17_N15
\RAM|ram_s~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~351_q\);

-- Location: LCCOMB_X29_Y17_N14
\RAM|ram_s~3095\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3095_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1375_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~351_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1375_q\,
	datac => \RAM|ram_s~351_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3095_combout\);

-- Location: LCCOMB_X30_Y16_N12
\RAM|ram_s~3096\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3096_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3095_combout\ & ((\RAM|ram_s~1887_q\))) # (!\RAM|ram_s~3095_combout\ & (\RAM|ram_s~863_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~863_q\,
	datac => \RAM|ram_s~1887_q\,
	datad => \RAM|ram_s~3095_combout\,
	combout => \RAM|ram_s~3096_combout\);

-- Location: LCCOMB_X32_Y13_N10
\RAM|ram_s~3104\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3104_combout\ = (\RAM|ram_s~3101_combout\ & ((\RAM|ram_s~3103_combout\) # ((!\ULA|resultado\(2))))) # (!\RAM|ram_s~3101_combout\ & (((\RAM|ram_s~3096_combout\ & \ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3103_combout\,
	datab => \RAM|ram_s~3101_combout\,
	datac => \RAM|ram_s~3096_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3104_combout\);

-- Location: LCCOMB_X33_Y25_N22
\RAM|ram_s~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~767feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~767feeder_combout\);

-- Location: FF_X33_Y25_N23
\RAM|ram_s~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~767feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~767_q\);

-- Location: FF_X30_Y25_N9
\RAM|ram_s~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~255_q\);

-- Location: LCCOMB_X30_Y25_N8
\RAM|ram_s~3105\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3105_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~767_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~255_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~767_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~255_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3105_combout\);

-- Location: FF_X31_Y25_N3
\RAM|ram_s~1791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1791_q\);

-- Location: LCCOMB_X31_Y25_N16
\RAM|ram_s~1279feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1279feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1279feeder_combout\);

-- Location: FF_X31_Y25_N17
\RAM|ram_s~1279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1279feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1279_q\);

-- Location: LCCOMB_X31_Y25_N2
\RAM|ram_s~3106\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3106_combout\ = (\RAM|ram_s~3105_combout\ & (((\RAM|ram_s~1791_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3105_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1279_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3105_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1791_q\,
	datad => \RAM|ram_s~1279_q\,
	combout => \RAM|ram_s~3106_combout\);

-- Location: FF_X29_Y21_N13
\RAM|ram_s~1311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1311_q\);

-- Location: FF_X29_Y17_N13
\RAM|ram_s~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~287_q\);

-- Location: LCCOMB_X29_Y17_N12
\RAM|ram_s~3112\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3112_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1311_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~287_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1311_q\,
	datac => \RAM|ram_s~287_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3112_combout\);

-- Location: FF_X33_Y19_N17
\RAM|ram_s~1823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1823_q\);

-- Location: LCCOMB_X33_Y19_N18
\RAM|ram_s~799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~799feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~799feeder_combout\);

-- Location: FF_X33_Y19_N19
\RAM|ram_s~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~799feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~799_q\);

-- Location: LCCOMB_X33_Y19_N16
\RAM|ram_s~3113\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3113_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3112_combout\ & (\RAM|ram_s~1823_q\)) # (!\RAM|ram_s~3112_combout\ & ((\RAM|ram_s~799_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3112_combout\,
	datac => \RAM|ram_s~1823_q\,
	datad => \RAM|ram_s~799_q\,
	combout => \RAM|ram_s~3113_combout\);

-- Location: LCCOMB_X22_Y21_N8
\RAM|ram_s~1215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1215feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1215feeder_combout\);

-- Location: FF_X22_Y21_N9
\RAM|ram_s~1215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1215feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1215_q\);

-- Location: FF_X22_Y21_N11
\RAM|ram_s~1727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1727_q\);

-- Location: FF_X23_Y21_N19
\RAM|ram_s~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~191_q\);

-- Location: LCCOMB_X23_Y24_N26
\RAM|ram_s~703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~703feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~703feeder_combout\);

-- Location: FF_X23_Y24_N27
\RAM|ram_s~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~703feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~703_q\);

-- Location: LCCOMB_X23_Y21_N18
\RAM|ram_s~3109\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3109_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~703_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~191_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~191_q\,
	datad => \RAM|ram_s~703_q\,
	combout => \RAM|ram_s~3109_combout\);

-- Location: LCCOMB_X22_Y21_N10
\RAM|ram_s~3110\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3110_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3109_combout\ & ((\RAM|ram_s~1727_q\))) # (!\RAM|ram_s~3109_combout\ & (\RAM|ram_s~1215_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1215_q\,
	datac => \RAM|ram_s~1727_q\,
	datad => \RAM|ram_s~3109_combout\,
	combout => \RAM|ram_s~3110_combout\);

-- Location: LCCOMB_X27_Y19_N30
\RAM|ram_s~735feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~735feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~735feeder_combout\);

-- Location: FF_X27_Y19_N31
\RAM|ram_s~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~735feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~735_q\);

-- Location: FF_X27_Y19_N5
\RAM|ram_s~1759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1759_q\);

-- Location: LCCOMB_X36_Y21_N16
\RAM|ram_s~1247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1247feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1247feeder_combout\);

-- Location: FF_X36_Y21_N17
\RAM|ram_s~1247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1247feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1247_q\);

-- Location: FF_X36_Y21_N31
\RAM|ram_s~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~223_q\);

-- Location: LCCOMB_X36_Y21_N30
\RAM|ram_s~3107\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3107_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1247_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~223_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1247_q\,
	datac => \RAM|ram_s~223_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3107_combout\);

-- Location: LCCOMB_X27_Y19_N4
\RAM|ram_s~3108\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3108_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3107_combout\ & ((\RAM|ram_s~1759_q\))) # (!\RAM|ram_s~3107_combout\ & (\RAM|ram_s~735_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~735_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1759_q\,
	datad => \RAM|ram_s~3107_combout\,
	combout => \RAM|ram_s~3108_combout\);

-- Location: LCCOMB_X33_Y19_N20
\RAM|ram_s~3111\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3111_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~3108_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3110_combout\,
	datac => \RAM|ram_s~3108_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3111_combout\);

-- Location: LCCOMB_X37_Y19_N30
\RAM|ram_s~3114\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3114_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3111_combout\ & ((\RAM|ram_s~3113_combout\))) # (!\RAM|ram_s~3111_combout\ & (\RAM|ram_s~3106_combout\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3106_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3113_combout\,
	datad => \RAM|ram_s~3111_combout\,
	combout => \RAM|ram_s~3114_combout\);

-- Location: LCCOMB_X26_Y22_N12
\RAM|ram_s~1119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1119feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1119feeder_combout\);

-- Location: FF_X26_Y22_N13
\RAM|ram_s~1119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1119feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1119_q\);

-- Location: FF_X26_Y22_N15
\RAM|ram_s~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~95_q\);

-- Location: LCCOMB_X26_Y22_N14
\RAM|ram_s~3115\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3115_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1119_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~95_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1119_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~95_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3115_combout\);

-- Location: LCCOMB_X32_Y25_N28
\RAM|ram_s~607feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~607feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~607feeder_combout\);

-- Location: FF_X32_Y25_N29
\RAM|ram_s~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~607feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~607_q\);

-- Location: FF_X32_Y22_N9
\RAM|ram_s~1631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1631_q\);

-- Location: LCCOMB_X32_Y22_N8
\RAM|ram_s~3116\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3116_combout\ = (\RAM|ram_s~3115_combout\ & (((\RAM|ram_s~1631_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~3115_combout\ & (\RAM|ram_s~607_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3115_combout\,
	datab => \RAM|ram_s~607_q\,
	datac => \RAM|ram_s~1631_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3116_combout\);

-- Location: FF_X30_Y21_N31
\RAM|ram_s~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[24]~73_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~671_q\);

-- Location: FF_X30_Y24_N29
\RAM|ram_s~1695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1695_q\);

-- Location: LCCOMB_X29_Y24_N22
\RAM|ram_s~1183feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1183feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1183feeder_combout\);

-- Location: FF_X29_Y24_N23
\RAM|ram_s~1183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1183feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1183_q\);

-- Location: FF_X30_Y24_N7
\RAM|ram_s~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~159_q\);

-- Location: LCCOMB_X30_Y24_N6
\RAM|ram_s~3122\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3122_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1183_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~159_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1183_q\,
	datac => \RAM|ram_s~159_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3122_combout\);

-- Location: LCCOMB_X30_Y24_N28
\RAM|ram_s~3123\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3123_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3122_combout\ & ((\RAM|ram_s~1695_q\))) # (!\RAM|ram_s~3122_combout\ & (\RAM|ram_s~671_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~671_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1695_q\,
	datad => \RAM|ram_s~3122_combout\,
	combout => \RAM|ram_s~3123_combout\);

-- Location: LCCOMB_X32_Y20_N0
\RAM|ram_s~1087feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1087feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1087feeder_combout\);

-- Location: FF_X32_Y20_N1
\RAM|ram_s~1087\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1087feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1087_q\);

-- Location: FF_X31_Y26_N3
\RAM|ram_s~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~63_q\);

-- Location: LCCOMB_X31_Y26_N20
\RAM|ram_s~575feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~575feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~575feeder_combout\);

-- Location: FF_X31_Y26_N21
\RAM|ram_s~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~575feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~575_q\);

-- Location: LCCOMB_X31_Y26_N2
\RAM|ram_s~3119\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3119_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~575_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~63_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~63_q\,
	datad => \RAM|ram_s~575_q\,
	combout => \RAM|ram_s~3119_combout\);

-- Location: FF_X32_Y24_N15
\RAM|ram_s~1599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1599_q\);

-- Location: LCCOMB_X32_Y24_N14
\RAM|ram_s~3120\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3120_combout\ = (\RAM|ram_s~3119_combout\ & (((\RAM|ram_s~1599_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3119_combout\ & (\RAM|ram_s~1087_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1087_q\,
	datab => \RAM|ram_s~3119_combout\,
	datac => \RAM|ram_s~1599_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3120_combout\);

-- Location: LCCOMB_X30_Y25_N10
\RAM|ram_s~1151feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1151feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~1151feeder_combout\);

-- Location: FF_X30_Y25_N11
\RAM|ram_s~1151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1151feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1151_q\);

-- Location: FF_X32_Y25_N11
\RAM|ram_s~1663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1663_q\);

-- Location: LCCOMB_X35_Y22_N12
\RAM|ram_s~639feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~639feeder_combout\ = \MUX_BULA|Y[24]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[24]~73_combout\,
	combout => \RAM|ram_s~639feeder_combout\);

-- Location: FF_X35_Y22_N13
\RAM|ram_s~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~639feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~639_q\);

-- Location: FF_X35_Y22_N15
\RAM|ram_s~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[24]~73_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~127_q\);

-- Location: LCCOMB_X35_Y22_N14
\RAM|ram_s~3117\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3117_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~639_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~127_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~639_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~127_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3117_combout\);

-- Location: LCCOMB_X32_Y25_N10
\RAM|ram_s~3118\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3118_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3117_combout\ & ((\RAM|ram_s~1663_q\))) # (!\RAM|ram_s~3117_combout\ & (\RAM|ram_s~1151_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1151_q\,
	datac => \RAM|ram_s~1663_q\,
	datad => \RAM|ram_s~3117_combout\,
	combout => \RAM|ram_s~3118_combout\);

-- Location: LCCOMB_X32_Y25_N20
\RAM|ram_s~3121\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3121_combout\ = (\ULA|resultado\(2) & (\ULA|resultado\(3))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~3118_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3120_combout\,
	datad => \RAM|ram_s~3118_combout\,
	combout => \RAM|ram_s~3121_combout\);

-- Location: LCCOMB_X36_Y20_N20
\RAM|ram_s~3124\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3124_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3121_combout\ & ((\RAM|ram_s~3123_combout\))) # (!\RAM|ram_s~3121_combout\ & (\RAM|ram_s~3116_combout\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3116_combout\,
	datab => \RAM|ram_s~3123_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3121_combout\,
	combout => \RAM|ram_s~3124_combout\);

-- Location: LCCOMB_X37_Y18_N22
\RAM|ram_s~3125\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3125_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3114_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3124_combout\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3114_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~3124_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3125_combout\);

-- Location: LCCOMB_X37_Y17_N20
\RAM|ram_s~3136\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3136_combout\ = (\RAM|ram_s~3125_combout\ & ((\RAM|ram_s~3135_combout\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~3125_combout\ & (((\RAM|ram_s~3104_combout\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3135_combout\,
	datab => \RAM|ram_s~3104_combout\,
	datac => \RAM|ram_s~3125_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3136_combout\);

-- Location: LCCOMB_X24_Y19_N28
\RAM|ram_s~704feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~704feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~704feeder_combout\);

-- Location: FF_X24_Y19_N29
\RAM|ram_s~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~704feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~704_q\);

-- Location: FF_X24_Y19_N19
\RAM|ram_s~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~576_q\);

-- Location: LCCOMB_X24_Y19_N18
\RAM|ram_s~3141\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3141_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~704_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~576_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~704_q\,
	datac => \RAM|ram_s~576_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3141_combout\);

-- Location: LCCOMB_X29_Y15_N8
\RAM|ram_s~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~832feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~832feeder_combout\);

-- Location: FF_X29_Y15_N9
\RAM|ram_s~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~832feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~832_q\);

-- Location: FF_X27_Y15_N7
\RAM|ram_s~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~960_q\);

-- Location: LCCOMB_X27_Y15_N6
\RAM|ram_s~3142\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3142_combout\ = (\RAM|ram_s~3141_combout\ & (((\RAM|ram_s~960_q\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~3141_combout\ & (\RAM|ram_s~832_q\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3141_combout\,
	datab => \RAM|ram_s~832_q\,
	datac => \RAM|ram_s~960_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3142_combout\);

-- Location: LCCOMB_X30_Y18_N4
\RAM|ram_s~896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~896feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~896feeder_combout\);

-- Location: FF_X30_Y18_N5
\RAM|ram_s~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~896feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~896_q\);

-- Location: FF_X30_Y18_N7
\RAM|ram_s~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1024_q\);

-- Location: FF_X33_Y21_N29
\RAM|ram_s~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~640_q\);

-- Location: LCCOMB_X33_Y25_N8
\RAM|ram_s~768feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~768feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~768feeder_combout\);

-- Location: FF_X33_Y25_N9
\RAM|ram_s~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~768feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~768_q\);

-- Location: LCCOMB_X33_Y21_N28
\RAM|ram_s~3139\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3139_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~768_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~640_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~640_q\,
	datad => \RAM|ram_s~768_q\,
	combout => \RAM|ram_s~3139_combout\);

-- Location: LCCOMB_X30_Y18_N6
\RAM|ram_s~3140\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3140_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3139_combout\ & ((\RAM|ram_s~1024_q\))) # (!\RAM|ram_s~3139_combout\ & (\RAM|ram_s~896_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~896_q\,
	datac => \RAM|ram_s~1024_q\,
	datad => \RAM|ram_s~3139_combout\,
	combout => \RAM|ram_s~3140_combout\);

-- Location: LCCOMB_X35_Y19_N4
\RAM|ram_s~3143\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3143_combout\ = (\ULA|resultado\(3) & (((\RAM|ram_s~3140_combout\) # (\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3142_combout\ & ((!\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3142_combout\,
	datab => \RAM|ram_s~3140_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3143_combout\);

-- Location: LCCOMB_X32_Y16_N18
\RAM|ram_s~736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~736feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~736feeder_combout\);

-- Location: FF_X32_Y16_N19
\RAM|ram_s~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~736feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~736_q\);

-- Location: FF_X35_Y21_N25
\RAM|ram_s~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~608_q\);

-- Location: LCCOMB_X28_Y16_N26
\RAM|ram_s~864feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~864feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~864feeder_combout\);

-- Location: FF_X28_Y16_N27
\RAM|ram_s~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~864feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~864_q\);

-- Location: LCCOMB_X35_Y21_N24
\RAM|ram_s~3137\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3137_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~864_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~608_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~608_q\,
	datad => \RAM|ram_s~864_q\,
	combout => \RAM|ram_s~3137_combout\);

-- Location: FF_X30_Y17_N15
\RAM|ram_s~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~992_q\);

-- Location: LCCOMB_X30_Y17_N14
\RAM|ram_s~3138\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3138_combout\ = (\RAM|ram_s~3137_combout\ & (((\RAM|ram_s~992_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3137_combout\ & (\RAM|ram_s~736_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~736_q\,
	datab => \RAM|ram_s~3137_combout\,
	datac => \RAM|ram_s~992_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3138_combout\);

-- Location: LCCOMB_X26_Y19_N28
\RAM|ram_s~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~928feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~928feeder_combout\);

-- Location: FF_X26_Y19_N29
\RAM|ram_s~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~928feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~928_q\);

-- Location: FF_X26_Y21_N13
\RAM|ram_s~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~672_q\);

-- Location: LCCOMB_X26_Y21_N12
\RAM|ram_s~3144\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3144_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~928_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~672_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~928_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~672_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3144_combout\);

-- Location: FF_X22_Y14_N19
\RAM|ram_s~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1056_q\);

-- Location: LCCOMB_X22_Y14_N28
\RAM|ram_s~800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~800feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~800feeder_combout\);

-- Location: FF_X22_Y14_N29
\RAM|ram_s~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~800feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~800_q\);

-- Location: LCCOMB_X22_Y14_N18
\RAM|ram_s~3145\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3145_combout\ = (\RAM|ram_s~3144_combout\ & (((\RAM|ram_s~1056_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~3144_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~800_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3144_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1056_q\,
	datad => \RAM|ram_s~800_q\,
	combout => \RAM|ram_s~3145_combout\);

-- Location: LCCOMB_X36_Y20_N18
\RAM|ram_s~3146\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3146_combout\ = (\RAM|ram_s~3143_combout\ & (((\RAM|ram_s~3145_combout\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~3143_combout\ & (\RAM|ram_s~3138_combout\ & (\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3143_combout\,
	datab => \RAM|ram_s~3138_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3145_combout\,
	combout => \RAM|ram_s~3146_combout\);

-- Location: FF_X27_Y25_N5
\RAM|ram_s~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1088_q\);

-- Location: LCCOMB_X22_Y22_N22
\RAM|ram_s~1120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1120feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1120feeder_combout\);

-- Location: FF_X22_Y22_N23
\RAM|ram_s~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1120feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1120_q\);

-- Location: LCCOMB_X27_Y25_N4
\RAM|ram_s~3151\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3151_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~1120_q\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~1088_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1088_q\,
	datad => \RAM|ram_s~1120_q\,
	combout => \RAM|ram_s~3151_combout\);

-- Location: FF_X26_Y25_N21
\RAM|ram_s~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1184_q\);

-- Location: LCCOMB_X30_Y25_N28
\RAM|ram_s~1152feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1152feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1152feeder_combout\);

-- Location: FF_X30_Y25_N29
\RAM|ram_s~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1152feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1152_q\);

-- Location: LCCOMB_X26_Y25_N20
\RAM|ram_s~3152\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3152_combout\ = (\RAM|ram_s~3151_combout\ & (((\RAM|ram_s~1184_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~3151_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1152_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3151_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1184_q\,
	datad => \RAM|ram_s~1152_q\,
	combout => \RAM|ram_s~3152_combout\);

-- Location: LCCOMB_X21_Y21_N8
\RAM|ram_s~1280feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1280feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1280feeder_combout\);

-- Location: FF_X21_Y21_N9
\RAM|ram_s~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1280feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1280_q\);

-- Location: FF_X20_Y21_N9
\RAM|ram_s~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1216_q\);

-- Location: LCCOMB_X20_Y21_N8
\RAM|ram_s~3149\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3149_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1280_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1216_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1280_q\,
	datac => \RAM|ram_s~1216_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3149_combout\);

-- Location: FF_X21_Y20_N5
\RAM|ram_s~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1312_q\);

-- Location: LCCOMB_X22_Y19_N0
\RAM|ram_s~1248feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1248feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1248feeder_combout\);

-- Location: FF_X22_Y19_N1
\RAM|ram_s~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1248feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1248_q\);

-- Location: LCCOMB_X21_Y20_N4
\RAM|ram_s~3150\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3150_combout\ = (\RAM|ram_s~3149_combout\ & (((\RAM|ram_s~1312_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~3149_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~1248_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3149_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1312_q\,
	datad => \RAM|ram_s~1248_q\,
	combout => \RAM|ram_s~3150_combout\);

-- Location: LCCOMB_X32_Y25_N22
\RAM|ram_s~3153\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3153_combout\ = (\ULA|resultado\(4) & (((\RAM|ram_s~3150_combout\) # (\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3152_combout\ & ((!\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3152_combout\,
	datac => \RAM|ram_s~3150_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3153_combout\);

-- Location: LCCOMB_X29_Y14_N20
\RAM|ram_s~1504feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1504feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1504feeder_combout\);

-- Location: FF_X29_Y14_N21
\RAM|ram_s~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1504feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1504_q\);

-- Location: FF_X29_Y14_N15
\RAM|ram_s~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1568_q\);

-- Location: LCCOMB_X31_Y14_N30
\RAM|ram_s~1536feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1536feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1536feeder_combout\);

-- Location: FF_X31_Y14_N31
\RAM|ram_s~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1536feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1536_q\);

-- Location: FF_X30_Y14_N3
\RAM|ram_s~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1472_q\);

-- Location: LCCOMB_X30_Y14_N2
\RAM|ram_s~3154\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3154_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1536_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1472_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1536_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1472_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3154_combout\);

-- Location: LCCOMB_X29_Y14_N14
\RAM|ram_s~3155\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3155_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3154_combout\ & ((\RAM|ram_s~1568_q\))) # (!\RAM|ram_s~3154_combout\ & (\RAM|ram_s~1504_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1504_q\,
	datac => \RAM|ram_s~1568_q\,
	datad => \RAM|ram_s~3154_combout\,
	combout => \RAM|ram_s~3155_combout\);

-- Location: LCCOMB_X33_Y14_N2
\RAM|ram_s~1408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1408feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1408feeder_combout\);

-- Location: FF_X33_Y14_N3
\RAM|ram_s~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1408feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1408_q\);

-- Location: FF_X33_Y14_N1
\RAM|ram_s~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1440_q\);

-- Location: FF_X32_Y15_N3
\RAM|ram_s~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1344_q\);

-- Location: LCCOMB_X33_Y17_N16
\RAM|ram_s~1376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1376feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1376feeder_combout\);

-- Location: FF_X33_Y17_N17
\RAM|ram_s~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1376feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1376_q\);

-- Location: LCCOMB_X32_Y15_N2
\RAM|ram_s~3147\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3147_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~1376_q\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~1344_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1344_q\,
	datad => \RAM|ram_s~1376_q\,
	combout => \RAM|ram_s~3147_combout\);

-- Location: LCCOMB_X33_Y14_N0
\RAM|ram_s~3148\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3148_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3147_combout\ & ((\RAM|ram_s~1440_q\))) # (!\RAM|ram_s~3147_combout\ & (\RAM|ram_s~1408_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1408_q\,
	datac => \RAM|ram_s~1440_q\,
	datad => \RAM|ram_s~3147_combout\,
	combout => \RAM|ram_s~3148_combout\);

-- Location: LCCOMB_X32_Y25_N16
\RAM|ram_s~3156\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3156_combout\ = (\RAM|ram_s~3153_combout\ & ((\RAM|ram_s~3155_combout\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~3153_combout\ & (((\RAM|ram_s~3148_combout\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3153_combout\,
	datab => \RAM|ram_s~3155_combout\,
	datac => \RAM|ram_s~3148_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3156_combout\);

-- Location: LCCOMB_X22_Y19_N22
\RAM|ram_s~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~224feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~224feeder_combout\);

-- Location: FF_X22_Y19_N23
\RAM|ram_s~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~224feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~224_q\);

-- Location: FF_X23_Y21_N1
\RAM|ram_s~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~192_q\);

-- Location: LCCOMB_X23_Y21_N0
\RAM|ram_s~3157\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3157_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~224_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~192_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~224_q\,
	datac => \RAM|ram_s~192_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3157_combout\);

-- Location: LCCOMB_X29_Y25_N16
\RAM|ram_s~256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~256feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~256feeder_combout\);

-- Location: FF_X29_Y25_N17
\RAM|ram_s~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~256feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~256_q\);

-- Location: FF_X29_Y25_N15
\RAM|ram_s~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~288_q\);

-- Location: LCCOMB_X29_Y25_N14
\RAM|ram_s~3158\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3158_combout\ = (\RAM|ram_s~3157_combout\ & (((\RAM|ram_s~288_q\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~3157_combout\ & (\RAM|ram_s~256_q\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3157_combout\,
	datab => \RAM|ram_s~256_q\,
	datac => \RAM|ram_s~288_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3158_combout\);

-- Location: LCCOMB_X28_Y25_N6
\RAM|ram_s~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~128feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~128feeder_combout\);

-- Location: FF_X28_Y25_N7
\RAM|ram_s~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~128feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~128_q\);

-- Location: FF_X27_Y25_N7
\RAM|ram_s~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~64_q\);

-- Location: LCCOMB_X27_Y25_N6
\RAM|ram_s~3161\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3161_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~128_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~128_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~64_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3161_combout\);

-- Location: LCCOMB_X26_Y20_N22
\RAM|ram_s~96feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~96feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~96feeder_combout\);

-- Location: FF_X26_Y20_N23
\RAM|ram_s~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~96feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~96_q\);

-- Location: FF_X26_Y24_N9
\RAM|ram_s~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~160_q\);

-- Location: LCCOMB_X26_Y24_N8
\RAM|ram_s~3162\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3162_combout\ = (\RAM|ram_s~3161_combout\ & (((\RAM|ram_s~160_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~3161_combout\ & (\RAM|ram_s~96_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3161_combout\,
	datab => \RAM|ram_s~96_q\,
	datac => \RAM|ram_s~160_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3162_combout\);

-- Location: LCCOMB_X21_Y16_N22
\RAM|ram_s~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~352feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~352feeder_combout\);

-- Location: FF_X21_Y16_N23
\RAM|ram_s~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~352feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~352_q\);

-- Location: FF_X21_Y16_N1
\RAM|ram_s~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~416_q\);

-- Location: FF_X27_Y16_N3
\RAM|ram_s~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~320_q\);

-- Location: LCCOMB_X27_Y16_N4
\RAM|ram_s~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~384feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~384feeder_combout\);

-- Location: FF_X27_Y16_N5
\RAM|ram_s~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~384feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~384_q\);

-- Location: LCCOMB_X27_Y16_N2
\RAM|ram_s~3159\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3159_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~384_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~320_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~320_q\,
	datad => \RAM|ram_s~384_q\,
	combout => \RAM|ram_s~3159_combout\);

-- Location: LCCOMB_X21_Y16_N0
\RAM|ram_s~3160\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3160_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3159_combout\ & ((\RAM|ram_s~416_q\))) # (!\RAM|ram_s~3159_combout\ & (\RAM|ram_s~352_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~352_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~416_q\,
	datad => \RAM|ram_s~3159_combout\,
	combout => \RAM|ram_s~3160_combout\);

-- Location: LCCOMB_X32_Y25_N26
\RAM|ram_s~3163\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3163_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~3160_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~3162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3162_combout\,
	datab => \RAM|ram_s~3160_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3163_combout\);

-- Location: LCCOMB_X36_Y18_N24
\RAM|ram_s~512feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~512feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~512feeder_combout\);

-- Location: FF_X36_Y18_N25
\RAM|ram_s~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~512feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~512_q\);

-- Location: FF_X28_Y18_N17
\RAM|ram_s~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~544_q\);

-- Location: LCCOMB_X23_Y16_N6
\RAM|ram_s~480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~480feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~480feeder_combout\);

-- Location: FF_X23_Y16_N7
\RAM|ram_s~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~480feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~480_q\);

-- Location: FF_X24_Y14_N13
\RAM|ram_s~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~448_q\);

-- Location: LCCOMB_X24_Y14_N12
\RAM|ram_s~3164\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3164_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~480_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~448_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~480_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~448_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3164_combout\);

-- Location: LCCOMB_X28_Y18_N16
\RAM|ram_s~3165\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3165_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3164_combout\ & ((\RAM|ram_s~544_q\))) # (!\RAM|ram_s~3164_combout\ & (\RAM|ram_s~512_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~512_q\,
	datac => \RAM|ram_s~544_q\,
	datad => \RAM|ram_s~3164_combout\,
	combout => \RAM|ram_s~3165_combout\);

-- Location: LCCOMB_X32_Y25_N0
\RAM|ram_s~3166\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3166_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3163_combout\ & ((\RAM|ram_s~3165_combout\))) # (!\RAM|ram_s~3163_combout\ & (\RAM|ram_s~3158_combout\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3158_combout\,
	datac => \RAM|ram_s~3163_combout\,
	datad => \RAM|ram_s~3165_combout\,
	combout => \RAM|ram_s~3166_combout\);

-- Location: LCCOMB_X32_Y25_N30
\RAM|ram_s~3167\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3167_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3156_combout\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((!\ULA|resultado\(6) & \RAM|ram_s~3166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3156_combout\,
	datac => \ULA|resultado\(6),
	datad => \RAM|ram_s~3166_combout\,
	combout => \RAM|ram_s~3167_combout\);

-- Location: FF_X35_Y21_N19
\RAM|ram_s~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1664_q\);

-- Location: LCCOMB_X35_Y19_N18
\RAM|ram_s~1920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1920feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1920feeder_combout\);

-- Location: FF_X35_Y19_N19
\RAM|ram_s~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1920feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1920_q\);

-- Location: LCCOMB_X35_Y21_N18
\RAM|ram_s~3168\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3168_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1920_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1664_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1664_q\,
	datad => \RAM|ram_s~1920_q\,
	combout => \RAM|ram_s~3168_combout\);

-- Location: FF_X38_Y18_N27
\RAM|ram_s~2048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2048_q\);

-- Location: LCCOMB_X38_Y18_N28
\RAM|ram_s~1792feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1792feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1792feeder_combout\);

-- Location: FF_X38_Y18_N29
\RAM|ram_s~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1792feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1792_q\);

-- Location: LCCOMB_X38_Y18_N26
\RAM|ram_s~3169\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3169_combout\ = (\RAM|ram_s~3168_combout\ & (((\RAM|ram_s~2048_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~3168_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1792_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3168_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2048_q\,
	datad => \RAM|ram_s~1792_q\,
	combout => \RAM|ram_s~3169_combout\);

-- Location: LCCOMB_X27_Y20_N12
\RAM|ram_s~1888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1888feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1888feeder_combout\);

-- Location: FF_X27_Y20_N13
\RAM|ram_s~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1888feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1888_q\);

-- Location: FF_X30_Y17_N5
\RAM|ram_s~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2016_q\);

-- Location: LCCOMB_X32_Y22_N18
\RAM|ram_s~1760feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1760feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1760feeder_combout\);

-- Location: FF_X32_Y22_N19
\RAM|ram_s~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1760feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1760_q\);

-- Location: FF_X32_Y22_N29
\RAM|ram_s~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1632_q\);

-- Location: LCCOMB_X32_Y22_N28
\RAM|ram_s~3170\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3170_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1760_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1632_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1760_q\,
	datac => \RAM|ram_s~1632_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3170_combout\);

-- Location: LCCOMB_X30_Y17_N4
\RAM|ram_s~3171\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3171_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3170_combout\ & ((\RAM|ram_s~2016_q\))) # (!\RAM|ram_s~3170_combout\ & (\RAM|ram_s~1888_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1888_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2016_q\,
	datad => \RAM|ram_s~3170_combout\,
	combout => \RAM|ram_s~3171_combout\);

-- Location: FF_X32_Y16_N9
\RAM|ram_s~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1600_q\);

-- Location: LCCOMB_X29_Y16_N22
\RAM|ram_s~1856feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1856feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1856feeder_combout\);

-- Location: FF_X29_Y16_N23
\RAM|ram_s~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1856feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1856_q\);

-- Location: LCCOMB_X32_Y16_N8
\RAM|ram_s~3172\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3172_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1856_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1600_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1600_q\,
	datad => \RAM|ram_s~1856_q\,
	combout => \RAM|ram_s~3172_combout\);

-- Location: LCCOMB_X38_Y16_N2
\RAM|ram_s~1728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1728feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1728feeder_combout\);

-- Location: FF_X38_Y16_N3
\RAM|ram_s~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1728feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1728_q\);

-- Location: FF_X38_Y16_N25
\RAM|ram_s~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1984_q\);

-- Location: LCCOMB_X38_Y16_N24
\RAM|ram_s~3173\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3173_combout\ = (\RAM|ram_s~3172_combout\ & (((\RAM|ram_s~1984_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3172_combout\ & (\RAM|ram_s~1728_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3172_combout\,
	datab => \RAM|ram_s~1728_q\,
	datac => \RAM|ram_s~1984_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3173_combout\);

-- Location: LCCOMB_X36_Y20_N0
\RAM|ram_s~3174\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3174_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3171_combout\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3173_combout\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3171_combout\,
	datab => \RAM|ram_s~3173_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3174_combout\);

-- Location: FF_X28_Y20_N5
\RAM|ram_s~2080\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[25]~74_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2080_q\);

-- Location: FF_X36_Y20_N31
\RAM|ram_s~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1952_q\);

-- Location: LCCOMB_X32_Y17_N10
\RAM|ram_s~1824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1824feeder_combout\ = \MUX_BULA|Y[25]~74_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[25]~74_combout\,
	combout => \RAM|ram_s~1824feeder_combout\);

-- Location: FF_X32_Y17_N11
\RAM|ram_s~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1824feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1824_q\);

-- Location: FF_X36_Y20_N29
\RAM|ram_s~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[25]~74_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1696_q\);

-- Location: LCCOMB_X36_Y20_N28
\RAM|ram_s~3175\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3175_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1824_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1696_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1824_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1696_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3175_combout\);

-- Location: LCCOMB_X36_Y20_N30
\RAM|ram_s~3176\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3176_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3175_combout\ & (\RAM|ram_s~2080_q\)) # (!\RAM|ram_s~3175_combout\ & ((\RAM|ram_s~1952_q\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2080_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1952_q\,
	datad => \RAM|ram_s~3175_combout\,
	combout => \RAM|ram_s~3176_combout\);

-- Location: LCCOMB_X36_Y20_N2
\RAM|ram_s~3177\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3177_combout\ = (\RAM|ram_s~3174_combout\ & (((\RAM|ram_s~3176_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~3174_combout\ & (\RAM|ram_s~3169_combout\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3169_combout\,
	datab => \RAM|ram_s~3174_combout\,
	datac => \RAM|ram_s~3176_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3177_combout\);

-- Location: LCCOMB_X36_Y20_N4
\RAM|ram_s~3178\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3178_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3167_combout\ & ((\RAM|ram_s~3177_combout\))) # (!\RAM|ram_s~3167_combout\ & (\RAM|ram_s~3146_combout\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3146_combout\,
	datac => \RAM|ram_s~3167_combout\,
	datad => \RAM|ram_s~3177_combout\,
	combout => \RAM|ram_s~3178_combout\);

-- Location: LCCOMB_X31_Y25_N0
\RAM|ram_s~1281feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1281feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1281feeder_combout\);

-- Location: FF_X31_Y25_N1
\RAM|ram_s~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1281feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1281_q\);

-- Location: FF_X30_Y25_N7
\RAM|ram_s~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~257_q\);

-- Location: LCCOMB_X30_Y25_N6
\RAM|ram_s~3189\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3189_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1281_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~257_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1281_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~257_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3189_combout\);

-- Location: FF_X33_Y25_N5
\RAM|ram_s~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1793_q\);

-- Location: LCCOMB_X33_Y25_N10
\RAM|ram_s~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~769feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~769feeder_combout\);

-- Location: FF_X33_Y25_N11
\RAM|ram_s~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~769feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~769_q\);

-- Location: LCCOMB_X33_Y25_N4
\RAM|ram_s~3190\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3190_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3189_combout\ & (\RAM|ram_s~1793_q\)) # (!\RAM|ram_s~3189_combout\ & ((\RAM|ram_s~769_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3189_combout\,
	datac => \RAM|ram_s~1793_q\,
	datad => \RAM|ram_s~769_q\,
	combout => \RAM|ram_s~3190_combout\);

-- Location: LCCOMB_X36_Y22_N24
\RAM|ram_s~1409feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1409feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1409feeder_combout\);

-- Location: FF_X36_Y22_N25
\RAM|ram_s~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1409feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1409_q\);

-- Location: LCCOMB_X37_Y22_N18
\RAM|ram_s~897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~897feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~897feeder_combout\);

-- Location: FF_X37_Y22_N19
\RAM|ram_s~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~897feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~897_q\);

-- Location: FF_X37_Y22_N29
\RAM|ram_s~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~385_q\);

-- Location: LCCOMB_X37_Y22_N28
\RAM|ram_s~3191\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3191_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~897_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~385_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~897_q\,
	datac => \RAM|ram_s~385_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3191_combout\);

-- Location: FF_X36_Y22_N7
\RAM|ram_s~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1921_q\);

-- Location: LCCOMB_X36_Y22_N6
\RAM|ram_s~3192\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3192_combout\ = (\RAM|ram_s~3191_combout\ & (((\RAM|ram_s~1921_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3191_combout\ & (\RAM|ram_s~1409_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1409_q\,
	datab => \RAM|ram_s~3191_combout\,
	datac => \RAM|ram_s~1921_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3192_combout\);

-- Location: LCCOMB_X31_Y24_N18
\RAM|ram_s~1153feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1153feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1153feeder_combout\);

-- Location: FF_X31_Y24_N19
\RAM|ram_s~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1153feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1153_q\);

-- Location: FF_X35_Y24_N3
\RAM|ram_s~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1665_q\);

-- Location: LCCOMB_X35_Y22_N28
\RAM|ram_s~641feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~641feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~641feeder_combout\);

-- Location: FF_X35_Y22_N29
\RAM|ram_s~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~641feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~641_q\);

-- Location: FF_X35_Y24_N1
\RAM|ram_s~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~129_q\);

-- Location: LCCOMB_X35_Y24_N0
\RAM|ram_s~3193\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3193_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~641_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~129_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~641_q\,
	datac => \RAM|ram_s~129_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3193_combout\);

-- Location: LCCOMB_X35_Y24_N2
\RAM|ram_s~3194\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3194_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3193_combout\ & ((\RAM|ram_s~1665_q\))) # (!\RAM|ram_s~3193_combout\ & (\RAM|ram_s~1153_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1153_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1665_q\,
	datad => \RAM|ram_s~3193_combout\,
	combout => \RAM|ram_s~3194_combout\);

-- Location: LCCOMB_X36_Y22_N8
\RAM|ram_s~3195\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3195_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~3192_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~3194_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3192_combout\,
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~3194_combout\,
	combout => \RAM|ram_s~3195_combout\);

-- Location: LCCOMB_X29_Y18_N10
\RAM|ram_s~1025feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1025feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1025feeder_combout\);

-- Location: FF_X29_Y18_N11
\RAM|ram_s~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1025feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1025_q\);

-- Location: FF_X35_Y18_N27
\RAM|ram_s~2049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2049_q\);

-- Location: FF_X36_Y18_N13
\RAM|ram_s~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~513_q\);

-- Location: LCCOMB_X36_Y18_N10
\RAM|ram_s~1537feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1537feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1537feeder_combout\);

-- Location: FF_X36_Y18_N11
\RAM|ram_s~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1537feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1537_q\);

-- Location: LCCOMB_X36_Y18_N12
\RAM|ram_s~3196\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3196_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1537_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~513_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~513_q\,
	datad => \RAM|ram_s~1537_q\,
	combout => \RAM|ram_s~3196_combout\);

-- Location: LCCOMB_X35_Y18_N26
\RAM|ram_s~3197\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3197_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3196_combout\ & ((\RAM|ram_s~2049_q\))) # (!\RAM|ram_s~3196_combout\ & (\RAM|ram_s~1025_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1025_q\,
	datac => \RAM|ram_s~2049_q\,
	datad => \RAM|ram_s~3196_combout\,
	combout => \RAM|ram_s~3197_combout\);

-- Location: LCCOMB_X36_Y22_N30
\RAM|ram_s~3198\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3198_combout\ = (\RAM|ram_s~3195_combout\ & (((\RAM|ram_s~3197_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3195_combout\ & (\RAM|ram_s~3190_combout\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3190_combout\,
	datab => \RAM|ram_s~3195_combout\,
	datac => \RAM|ram_s~3197_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3198_combout\);

-- Location: FF_X31_Y14_N25
\RAM|ram_s~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~449_q\);

-- Location: LCCOMB_X30_Y14_N28
\RAM|ram_s~1473feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1473feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1473feeder_combout\);

-- Location: FF_X30_Y14_N29
\RAM|ram_s~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1473feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1473_q\);

-- Location: LCCOMB_X31_Y14_N24
\RAM|ram_s~3206\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3206_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1473_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~449_q\,
	datad => \RAM|ram_s~1473_q\,
	combout => \RAM|ram_s~3206_combout\);

-- Location: LCCOMB_X27_Y15_N24
\RAM|ram_s~961feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~961feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~961feeder_combout\);

-- Location: FF_X27_Y15_N25
\RAM|ram_s~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~961feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~961_q\);

-- Location: FF_X31_Y15_N25
\RAM|ram_s~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1985_q\);

-- Location: LCCOMB_X31_Y15_N24
\RAM|ram_s~3207\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3207_combout\ = (\RAM|ram_s~3206_combout\ & (((\RAM|ram_s~1985_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~3206_combout\ & (\RAM|ram_s~961_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3206_combout\,
	datab => \RAM|ram_s~961_q\,
	datac => \RAM|ram_s~1985_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3207_combout\);

-- Location: LCCOMB_X23_Y24_N24
\RAM|ram_s~705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~705feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~705feeder_combout\);

-- Location: FF_X23_Y24_N25
\RAM|ram_s~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~705feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~705_q\);

-- Location: FF_X24_Y25_N13
\RAM|ram_s~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1729_q\);

-- Location: FF_X24_Y25_N19
\RAM|ram_s~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~193_q\);

-- Location: LCCOMB_X23_Y25_N12
\RAM|ram_s~1217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1217feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1217feeder_combout\);

-- Location: FF_X23_Y25_N13
\RAM|ram_s~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1217feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1217_q\);

-- Location: LCCOMB_X24_Y25_N18
\RAM|ram_s~3199\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3199_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1217_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~193_q\,
	datad => \RAM|ram_s~1217_q\,
	combout => \RAM|ram_s~3199_combout\);

-- Location: LCCOMB_X24_Y25_N12
\RAM|ram_s~3200\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3200_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3199_combout\ & ((\RAM|ram_s~1729_q\))) # (!\RAM|ram_s~3199_combout\ & (\RAM|ram_s~705_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~705_q\,
	datac => \RAM|ram_s~1729_q\,
	datad => \RAM|ram_s~3199_combout\,
	combout => \RAM|ram_s~3200_combout\);

-- Location: LCCOMB_X33_Y16_N30
\RAM|ram_s~1345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1345feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1345feeder_combout\);

-- Location: FF_X33_Y16_N31
\RAM|ram_s~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1345feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1345_q\);

-- Location: FF_X26_Y15_N11
\RAM|ram_s~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~321_q\);

-- Location: LCCOMB_X29_Y15_N26
\RAM|ram_s~833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~833feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~833feeder_combout\);

-- Location: FF_X29_Y15_N27
\RAM|ram_s~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~833feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~833_q\);

-- Location: LCCOMB_X26_Y15_N10
\RAM|ram_s~3201\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3201_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~833_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~321_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~321_q\,
	datad => \RAM|ram_s~833_q\,
	combout => \RAM|ram_s~3201_combout\);

-- Location: FF_X33_Y16_N9
\RAM|ram_s~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1857_q\);

-- Location: LCCOMB_X33_Y16_N8
\RAM|ram_s~3202\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3202_combout\ = (\RAM|ram_s~3201_combout\ & (((\RAM|ram_s~1857_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3201_combout\ & (\RAM|ram_s~1345_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1345_q\,
	datab => \RAM|ram_s~3201_combout\,
	datac => \RAM|ram_s~1857_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3202_combout\);

-- Location: LCCOMB_X32_Y20_N14
\RAM|ram_s~1089feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1089feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1089feeder_combout\);

-- Location: FF_X32_Y20_N15
\RAM|ram_s~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1089feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1089_q\);

-- Location: FF_X32_Y24_N25
\RAM|ram_s~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1601_q\);

-- Location: LCCOMB_X31_Y26_N4
\RAM|ram_s~577feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~577feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~577feeder_combout\);

-- Location: FF_X31_Y26_N5
\RAM|ram_s~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~577feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~577_q\);

-- Location: FF_X31_Y26_N31
\RAM|ram_s~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~65_q\);

-- Location: LCCOMB_X31_Y26_N30
\RAM|ram_s~3203\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3203_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~577_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~65_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~577_q\,
	datac => \RAM|ram_s~65_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3203_combout\);

-- Location: LCCOMB_X32_Y24_N24
\RAM|ram_s~3204\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3204_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3203_combout\ & ((\RAM|ram_s~1601_q\))) # (!\RAM|ram_s~3203_combout\ & (\RAM|ram_s~1089_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1089_q\,
	datac => \RAM|ram_s~1601_q\,
	datad => \RAM|ram_s~3203_combout\,
	combout => \RAM|ram_s~3204_combout\);

-- Location: LCCOMB_X33_Y16_N10
\RAM|ram_s~3205\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3205_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~3202_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~3204_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~3202_combout\,
	datad => \RAM|ram_s~3204_combout\,
	combout => \RAM|ram_s~3205_combout\);

-- Location: LCCOMB_X33_Y16_N24
\RAM|ram_s~3208\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3208_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3205_combout\ & (\RAM|ram_s~3207_combout\)) # (!\RAM|ram_s~3205_combout\ & ((\RAM|ram_s~3200_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3207_combout\,
	datac => \RAM|ram_s~3200_combout\,
	datad => \RAM|ram_s~3205_combout\,
	combout => \RAM|ram_s~3208_combout\);

-- Location: LCCOMB_X33_Y16_N2
\RAM|ram_s~3209\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3209_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3198_combout\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((!\ULA|resultado\(2) & \RAM|ram_s~3208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3198_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3208_combout\,
	combout => \RAM|ram_s~3209_combout\);

-- Location: FF_X28_Y18_N5
\RAM|ram_s~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~545_q\);

-- Location: LCCOMB_X29_Y14_N4
\RAM|ram_s~1569feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1569feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1569feeder_combout\);

-- Location: FF_X29_Y14_N5
\RAM|ram_s~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1569feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1569_q\);

-- Location: LCCOMB_X28_Y18_N4
\RAM|ram_s~3217\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3217_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1569_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~545_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~545_q\,
	datad => \RAM|ram_s~1569_q\,
	combout => \RAM|ram_s~3217_combout\);

-- Location: FF_X28_Y22_N9
\RAM|ram_s~2081\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[26]~75_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2081_q\);

-- Location: FF_X31_Y19_N15
\RAM|ram_s~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1057_q\);

-- Location: LCCOMB_X31_Y19_N14
\RAM|ram_s~3218\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3218_combout\ = (\RAM|ram_s~3217_combout\ & ((\RAM|ram_s~2081_q\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~3217_combout\ & (((\RAM|ram_s~1057_q\ & \ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3217_combout\,
	datab => \RAM|ram_s~2081_q\,
	datac => \RAM|ram_s~1057_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3218_combout\);

-- Location: LCCOMB_X33_Y14_N10
\RAM|ram_s~1441feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1441feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1441feeder_combout\);

-- Location: FF_X33_Y14_N11
\RAM|ram_s~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1441feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1441_q\);

-- Location: FF_X33_Y18_N25
\RAM|ram_s~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~417_q\);

-- Location: LCCOMB_X26_Y19_N30
\RAM|ram_s~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~929feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~929feeder_combout\);

-- Location: FF_X26_Y19_N31
\RAM|ram_s~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~929feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~929_q\);

-- Location: LCCOMB_X33_Y18_N24
\RAM|ram_s~3210\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3210_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~929_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~417_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~417_q\,
	datad => \RAM|ram_s~929_q\,
	combout => \RAM|ram_s~3210_combout\);

-- Location: FF_X33_Y18_N11
\RAM|ram_s~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1953_q\);

-- Location: LCCOMB_X33_Y18_N10
\RAM|ram_s~3211\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3211_combout\ = (\RAM|ram_s~3210_combout\ & (((\RAM|ram_s~1953_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3210_combout\ & (\RAM|ram_s~1441_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1441_q\,
	datab => \RAM|ram_s~3210_combout\,
	datac => \RAM|ram_s~1953_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3211_combout\);

-- Location: LCCOMB_X29_Y24_N4
\RAM|ram_s~1185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1185feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1185feeder_combout\);

-- Location: FF_X29_Y24_N5
\RAM|ram_s~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1185feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1185_q\);

-- Location: FF_X30_Y24_N21
\RAM|ram_s~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1697_q\);

-- Location: FF_X30_Y24_N11
\RAM|ram_s~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~161_q\);

-- Location: LCCOMB_X26_Y21_N22
\RAM|ram_s~673feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~673feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~673feeder_combout\);

-- Location: FF_X26_Y21_N23
\RAM|ram_s~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~673feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~673_q\);

-- Location: LCCOMB_X30_Y24_N10
\RAM|ram_s~3214\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3214_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~673_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~161_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~161_q\,
	datad => \RAM|ram_s~673_q\,
	combout => \RAM|ram_s~3214_combout\);

-- Location: LCCOMB_X30_Y24_N20
\RAM|ram_s~3215\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3215_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3214_combout\ & ((\RAM|ram_s~1697_q\))) # (!\RAM|ram_s~3214_combout\ & (\RAM|ram_s~1185_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1185_q\,
	datac => \RAM|ram_s~1697_q\,
	datad => \RAM|ram_s~3214_combout\,
	combout => \RAM|ram_s~3215_combout\);

-- Location: LCCOMB_X22_Y18_N12
\RAM|ram_s~1313feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1313feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1313feeder_combout\);

-- Location: FF_X22_Y18_N13
\RAM|ram_s~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1313feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1313_q\);

-- Location: FF_X24_Y18_N11
\RAM|ram_s~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~289_q\);

-- Location: LCCOMB_X24_Y18_N10
\RAM|ram_s~3212\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3212_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1313_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~289_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1313_q\,
	datac => \RAM|ram_s~289_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3212_combout\);

-- Location: FF_X33_Y19_N29
\RAM|ram_s~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1825_q\);

-- Location: LCCOMB_X33_Y19_N6
\RAM|ram_s~801feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~801feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~801feeder_combout\);

-- Location: FF_X33_Y19_N7
\RAM|ram_s~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~801feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~801_q\);

-- Location: LCCOMB_X33_Y19_N28
\RAM|ram_s~3213\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3213_combout\ = (\RAM|ram_s~3212_combout\ & (((\RAM|ram_s~1825_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~3212_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~801_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3212_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1825_q\,
	datad => \RAM|ram_s~801_q\,
	combout => \RAM|ram_s~3213_combout\);

-- Location: LCCOMB_X33_Y19_N26
\RAM|ram_s~3216\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3216_combout\ = (\ULA|resultado\(4) & (((\RAM|ram_s~3213_combout\) # (\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3215_combout\ & ((!\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3215_combout\,
	datab => \RAM|ram_s~3213_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3216_combout\);

-- Location: LCCOMB_X33_Y19_N4
\RAM|ram_s~3219\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3219_combout\ = (\RAM|ram_s~3216_combout\ & ((\RAM|ram_s~3218_combout\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~3216_combout\ & (((\RAM|ram_s~3211_combout\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3218_combout\,
	datab => \RAM|ram_s~3211_combout\,
	datac => \RAM|ram_s~3216_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3219_combout\);

-- Location: LCCOMB_X26_Y22_N16
\RAM|ram_s~1121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1121feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1121feeder_combout\);

-- Location: FF_X26_Y22_N17
\RAM|ram_s~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1121feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1121_q\);

-- Location: FF_X32_Y22_N21
\RAM|ram_s~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1633_q\);

-- Location: LCCOMB_X27_Y11_N26
\RAM|ram_s~609feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~609feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~609feeder_combout\);

-- Location: FF_X27_Y11_N27
\RAM|ram_s~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~609feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~609_q\);

-- Location: FF_X28_Y18_N19
\RAM|ram_s~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~97_q\);

-- Location: LCCOMB_X28_Y18_N18
\RAM|ram_s~3183\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3183_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~609_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~97_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~609_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~97_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3183_combout\);

-- Location: LCCOMB_X32_Y22_N20
\RAM|ram_s~3184\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3184_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3183_combout\ & ((\RAM|ram_s~1633_q\))) # (!\RAM|ram_s~3183_combout\ & (\RAM|ram_s~1121_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1121_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1633_q\,
	datad => \RAM|ram_s~3183_combout\,
	combout => \RAM|ram_s~3184_combout\);

-- Location: LCCOMB_X39_Y19_N10
\RAM|ram_s~737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~737feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~737feeder_combout\);

-- Location: FF_X39_Y19_N11
\RAM|ram_s~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~737feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~737_q\);

-- Location: LCCOMB_X36_Y21_N0
\RAM|ram_s~1249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1249feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1249feeder_combout\);

-- Location: FF_X36_Y21_N1
\RAM|ram_s~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1249feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1249_q\);

-- Location: FF_X36_Y21_N19
\RAM|ram_s~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~225_q\);

-- Location: LCCOMB_X36_Y21_N18
\RAM|ram_s~3181\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3181_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1249_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~225_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1249_q\,
	datac => \RAM|ram_s~225_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3181_combout\);

-- Location: FF_X32_Y22_N15
\RAM|ram_s~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1761_q\);

-- Location: LCCOMB_X32_Y22_N14
\RAM|ram_s~3182\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3182_combout\ = (\RAM|ram_s~3181_combout\ & (((\RAM|ram_s~1761_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~3181_combout\ & (\RAM|ram_s~737_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~737_q\,
	datab => \RAM|ram_s~3181_combout\,
	datac => \RAM|ram_s~1761_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3182_combout\);

-- Location: LCCOMB_X32_Y19_N18
\RAM|ram_s~3185\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3185_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5)) # (\RAM|ram_s~3182_combout\)))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3184_combout\ & (!\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3184_combout\,
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~3182_combout\,
	combout => \RAM|ram_s~3185_combout\);

-- Location: LCCOMB_X30_Y17_N18
\RAM|ram_s~993feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~993feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~993feeder_combout\);

-- Location: FF_X30_Y17_N19
\RAM|ram_s~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~993feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~993_q\);

-- Location: FF_X30_Y17_N25
\RAM|ram_s~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2017_q\);

-- Location: FF_X33_Y15_N5
\RAM|ram_s~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~481_q\);

-- Location: LCCOMB_X33_Y15_N6
\RAM|ram_s~1505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1505feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1505feeder_combout\);

-- Location: FF_X33_Y15_N7
\RAM|ram_s~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1505feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1505_q\);

-- Location: LCCOMB_X33_Y15_N4
\RAM|ram_s~3186\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3186_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1505_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~481_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~481_q\,
	datad => \RAM|ram_s~1505_q\,
	combout => \RAM|ram_s~3186_combout\);

-- Location: LCCOMB_X30_Y17_N24
\RAM|ram_s~3187\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3187_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3186_combout\ & ((\RAM|ram_s~2017_q\))) # (!\RAM|ram_s~3186_combout\ & (\RAM|ram_s~993_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~993_q\,
	datac => \RAM|ram_s~2017_q\,
	datad => \RAM|ram_s~3186_combout\,
	combout => \RAM|ram_s~3187_combout\);

-- Location: FF_X29_Y17_N7
\RAM|ram_s~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~353_q\);

-- Location: LCCOMB_X28_Y16_N0
\RAM|ram_s~865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~865feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~865feeder_combout\);

-- Location: FF_X28_Y16_N1
\RAM|ram_s~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~865feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~865_q\);

-- Location: LCCOMB_X29_Y17_N6
\RAM|ram_s~3179\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3179_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~865_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~353_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~353_q\,
	datad => \RAM|ram_s~865_q\,
	combout => \RAM|ram_s~3179_combout\);

-- Location: FF_X33_Y17_N9
\RAM|ram_s~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[26]~75_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1889_q\);

-- Location: LCCOMB_X33_Y17_N26
\RAM|ram_s~1377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1377feeder_combout\ = \MUX_BULA|Y[26]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[26]~75_combout\,
	combout => \RAM|ram_s~1377feeder_combout\);

-- Location: FF_X33_Y17_N27
\RAM|ram_s~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1377feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1377_q\);

-- Location: LCCOMB_X33_Y17_N8
\RAM|ram_s~3180\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3180_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3179_combout\ & (\RAM|ram_s~1889_q\)) # (!\RAM|ram_s~3179_combout\ & ((\RAM|ram_s~1377_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~3179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3179_combout\,
	datac => \RAM|ram_s~1889_q\,
	datad => \RAM|ram_s~1377_q\,
	combout => \RAM|ram_s~3180_combout\);

-- Location: LCCOMB_X31_Y16_N2
\RAM|ram_s~3188\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3188_combout\ = (\RAM|ram_s~3185_combout\ & ((\RAM|ram_s~3187_combout\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~3185_combout\ & (((\RAM|ram_s~3180_combout\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3185_combout\,
	datab => \RAM|ram_s~3187_combout\,
	datac => \RAM|ram_s~3180_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3188_combout\);

-- Location: LCCOMB_X33_Y19_N30
\RAM|ram_s~3220\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3220_combout\ = (\RAM|ram_s~3209_combout\ & (((\RAM|ram_s~3219_combout\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~3209_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~3188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3209_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~3219_combout\,
	datad => \RAM|ram_s~3188_combout\,
	combout => \RAM|ram_s~3220_combout\);

-- Location: FF_X32_Y23_N15
\RAM|ram_s~2082\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[27]~76_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2082_q\);

-- Location: FF_X28_Y15_N5
\RAM|ram_s~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~546_q\);

-- Location: LCCOMB_X29_Y14_N18
\RAM|ram_s~1570feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1570feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1570feeder_combout\);

-- Location: FF_X29_Y14_N19
\RAM|ram_s~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1570feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1570_q\);

-- Location: LCCOMB_X28_Y15_N4
\RAM|ram_s~3259\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3259_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1570_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~546_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~546_q\,
	datad => \RAM|ram_s~1570_q\,
	combout => \RAM|ram_s~3259_combout\);

-- Location: FF_X31_Y19_N1
\RAM|ram_s~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1058_q\);

-- Location: LCCOMB_X31_Y19_N0
\RAM|ram_s~3260\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3260_combout\ = (\RAM|ram_s~3259_combout\ & ((\RAM|ram_s~2082_q\) # ((!\ULA|resultado\(6))))) # (!\RAM|ram_s~3259_combout\ & (((\RAM|ram_s~1058_q\ & \ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~2082_q\,
	datab => \RAM|ram_s~3259_combout\,
	datac => \RAM|ram_s~1058_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3260_combout\);

-- Location: LCCOMB_X29_Y18_N8
\RAM|ram_s~1026feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1026feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1026feeder_combout\);

-- Location: FF_X29_Y18_N9
\RAM|ram_s~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1026feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1026_q\);

-- Location: FF_X35_Y18_N13
\RAM|ram_s~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~514_q\);

-- Location: LCCOMB_X35_Y18_N12
\RAM|ram_s~3252\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3252_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~1026_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~514_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1026_q\,
	datac => \RAM|ram_s~514_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3252_combout\);

-- Location: FF_X35_Y18_N31
\RAM|ram_s~2050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2050_q\);

-- Location: LCCOMB_X36_Y18_N22
\RAM|ram_s~1538feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1538feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1538feeder_combout\);

-- Location: FF_X36_Y18_N23
\RAM|ram_s~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1538feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1538_q\);

-- Location: LCCOMB_X35_Y18_N30
\RAM|ram_s~3253\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3253_combout\ = (\RAM|ram_s~3252_combout\ & (((\RAM|ram_s~2050_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3252_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1538_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3252_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~2050_q\,
	datad => \RAM|ram_s~1538_q\,
	combout => \RAM|ram_s~3253_combout\);

-- Location: LCCOMB_X30_Y14_N22
\RAM|ram_s~1474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1474feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1474feeder_combout\);

-- Location: FF_X30_Y14_N23
\RAM|ram_s~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1474feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1474_q\);

-- Location: FF_X31_Y15_N3
\RAM|ram_s~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1986_q\);

-- Location: LCCOMB_X27_Y15_N2
\RAM|ram_s~962feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~962feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~962feeder_combout\);

-- Location: FF_X27_Y15_N3
\RAM|ram_s~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~962feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~962_q\);

-- Location: FF_X27_Y15_N17
\RAM|ram_s~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~450_q\);

-- Location: LCCOMB_X27_Y15_N16
\RAM|ram_s~3256\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3256_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~962_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~450_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~962_q\,
	datac => \RAM|ram_s~450_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3256_combout\);

-- Location: LCCOMB_X31_Y15_N2
\RAM|ram_s~3257\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3257_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3256_combout\ & ((\RAM|ram_s~1986_q\))) # (!\RAM|ram_s~3256_combout\ & (\RAM|ram_s~1474_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1474_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1986_q\,
	datad => \RAM|ram_s~3256_combout\,
	combout => \RAM|ram_s~3257_combout\);

-- Location: FF_X35_Y16_N17
\RAM|ram_s~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~482_q\);

-- Location: LCCOMB_X35_Y16_N30
\RAM|ram_s~1506feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1506feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1506feeder_combout\);

-- Location: FF_X35_Y16_N31
\RAM|ram_s~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1506feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1506_q\);

-- Location: LCCOMB_X35_Y16_N16
\RAM|ram_s~3254\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3254_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1506_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~482_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~482_q\,
	datad => \RAM|ram_s~1506_q\,
	combout => \RAM|ram_s~3254_combout\);

-- Location: FF_X35_Y17_N9
\RAM|ram_s~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2018_q\);

-- Location: LCCOMB_X35_Y17_N2
\RAM|ram_s~994feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~994feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~994feeder_combout\);

-- Location: FF_X35_Y17_N3
\RAM|ram_s~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~994feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~994_q\);

-- Location: LCCOMB_X35_Y17_N8
\RAM|ram_s~3255\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3255_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3254_combout\ & (\RAM|ram_s~2018_q\)) # (!\RAM|ram_s~3254_combout\ & ((\RAM|ram_s~994_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3254_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3254_combout\,
	datac => \RAM|ram_s~2018_q\,
	datad => \RAM|ram_s~994_q\,
	combout => \RAM|ram_s~3255_combout\);

-- Location: LCCOMB_X35_Y17_N18
\RAM|ram_s~3258\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3258_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~3255_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3257_combout\,
	datab => \RAM|ram_s~3255_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3258_combout\);

-- Location: LCCOMB_X35_Y25_N4
\RAM|ram_s~3261\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3261_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3258_combout\ & (\RAM|ram_s~3260_combout\)) # (!\RAM|ram_s~3258_combout\ & ((\RAM|ram_s~3253_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3260_combout\,
	datac => \RAM|ram_s~3253_combout\,
	datad => \RAM|ram_s~3258_combout\,
	combout => \RAM|ram_s~3261_combout\);

-- Location: LCCOMB_X30_Y16_N10
\RAM|ram_s~866feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~866feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~866feeder_combout\);

-- Location: FF_X30_Y16_N11
\RAM|ram_s~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~866feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~866_q\);

-- Location: FF_X30_Y16_N1
\RAM|ram_s~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1890_q\);

-- Location: LCCOMB_X32_Y23_N24
\RAM|ram_s~1378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1378feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1378feeder_combout\);

-- Location: FF_X32_Y23_N25
\RAM|ram_s~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1378feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1378_q\);

-- Location: FF_X29_Y17_N19
\RAM|ram_s~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~354_q\);

-- Location: LCCOMB_X29_Y17_N18
\RAM|ram_s~3231\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3231_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1378_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~354_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1378_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~354_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3231_combout\);

-- Location: LCCOMB_X30_Y16_N0
\RAM|ram_s~3232\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3232_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3231_combout\ & ((\RAM|ram_s~1890_q\))) # (!\RAM|ram_s~3231_combout\ & (\RAM|ram_s~866_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3231_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~866_q\,
	datac => \RAM|ram_s~1890_q\,
	datad => \RAM|ram_s~3231_combout\,
	combout => \RAM|ram_s~3232_combout\);

-- Location: LCCOMB_X37_Y22_N2
\RAM|ram_s~898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~898feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~898feeder_combout\);

-- Location: FF_X37_Y22_N3
\RAM|ram_s~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~898feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~898_q\);

-- Location: FF_X37_Y22_N5
\RAM|ram_s~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~386_q\);

-- Location: LCCOMB_X37_Y22_N4
\RAM|ram_s~3233\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3233_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~898_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~386_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~898_q\,
	datac => \RAM|ram_s~386_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3233_combout\);

-- Location: LCCOMB_X36_Y22_N20
\RAM|ram_s~1410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1410feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1410feeder_combout\);

-- Location: FF_X36_Y22_N21
\RAM|ram_s~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1410feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1410_q\);

-- Location: FF_X36_Y22_N19
\RAM|ram_s~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1922_q\);

-- Location: LCCOMB_X36_Y22_N18
\RAM|ram_s~3234\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3234_combout\ = (\RAM|ram_s~3233_combout\ & (((\RAM|ram_s~1922_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3233_combout\ & (\RAM|ram_s~1410_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3233_combout\,
	datab => \RAM|ram_s~1410_q\,
	datac => \RAM|ram_s~1922_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3234_combout\);

-- Location: LCCOMB_X29_Y15_N4
\RAM|ram_s~834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~834feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~834feeder_combout\);

-- Location: FF_X29_Y15_N5
\RAM|ram_s~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~834feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~834_q\);

-- Location: FF_X23_Y15_N3
\RAM|ram_s~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~322_q\);

-- Location: LCCOMB_X23_Y15_N2
\RAM|ram_s~3235\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3235_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~834_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~834_q\,
	datac => \RAM|ram_s~322_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3235_combout\);

-- Location: FF_X32_Y15_N15
\RAM|ram_s~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1858_q\);

-- Location: LCCOMB_X32_Y15_N20
\RAM|ram_s~1346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1346feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1346feeder_combout\);

-- Location: FF_X32_Y15_N21
\RAM|ram_s~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1346feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1346_q\);

-- Location: LCCOMB_X32_Y15_N14
\RAM|ram_s~3236\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3236_combout\ = (\RAM|ram_s~3235_combout\ & (((\RAM|ram_s~1858_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3235_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1346_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3235_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1858_q\,
	datad => \RAM|ram_s~1346_q\,
	combout => \RAM|ram_s~3236_combout\);

-- Location: LCCOMB_X36_Y22_N16
\RAM|ram_s~3237\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3237_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~3234_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~3236_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3234_combout\,
	datac => \RAM|ram_s~3236_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3237_combout\);

-- Location: LCCOMB_X27_Y18_N20
\RAM|ram_s~930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~930feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~930feeder_combout\);

-- Location: FF_X27_Y18_N21
\RAM|ram_s~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~930feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~930_q\);

-- Location: FF_X33_Y18_N3
\RAM|ram_s~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1954_q\);

-- Location: FF_X33_Y18_N17
\RAM|ram_s~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~418_q\);

-- Location: LCCOMB_X33_Y14_N24
\RAM|ram_s~1442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1442feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1442feeder_combout\);

-- Location: FF_X33_Y14_N25
\RAM|ram_s~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1442feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1442_q\);

-- Location: LCCOMB_X33_Y18_N16
\RAM|ram_s~3238\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3238_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1442_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~418_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~418_q\,
	datad => \RAM|ram_s~1442_q\,
	combout => \RAM|ram_s~3238_combout\);

-- Location: LCCOMB_X33_Y18_N2
\RAM|ram_s~3239\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3239_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3238_combout\ & ((\RAM|ram_s~1954_q\))) # (!\RAM|ram_s~3238_combout\ & (\RAM|ram_s~930_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~930_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1954_q\,
	datad => \RAM|ram_s~3238_combout\,
	combout => \RAM|ram_s~3239_combout\);

-- Location: LCCOMB_X33_Y18_N4
\RAM|ram_s~3240\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3240_combout\ = (\RAM|ram_s~3237_combout\ & (((\RAM|ram_s~3239_combout\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~3237_combout\ & (\RAM|ram_s~3232_combout\ & (\ULA|resultado\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3232_combout\,
	datab => \RAM|ram_s~3237_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3239_combout\,
	combout => \RAM|ram_s~3240_combout\);

-- Location: LCCOMB_X26_Y21_N16
\RAM|ram_s~674feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~674feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~674feeder_combout\);

-- Location: FF_X26_Y21_N17
\RAM|ram_s~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~674feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~674_q\);

-- Location: LCCOMB_X26_Y25_N18
\RAM|ram_s~1186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1186feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1186feeder_combout\);

-- Location: FF_X26_Y25_N19
\RAM|ram_s~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1186feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1186_q\);

-- Location: FF_X26_Y25_N29
\RAM|ram_s~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~162_q\);

-- Location: LCCOMB_X26_Y25_N28
\RAM|ram_s~3248\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3248_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1186_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~162_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1186_q\,
	datac => \RAM|ram_s~162_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3248_combout\);

-- Location: FF_X30_Y24_N19
\RAM|ram_s~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1698_q\);

-- Location: LCCOMB_X30_Y24_N18
\RAM|ram_s~3249\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3249_combout\ = (\RAM|ram_s~3248_combout\ & (((\RAM|ram_s~1698_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~3248_combout\ & (\RAM|ram_s~674_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~674_q\,
	datab => \RAM|ram_s~3248_combout\,
	datac => \RAM|ram_s~1698_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3249_combout\);

-- Location: FF_X26_Y20_N21
\RAM|ram_s~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~98_q\);

-- Location: LCCOMB_X23_Y20_N20
\RAM|ram_s~1122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1122feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1122feeder_combout\);

-- Location: FF_X23_Y20_N21
\RAM|ram_s~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1122feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1122_q\);

-- Location: LCCOMB_X26_Y20_N20
\RAM|ram_s~3241\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3241_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1122_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~98_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~98_q\,
	datad => \RAM|ram_s~1122_q\,
	combout => \RAM|ram_s~3241_combout\);

-- Location: LCCOMB_X27_Y26_N12
\RAM|ram_s~610feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~610feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~610feeder_combout\);

-- Location: FF_X27_Y26_N13
\RAM|ram_s~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~610feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~610_q\);

-- Location: FF_X32_Y22_N3
\RAM|ram_s~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1634_q\);

-- Location: LCCOMB_X32_Y22_N2
\RAM|ram_s~3242\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3242_combout\ = (\RAM|ram_s~3241_combout\ & (((\RAM|ram_s~1634_q\) # (!\ULA|resultado\(6))))) # (!\RAM|ram_s~3241_combout\ & (\RAM|ram_s~610_q\ & ((\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3241_combout\,
	datab => \RAM|ram_s~610_q\,
	datac => \RAM|ram_s~1634_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3242_combout\);

-- Location: LCCOMB_X35_Y22_N2
\RAM|ram_s~642feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~642feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~642feeder_combout\);

-- Location: FF_X35_Y22_N3
\RAM|ram_s~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~642feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~642_q\);

-- Location: FF_X35_Y24_N13
\RAM|ram_s~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~130_q\);

-- Location: LCCOMB_X35_Y24_N12
\RAM|ram_s~3243\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3243_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~642_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~130_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~642_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~130_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3243_combout\);

-- Location: FF_X32_Y24_N19
\RAM|ram_s~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1666_q\);

-- Location: LCCOMB_X31_Y24_N20
\RAM|ram_s~1154feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1154feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1154feeder_combout\);

-- Location: FF_X31_Y24_N21
\RAM|ram_s~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1154feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1154_q\);

-- Location: LCCOMB_X32_Y24_N18
\RAM|ram_s~3244\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3244_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3243_combout\ & (\RAM|ram_s~1666_q\)) # (!\RAM|ram_s~3243_combout\ & ((\RAM|ram_s~1154_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~3243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3243_combout\,
	datac => \RAM|ram_s~1666_q\,
	datad => \RAM|ram_s~1154_q\,
	combout => \RAM|ram_s~3244_combout\);

-- Location: LCCOMB_X32_Y20_N28
\RAM|ram_s~1090feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1090feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1090feeder_combout\);

-- Location: FF_X32_Y20_N29
\RAM|ram_s~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1090feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1090_q\);

-- Location: FF_X24_Y24_N23
\RAM|ram_s~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~66_q\);

-- Location: LCCOMB_X24_Y24_N16
\RAM|ram_s~578feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~578feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~578feeder_combout\);

-- Location: FF_X24_Y24_N17
\RAM|ram_s~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~578feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~578_q\);

-- Location: LCCOMB_X24_Y24_N22
\RAM|ram_s~3245\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3245_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~578_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~66_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~66_q\,
	datad => \RAM|ram_s~578_q\,
	combout => \RAM|ram_s~3245_combout\);

-- Location: FF_X32_Y24_N29
\RAM|ram_s~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1602_q\);

-- Location: LCCOMB_X32_Y24_N28
\RAM|ram_s~3246\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3246_combout\ = (\RAM|ram_s~3245_combout\ & (((\RAM|ram_s~1602_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3245_combout\ & (\RAM|ram_s~1090_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1090_q\,
	datab => \RAM|ram_s~3245_combout\,
	datac => \RAM|ram_s~1602_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3246_combout\);

-- Location: LCCOMB_X32_Y24_N10
\RAM|ram_s~3247\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3247_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~3244_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~3246_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3244_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~3246_combout\,
	combout => \RAM|ram_s~3247_combout\);

-- Location: LCCOMB_X32_Y24_N0
\RAM|ram_s~3250\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3250_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3247_combout\ & (\RAM|ram_s~3249_combout\)) # (!\RAM|ram_s~3247_combout\ & ((\RAM|ram_s~3242_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3249_combout\,
	datac => \RAM|ram_s~3242_combout\,
	datad => \RAM|ram_s~3247_combout\,
	combout => \RAM|ram_s~3250_combout\);

-- Location: LCCOMB_X32_Y25_N8
\RAM|ram_s~3251\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3251_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~3240_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~3250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3240_combout\,
	datab => \RAM|ram_s~3250_combout\,
	datac => \ULA|resultado\(4),
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3251_combout\);

-- Location: FF_X24_Y25_N7
\RAM|ram_s~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~194_q\);

-- Location: LCCOMB_X24_Y22_N12
\RAM|ram_s~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~706feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~706feeder_combout\);

-- Location: FF_X24_Y22_N13
\RAM|ram_s~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~706feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~706_q\);

-- Location: LCCOMB_X24_Y25_N6
\RAM|ram_s~3225\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3225_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~706_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~194_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~194_q\,
	datad => \RAM|ram_s~706_q\,
	combout => \RAM|ram_s~3225_combout\);

-- Location: FF_X24_Y25_N9
\RAM|ram_s~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1730_q\);

-- Location: LCCOMB_X23_Y25_N22
\RAM|ram_s~1218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1218feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1218feeder_combout\);

-- Location: FF_X23_Y25_N23
\RAM|ram_s~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1218feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1218_q\);

-- Location: LCCOMB_X24_Y25_N8
\RAM|ram_s~3226\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3226_combout\ = (\RAM|ram_s~3225_combout\ & (((\RAM|ram_s~1730_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3225_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1218_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3225_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1730_q\,
	datad => \RAM|ram_s~1218_q\,
	combout => \RAM|ram_s~3226_combout\);

-- Location: LCCOMB_X39_Y19_N4
\RAM|ram_s~738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~738feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~738feeder_combout\);

-- Location: FF_X39_Y19_N5
\RAM|ram_s~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~738feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~738_q\);

-- Location: FF_X36_Y19_N15
\RAM|ram_s~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1762_q\);

-- Location: LCCOMB_X36_Y21_N8
\RAM|ram_s~1250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1250feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1250feeder_combout\);

-- Location: FF_X36_Y21_N9
\RAM|ram_s~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1250feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1250_q\);

-- Location: FF_X36_Y21_N3
\RAM|ram_s~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~226_q\);

-- Location: LCCOMB_X36_Y21_N2
\RAM|ram_s~3223\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3223_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1250_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~226_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1250_q\,
	datac => \RAM|ram_s~226_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3223_combout\);

-- Location: LCCOMB_X36_Y19_N14
\RAM|ram_s~3224\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3224_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3223_combout\ & ((\RAM|ram_s~1762_q\))) # (!\RAM|ram_s~3223_combout\ & (\RAM|ram_s~738_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~738_q\,
	datac => \RAM|ram_s~1762_q\,
	datad => \RAM|ram_s~3223_combout\,
	combout => \RAM|ram_s~3224_combout\);

-- Location: LCCOMB_X32_Y25_N12
\RAM|ram_s~3227\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3227_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~3224_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~3226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3226_combout\,
	datad => \RAM|ram_s~3224_combout\,
	combout => \RAM|ram_s~3227_combout\);

-- Location: LCCOMB_X22_Y18_N30
\RAM|ram_s~1314feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1314feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1314feeder_combout\);

-- Location: FF_X22_Y18_N31
\RAM|ram_s~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1314feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1314_q\);

-- Location: FF_X29_Y17_N17
\RAM|ram_s~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~290_q\);

-- Location: LCCOMB_X29_Y17_N16
\RAM|ram_s~3228\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3228_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1314_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~290_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1314_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~290_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3228_combout\);

-- Location: FF_X33_Y19_N23
\RAM|ram_s~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1826_q\);

-- Location: LCCOMB_X33_Y19_N12
\RAM|ram_s~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~802feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~802feeder_combout\);

-- Location: FF_X33_Y19_N13
\RAM|ram_s~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~802feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~802_q\);

-- Location: LCCOMB_X33_Y19_N22
\RAM|ram_s~3229\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3229_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3228_combout\ & (\RAM|ram_s~1826_q\)) # (!\RAM|ram_s~3228_combout\ & ((\RAM|ram_s~802_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3228_combout\,
	datac => \RAM|ram_s~1826_q\,
	datad => \RAM|ram_s~802_q\,
	combout => \RAM|ram_s~3229_combout\);

-- Location: LCCOMB_X33_Y25_N30
\RAM|ram_s~770feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~770feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~770feeder_combout\);

-- Location: FF_X33_Y25_N31
\RAM|ram_s~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~770feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~770_q\);

-- Location: FF_X29_Y25_N13
\RAM|ram_s~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~258_q\);

-- Location: LCCOMB_X29_Y25_N12
\RAM|ram_s~3221\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3221_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~770_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~258_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~770_q\,
	datac => \RAM|ram_s~258_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3221_combout\);

-- Location: FF_X31_Y25_N9
\RAM|ram_s~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[27]~76_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1794_q\);

-- Location: LCCOMB_X31_Y25_N18
\RAM|ram_s~1282feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1282feeder_combout\ = \MUX_BULA|Y[27]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[27]~76_combout\,
	combout => \RAM|ram_s~1282feeder_combout\);

-- Location: FF_X31_Y25_N19
\RAM|ram_s~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1282feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1282_q\);

-- Location: LCCOMB_X31_Y25_N8
\RAM|ram_s~3222\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3222_combout\ = (\RAM|ram_s~3221_combout\ & (((\RAM|ram_s~1794_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3221_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1282_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3221_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1794_q\,
	datad => \RAM|ram_s~1282_q\,
	combout => \RAM|ram_s~3222_combout\);

-- Location: LCCOMB_X32_Y25_N6
\RAM|ram_s~3230\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3230_combout\ = (\RAM|ram_s~3227_combout\ & (((\RAM|ram_s~3229_combout\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~3227_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~3222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3227_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3229_combout\,
	datad => \RAM|ram_s~3222_combout\,
	combout => \RAM|ram_s~3230_combout\);

-- Location: LCCOMB_X32_Y25_N2
\RAM|ram_s~3262\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3262_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3251_combout\ & (\RAM|ram_s~3261_combout\)) # (!\RAM|ram_s~3251_combout\ & ((\RAM|ram_s~3230_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3261_combout\,
	datac => \RAM|ram_s~3251_combout\,
	datad => \RAM|ram_s~3230_combout\,
	combout => \RAM|ram_s~3262_combout\);

-- Location: FF_X35_Y23_N27
\RAM|ram_s~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1699_q\);

-- Location: LCCOMB_X35_Y23_N12
\RAM|ram_s~1827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1827feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1827feeder_combout\);

-- Location: FF_X35_Y23_N13
\RAM|ram_s~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1827feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1827_q\);

-- Location: LCCOMB_X35_Y23_N26
\RAM|ram_s~3301\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3301_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~1827_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~1699_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1699_q\,
	datad => \RAM|ram_s~1827_q\,
	combout => \RAM|ram_s~3301_combout\);

-- Location: FF_X27_Y21_N21
\RAM|ram_s~2083\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[28]~77_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2083_q\);

-- Location: FF_X28_Y20_N11
\RAM|ram_s~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1955_q\);

-- Location: LCCOMB_X28_Y20_N10
\RAM|ram_s~3302\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3302_combout\ = (\RAM|ram_s~3301_combout\ & ((\RAM|ram_s~2083_q\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~3301_combout\ & (((\RAM|ram_s~1955_q\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3301_combout\,
	datab => \RAM|ram_s~2083_q\,
	datac => \RAM|ram_s~1955_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3302_combout\);

-- Location: FF_X33_Y21_N9
\RAM|ram_s~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1603_q\);

-- Location: LCCOMB_X38_Y17_N8
\RAM|ram_s~1859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1859feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1859feeder_combout\);

-- Location: FF_X38_Y17_N9
\RAM|ram_s~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1859feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1859_q\);

-- Location: LCCOMB_X33_Y21_N8
\RAM|ram_s~3298\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3298_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~1859_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~1603_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1603_q\,
	datad => \RAM|ram_s~1859_q\,
	combout => \RAM|ram_s~3298_combout\);

-- Location: FF_X38_Y16_N23
\RAM|ram_s~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1987_q\);

-- Location: LCCOMB_X32_Y18_N8
\RAM|ram_s~1731feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1731feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1731feeder_combout\);

-- Location: FF_X32_Y18_N9
\RAM|ram_s~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1731feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1731_q\);

-- Location: LCCOMB_X38_Y16_N22
\RAM|ram_s~3299\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3299_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3298_combout\ & (\RAM|ram_s~1987_q\)) # (!\RAM|ram_s~3298_combout\ & ((\RAM|ram_s~1731_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3298_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3298_combout\,
	datac => \RAM|ram_s~1987_q\,
	datad => \RAM|ram_s~1731_q\,
	combout => \RAM|ram_s~3299_combout\);

-- Location: LCCOMB_X30_Y16_N22
\RAM|ram_s~1891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1891feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1891feeder_combout\);

-- Location: FF_X30_Y16_N23
\RAM|ram_s~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1891feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1891_q\);

-- Location: FF_X30_Y17_N11
\RAM|ram_s~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2019_q\);

-- Location: LCCOMB_X37_Y17_N16
\RAM|ram_s~1763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1763feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1763feeder_combout\);

-- Location: FF_X37_Y17_N17
\RAM|ram_s~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1763feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1763_q\);

-- Location: FF_X33_Y13_N23
\RAM|ram_s~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1635_q\);

-- Location: LCCOMB_X33_Y13_N22
\RAM|ram_s~3296\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3296_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & (\RAM|ram_s~1763_q\)) # (!\ULA|resultado\(4) & ((\RAM|ram_s~1635_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1763_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1635_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3296_combout\);

-- Location: LCCOMB_X30_Y17_N10
\RAM|ram_s~3297\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3297_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3296_combout\ & ((\RAM|ram_s~2019_q\))) # (!\RAM|ram_s~3296_combout\ & (\RAM|ram_s~1891_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1891_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2019_q\,
	datad => \RAM|ram_s~3296_combout\,
	combout => \RAM|ram_s~3297_combout\);

-- Location: LCCOMB_X38_Y19_N26
\RAM|ram_s~3300\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3300_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~3297_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3299_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3297_combout\,
	combout => \RAM|ram_s~3300_combout\);

-- Location: LCCOMB_X38_Y18_N12
\RAM|ram_s~1795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1795feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1795feeder_combout\);

-- Location: FF_X38_Y18_N13
\RAM|ram_s~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1795feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1795_q\);

-- Location: FF_X38_Y18_N15
\RAM|ram_s~2051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2051_q\);

-- Location: FF_X35_Y21_N31
\RAM|ram_s~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1667_q\);

-- Location: LCCOMB_X32_Y21_N28
\RAM|ram_s~1923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1923feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1923feeder_combout\);

-- Location: FF_X32_Y21_N29
\RAM|ram_s~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1923feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1923_q\);

-- Location: LCCOMB_X35_Y21_N30
\RAM|ram_s~3294\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3294_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1923_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1667_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1667_q\,
	datad => \RAM|ram_s~1923_q\,
	combout => \RAM|ram_s~3294_combout\);

-- Location: LCCOMB_X38_Y18_N14
\RAM|ram_s~3295\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3295_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3294_combout\ & ((\RAM|ram_s~2051_q\))) # (!\RAM|ram_s~3294_combout\ & (\RAM|ram_s~1795_q\)))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1795_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2051_q\,
	datad => \RAM|ram_s~3294_combout\,
	combout => \RAM|ram_s~3295_combout\);

-- Location: LCCOMB_X38_Y19_N12
\RAM|ram_s~3303\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3303_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3300_combout\ & (\RAM|ram_s~3302_combout\)) # (!\RAM|ram_s~3300_combout\ & ((\RAM|ram_s~3295_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3302_combout\,
	datac => \RAM|ram_s~3300_combout\,
	datad => \RAM|ram_s~3295_combout\,
	combout => \RAM|ram_s~3303_combout\);

-- Location: LCCOMB_X33_Y15_N30
\RAM|ram_s~483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~483feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~483feeder_combout\);

-- Location: FF_X33_Y15_N31
\RAM|ram_s~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~483feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~483_q\);

-- Location: FF_X27_Y14_N19
\RAM|ram_s~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~451_q\);

-- Location: LCCOMB_X27_Y14_N18
\RAM|ram_s~3290\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3290_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~483_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~483_q\,
	datac => \RAM|ram_s~451_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3290_combout\);

-- Location: FF_X28_Y15_N19
\RAM|ram_s~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~547_q\);

-- Location: LCCOMB_X32_Y14_N2
\RAM|ram_s~515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~515feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~515feeder_combout\);

-- Location: FF_X32_Y14_N3
\RAM|ram_s~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~515feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~515_q\);

-- Location: LCCOMB_X28_Y15_N18
\RAM|ram_s~3291\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3291_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3290_combout\ & (\RAM|ram_s~547_q\)) # (!\RAM|ram_s~3290_combout\ & ((\RAM|ram_s~515_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3290_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3290_combout\,
	datac => \RAM|ram_s~547_q\,
	datad => \RAM|ram_s~515_q\,
	combout => \RAM|ram_s~3291_combout\);

-- Location: LCCOMB_X21_Y18_N22
\RAM|ram_s~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~227feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~227feeder_combout\);

-- Location: FF_X21_Y18_N23
\RAM|ram_s~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~227feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~227_q\);

-- Location: FF_X23_Y21_N27
\RAM|ram_s~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~195_q\);

-- Location: LCCOMB_X23_Y21_N26
\RAM|ram_s~3283\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3283_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~227_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~195_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~227_q\,
	datac => \RAM|ram_s~195_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3283_combout\);

-- Location: FF_X22_Y17_N3
\RAM|ram_s~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~291_q\);

-- Location: LCCOMB_X29_Y25_N10
\RAM|ram_s~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~259feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~259feeder_combout\);

-- Location: FF_X29_Y25_N11
\RAM|ram_s~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~259feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~259_q\);

-- Location: LCCOMB_X22_Y17_N2
\RAM|ram_s~3284\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3284_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3283_combout\ & (\RAM|ram_s~291_q\)) # (!\RAM|ram_s~3283_combout\ & ((\RAM|ram_s~259_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3283_combout\,
	datac => \RAM|ram_s~291_q\,
	datad => \RAM|ram_s~259_q\,
	combout => \RAM|ram_s~3284_combout\);

-- Location: LCCOMB_X26_Y20_N30
\RAM|ram_s~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~99feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~99feeder_combout\);

-- Location: FF_X26_Y20_N31
\RAM|ram_s~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~99feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~99_q\);

-- Location: FF_X26_Y24_N23
\RAM|ram_s~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~163_q\);

-- Location: FF_X24_Y24_N13
\RAM|ram_s~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~67_q\);

-- Location: LCCOMB_X33_Y24_N6
\RAM|ram_s~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~131feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~131feeder_combout\);

-- Location: FF_X33_Y24_N7
\RAM|ram_s~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~131feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~131_q\);

-- Location: LCCOMB_X24_Y24_N12
\RAM|ram_s~3287\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3287_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~131_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~67_q\,
	datad => \RAM|ram_s~131_q\,
	combout => \RAM|ram_s~3287_combout\);

-- Location: LCCOMB_X26_Y24_N22
\RAM|ram_s~3288\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3288_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3287_combout\ & ((\RAM|ram_s~163_q\))) # (!\RAM|ram_s~3287_combout\ & (\RAM|ram_s~99_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~99_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~163_q\,
	datad => \RAM|ram_s~3287_combout\,
	combout => \RAM|ram_s~3288_combout\);

-- Location: LCCOMB_X28_Y17_N16
\RAM|ram_s~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~355feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~355feeder_combout\);

-- Location: FF_X28_Y17_N17
\RAM|ram_s~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~355feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~355_q\);

-- Location: FF_X37_Y17_N27
\RAM|ram_s~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~419_q\);

-- Location: LCCOMB_X27_Y16_N12
\RAM|ram_s~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~387feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~387feeder_combout\);

-- Location: FF_X27_Y16_N13
\RAM|ram_s~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~387feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~387_q\);

-- Location: FF_X27_Y16_N15
\RAM|ram_s~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~323_q\);

-- Location: LCCOMB_X27_Y16_N14
\RAM|ram_s~3285\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3285_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~387_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~387_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~323_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3285_combout\);

-- Location: LCCOMB_X37_Y17_N26
\RAM|ram_s~3286\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3286_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3285_combout\ & ((\RAM|ram_s~419_q\))) # (!\RAM|ram_s~3285_combout\ & (\RAM|ram_s~355_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~355_q\,
	datac => \RAM|ram_s~419_q\,
	datad => \RAM|ram_s~3285_combout\,
	combout => \RAM|ram_s~3286_combout\);

-- Location: LCCOMB_X37_Y19_N12
\RAM|ram_s~3289\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3289_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4)) # (\RAM|ram_s~3286_combout\)))) # (!\ULA|resultado\(5) & (\RAM|ram_s~3288_combout\ & (!\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3288_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3286_combout\,
	combout => \RAM|ram_s~3289_combout\);

-- Location: LCCOMB_X37_Y19_N10
\RAM|ram_s~3292\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3292_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3289_combout\ & (\RAM|ram_s~3291_combout\)) # (!\RAM|ram_s~3289_combout\ & ((\RAM|ram_s~3284_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3291_combout\,
	datac => \RAM|ram_s~3284_combout\,
	datad => \RAM|ram_s~3289_combout\,
	combout => \RAM|ram_s~3292_combout\);

-- Location: FF_X31_Y22_N29
\RAM|ram_s~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~931_q\);

-- Location: FF_X30_Y21_N15
\RAM|ram_s~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~675_q\);

-- Location: LCCOMB_X30_Y21_N14
\RAM|ram_s~3280\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3280_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~931_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~675_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~931_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~675_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3280_combout\);

-- Location: LCCOMB_X26_Y17_N4
\RAM|ram_s~803feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~803feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~803feeder_combout\);

-- Location: FF_X26_Y17_N5
\RAM|ram_s~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~803feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~803_q\);

-- Location: FF_X26_Y17_N31
\RAM|ram_s~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1059_q\);

-- Location: LCCOMB_X26_Y17_N30
\RAM|ram_s~3281\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3281_combout\ = (\RAM|ram_s~3280_combout\ & (((\RAM|ram_s~1059_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3280_combout\ & (\RAM|ram_s~803_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3280_combout\,
	datab => \RAM|ram_s~803_q\,
	datac => \RAM|ram_s~1059_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3281_combout\);

-- Location: FF_X35_Y21_N21
\RAM|ram_s~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~611_q\);

-- Location: LCCOMB_X28_Y16_N6
\RAM|ram_s~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~867feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~867feeder_combout\);

-- Location: FF_X28_Y16_N7
\RAM|ram_s~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~867feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~867_q\);

-- Location: LCCOMB_X35_Y21_N20
\RAM|ram_s~3273\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3273_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~867_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~611_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~611_q\,
	datad => \RAM|ram_s~867_q\,
	combout => \RAM|ram_s~3273_combout\);

-- Location: LCCOMB_X39_Y19_N18
\RAM|ram_s~739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~739feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~739feeder_combout\);

-- Location: FF_X39_Y19_N19
\RAM|ram_s~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~739feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~739_q\);

-- Location: FF_X35_Y17_N17
\RAM|ram_s~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~995_q\);

-- Location: LCCOMB_X35_Y17_N16
\RAM|ram_s~3274\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3274_combout\ = (\RAM|ram_s~3273_combout\ & (((\RAM|ram_s~995_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3273_combout\ & (\RAM|ram_s~739_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3273_combout\,
	datab => \RAM|ram_s~739_q\,
	datac => \RAM|ram_s~995_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3274_combout\);

-- Location: LCCOMB_X30_Y18_N28
\RAM|ram_s~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~899feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~899feeder_combout\);

-- Location: FF_X30_Y18_N29
\RAM|ram_s~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~899feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~899_q\);

-- Location: FF_X30_Y18_N31
\RAM|ram_s~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1027_q\);

-- Location: FF_X33_Y21_N15
\RAM|ram_s~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~643_q\);

-- Location: LCCOMB_X33_Y25_N12
\RAM|ram_s~771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~771feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~771feeder_combout\);

-- Location: FF_X33_Y25_N13
\RAM|ram_s~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~771feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~771_q\);

-- Location: LCCOMB_X33_Y21_N14
\RAM|ram_s~3275\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3275_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~771_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~643_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~643_q\,
	datad => \RAM|ram_s~771_q\,
	combout => \RAM|ram_s~3275_combout\);

-- Location: LCCOMB_X30_Y18_N30
\RAM|ram_s~3276\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3276_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3275_combout\ & ((\RAM|ram_s~1027_q\))) # (!\RAM|ram_s~3275_combout\ & (\RAM|ram_s~899_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3275_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~899_q\,
	datac => \RAM|ram_s~1027_q\,
	datad => \RAM|ram_s~3275_combout\,
	combout => \RAM|ram_s~3276_combout\);

-- Location: LCCOMB_X29_Y15_N2
\RAM|ram_s~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~835feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~835feeder_combout\);

-- Location: FF_X29_Y15_N3
\RAM|ram_s~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~835feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~835_q\);

-- Location: FF_X30_Y15_N3
\RAM|ram_s~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~963_q\);

-- Location: LCCOMB_X24_Y19_N16
\RAM|ram_s~707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~707feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~707feeder_combout\);

-- Location: FF_X24_Y19_N17
\RAM|ram_s~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~707feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~707_q\);

-- Location: FF_X24_Y19_N11
\RAM|ram_s~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~579_q\);

-- Location: LCCOMB_X24_Y19_N10
\RAM|ram_s~3277\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3277_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~707_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~579_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~707_q\,
	datac => \RAM|ram_s~579_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3277_combout\);

-- Location: LCCOMB_X30_Y15_N2
\RAM|ram_s~3278\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3278_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3277_combout\ & ((\RAM|ram_s~963_q\))) # (!\RAM|ram_s~3277_combout\ & (\RAM|ram_s~835_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~835_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~963_q\,
	datad => \RAM|ram_s~3277_combout\,
	combout => \RAM|ram_s~3278_combout\);

-- Location: LCCOMB_X30_Y15_N4
\RAM|ram_s~3279\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3279_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~3276_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~3278_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3276_combout\,
	datab => \ULA|resultado\(2),
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~3278_combout\,
	combout => \RAM|ram_s~3279_combout\);

-- Location: LCCOMB_X30_Y15_N30
\RAM|ram_s~3282\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3282_combout\ = (\RAM|ram_s~3279_combout\ & ((\RAM|ram_s~3281_combout\) # ((!\ULA|resultado\(2))))) # (!\RAM|ram_s~3279_combout\ & (((\RAM|ram_s~3274_combout\ & \ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3281_combout\,
	datab => \RAM|ram_s~3274_combout\,
	datac => \RAM|ram_s~3279_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3282_combout\);

-- Location: LCCOMB_X38_Y19_N28
\RAM|ram_s~3293\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3293_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~3282_combout\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~3292_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~3292_combout\,
	datad => \RAM|ram_s~3282_combout\,
	combout => \RAM|ram_s~3293_combout\);

-- Location: LCCOMB_X23_Y20_N30
\RAM|ram_s~1123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1123feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1123feeder_combout\);

-- Location: FF_X23_Y20_N31
\RAM|ram_s~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1123feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1123_q\);

-- Location: FF_X32_Y20_N3
\RAM|ram_s~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1091_q\);

-- Location: LCCOMB_X32_Y20_N2
\RAM|ram_s~3267\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3267_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~1123_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~1091_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1123_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1091_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3267_combout\);

-- Location: FF_X29_Y24_N19
\RAM|ram_s~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1187_q\);

-- Location: LCCOMB_X31_Y24_N30
\RAM|ram_s~1155feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1155feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1155feeder_combout\);

-- Location: FF_X31_Y24_N31
\RAM|ram_s~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1155feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1155_q\);

-- Location: LCCOMB_X29_Y24_N18
\RAM|ram_s~3268\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3268_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3267_combout\ & (\RAM|ram_s~1187_q\)) # (!\RAM|ram_s~3267_combout\ & ((\RAM|ram_s~1155_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3267_combout\,
	datac => \RAM|ram_s~1187_q\,
	datad => \RAM|ram_s~1155_q\,
	combout => \RAM|ram_s~3268_combout\);

-- Location: LCCOMB_X21_Y19_N28
\RAM|ram_s~1251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1251feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1251feeder_combout\);

-- Location: FF_X21_Y19_N29
\RAM|ram_s~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1251feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1251_q\);

-- Location: FF_X21_Y20_N15
\RAM|ram_s~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1315_q\);

-- Location: LCCOMB_X31_Y25_N26
\RAM|ram_s~1283feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1283feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1283feeder_combout\);

-- Location: FF_X31_Y25_N27
\RAM|ram_s~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1283feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1283_q\);

-- Location: FF_X23_Y23_N13
\RAM|ram_s~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1219_q\);

-- Location: LCCOMB_X23_Y23_N12
\RAM|ram_s~3265\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3265_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~1283_q\) # ((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~1219_q\ & !\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1283_q\,
	datac => \RAM|ram_s~1219_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3265_combout\);

-- Location: LCCOMB_X21_Y20_N14
\RAM|ram_s~3266\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3266_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3265_combout\ & ((\RAM|ram_s~1315_q\))) # (!\RAM|ram_s~3265_combout\ & (\RAM|ram_s~1251_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1251_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1315_q\,
	datad => \RAM|ram_s~3265_combout\,
	combout => \RAM|ram_s~3266_combout\);

-- Location: LCCOMB_X28_Y18_N30
\RAM|ram_s~3269\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3269_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~3266_combout\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~3268_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~3268_combout\,
	datad => \RAM|ram_s~3266_combout\,
	combout => \RAM|ram_s~3269_combout\);

-- Location: LCCOMB_X29_Y13_N14
\RAM|ram_s~1379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1379feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1379feeder_combout\);

-- Location: FF_X29_Y13_N15
\RAM|ram_s~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1379feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1379_q\);

-- Location: FF_X31_Y13_N13
\RAM|ram_s~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1347_q\);

-- Location: LCCOMB_X31_Y13_N12
\RAM|ram_s~3263\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3263_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~1379_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~1347_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~1379_q\,
	datac => \RAM|ram_s~1347_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3263_combout\);

-- Location: FF_X31_Y13_N23
\RAM|ram_s~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1443_q\);

-- Location: LCCOMB_X27_Y13_N2
\RAM|ram_s~1411feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1411feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1411feeder_combout\);

-- Location: FF_X27_Y13_N3
\RAM|ram_s~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1411feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1411_q\);

-- Location: LCCOMB_X31_Y13_N22
\RAM|ram_s~3264\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3264_combout\ = (\RAM|ram_s~3263_combout\ & (((\RAM|ram_s~1443_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~3263_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~1411_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3263_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1443_q\,
	datad => \RAM|ram_s~1411_q\,
	combout => \RAM|ram_s~3264_combout\);

-- Location: LCCOMB_X28_Y14_N30
\RAM|ram_s~1507feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1507feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1507feeder_combout\);

-- Location: FF_X28_Y14_N31
\RAM|ram_s~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1507feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1507_q\);

-- Location: FF_X28_Y14_N25
\RAM|ram_s~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1571_q\);

-- Location: LCCOMB_X31_Y18_N2
\RAM|ram_s~1539feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1539feeder_combout\ = \MUX_BULA|Y[28]~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[28]~77_combout\,
	combout => \RAM|ram_s~1539feeder_combout\);

-- Location: FF_X31_Y18_N3
\RAM|ram_s~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1539feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1539_q\);

-- Location: FF_X30_Y14_N9
\RAM|ram_s~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[28]~77_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1475_q\);

-- Location: LCCOMB_X30_Y14_N8
\RAM|ram_s~3270\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3270_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1539_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1475_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1539_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1475_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3270_combout\);

-- Location: LCCOMB_X28_Y14_N24
\RAM|ram_s~3271\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3271_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3270_combout\ & ((\RAM|ram_s~1571_q\))) # (!\RAM|ram_s~3270_combout\ & (\RAM|ram_s~1507_q\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1507_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1571_q\,
	datad => \RAM|ram_s~3270_combout\,
	combout => \RAM|ram_s~3271_combout\);

-- Location: LCCOMB_X33_Y18_N30
\RAM|ram_s~3272\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3272_combout\ = (\RAM|ram_s~3269_combout\ & (((\RAM|ram_s~3271_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~3269_combout\ & (\RAM|ram_s~3264_combout\ & (\ULA|resultado\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3269_combout\,
	datab => \RAM|ram_s~3264_combout\,
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~3271_combout\,
	combout => \RAM|ram_s~3272_combout\);

-- Location: LCCOMB_X38_Y19_N30
\RAM|ram_s~3304\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3304_combout\ = (\RAM|ram_s~3293_combout\ & ((\RAM|ram_s~3303_combout\) # ((!\ULA|resultado\(7))))) # (!\RAM|ram_s~3293_combout\ & (((\ULA|resultado\(7) & \RAM|ram_s~3272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3303_combout\,
	datab => \RAM|ram_s~3293_combout\,
	datac => \ULA|resultado\(7),
	datad => \RAM|ram_s~3272_combout\,
	combout => \RAM|ram_s~3304_combout\);

-- Location: LCCOMB_X28_Y13_N0
\RAM|ram_s~1572feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1572feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1572feeder_combout\);

-- Location: FF_X28_Y13_N1
\RAM|ram_s~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1572feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1572_q\);

-- Location: FF_X28_Y15_N3
\RAM|ram_s~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~548_q\);

-- Location: LCCOMB_X28_Y15_N2
\RAM|ram_s~3343\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3343_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1572_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~548_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1572_q\,
	datac => \RAM|ram_s~548_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3343_combout\);

-- Location: FF_X31_Y19_N9
\RAM|ram_s~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1060_q\);

-- Location: FF_X28_Y20_N1
\RAM|ram_s~2084\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[29]~78_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2084_q\);

-- Location: LCCOMB_X31_Y19_N8
\RAM|ram_s~3344\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3344_combout\ = (\RAM|ram_s~3343_combout\ & (((\RAM|ram_s~2084_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~3343_combout\ & (\ULA|resultado\(6) & (\RAM|ram_s~1060_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3343_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1060_q\,
	datad => \RAM|ram_s~2084_q\,
	combout => \RAM|ram_s~3344_combout\);

-- Location: LCCOMB_X31_Y19_N18
\RAM|ram_s~804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~804feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~804feeder_combout\);

-- Location: FF_X31_Y19_N19
\RAM|ram_s~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~804feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~804_q\);

-- Location: FF_X33_Y19_N9
\RAM|ram_s~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1828_q\);

-- Location: LCCOMB_X21_Y17_N10
\RAM|ram_s~1316feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1316feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1316feeder_combout\);

-- Location: FF_X21_Y17_N11
\RAM|ram_s~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1316feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1316_q\);

-- Location: FF_X29_Y17_N27
\RAM|ram_s~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~292_q\);

-- Location: LCCOMB_X29_Y17_N26
\RAM|ram_s~3338\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3338_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1316_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~292_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1316_q\,
	datac => \RAM|ram_s~292_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3338_combout\);

-- Location: LCCOMB_X33_Y19_N8
\RAM|ram_s~3339\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3339_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3338_combout\ & ((\RAM|ram_s~1828_q\))) # (!\RAM|ram_s~3338_combout\ & (\RAM|ram_s~804_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~804_q\,
	datac => \RAM|ram_s~1828_q\,
	datad => \RAM|ram_s~3338_combout\,
	combout => \RAM|ram_s~3339_combout\);

-- Location: LCCOMB_X26_Y25_N22
\RAM|ram_s~1188feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1188feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1188feeder_combout\);

-- Location: FF_X26_Y25_N23
\RAM|ram_s~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1188feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1188_q\);

-- Location: FF_X35_Y23_N21
\RAM|ram_s~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1700_q\);

-- Location: FF_X26_Y25_N25
\RAM|ram_s~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~164_q\);

-- Location: LCCOMB_X26_Y21_N10
\RAM|ram_s~676feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~676feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~676feeder_combout\);

-- Location: FF_X26_Y21_N11
\RAM|ram_s~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~676feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~676_q\);

-- Location: LCCOMB_X26_Y25_N24
\RAM|ram_s~3340\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3340_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~676_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~164_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~164_q\,
	datad => \RAM|ram_s~676_q\,
	combout => \RAM|ram_s~3340_combout\);

-- Location: LCCOMB_X35_Y23_N20
\RAM|ram_s~3341\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3341_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3340_combout\ & ((\RAM|ram_s~1700_q\))) # (!\RAM|ram_s~3340_combout\ & (\RAM|ram_s~1188_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1188_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1700_q\,
	datad => \RAM|ram_s~3340_combout\,
	combout => \RAM|ram_s~3341_combout\);

-- Location: LCCOMB_X35_Y23_N10
\RAM|ram_s~3342\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3342_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3339_combout\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((!\ULA|resultado\(5) & \RAM|ram_s~3341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3339_combout\,
	datab => \ULA|resultado\(4),
	datac => \ULA|resultado\(5),
	datad => \RAM|ram_s~3341_combout\,
	combout => \RAM|ram_s~3342_combout\);

-- Location: LCCOMB_X30_Y14_N30
\RAM|ram_s~1444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1444feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1444feeder_combout\);

-- Location: FF_X30_Y14_N31
\RAM|ram_s~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1444feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1444_q\);

-- Location: FF_X33_Y18_N15
\RAM|ram_s~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1956_q\);

-- Location: LCCOMB_X27_Y18_N2
\RAM|ram_s~932feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~932feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~932feeder_combout\);

-- Location: FF_X27_Y18_N3
\RAM|ram_s~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~932feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~932_q\);

-- Location: FF_X33_Y18_N29
\RAM|ram_s~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~420_q\);

-- Location: LCCOMB_X33_Y18_N28
\RAM|ram_s~3336\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3336_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~932_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~420_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~932_q\,
	datac => \RAM|ram_s~420_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3336_combout\);

-- Location: LCCOMB_X33_Y18_N14
\RAM|ram_s~3337\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3337_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3336_combout\ & ((\RAM|ram_s~1956_q\))) # (!\RAM|ram_s~3336_combout\ & (\RAM|ram_s~1444_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1444_q\,
	datac => \RAM|ram_s~1956_q\,
	datad => \RAM|ram_s~3336_combout\,
	combout => \RAM|ram_s~3337_combout\);

-- Location: LCCOMB_X32_Y18_N18
\RAM|ram_s~3345\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3345_combout\ = (\RAM|ram_s~3342_combout\ & ((\RAM|ram_s~3344_combout\) # ((!\ULA|resultado\(5))))) # (!\RAM|ram_s~3342_combout\ & (((\RAM|ram_s~3337_combout\ & \ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3344_combout\,
	datab => \RAM|ram_s~3342_combout\,
	datac => \RAM|ram_s~3337_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3345_combout\);

-- Location: LCCOMB_X29_Y18_N14
\RAM|ram_s~1028feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1028feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1028feeder_combout\);

-- Location: FF_X29_Y18_N15
\RAM|ram_s~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1028feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1028_q\);

-- Location: FF_X35_Y18_N7
\RAM|ram_s~2052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2052_q\);

-- Location: FF_X35_Y18_N17
\RAM|ram_s~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~516_q\);

-- Location: LCCOMB_X31_Y18_N20
\RAM|ram_s~1540feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1540feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1540feeder_combout\);

-- Location: FF_X31_Y18_N21
\RAM|ram_s~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1540feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1540_q\);

-- Location: LCCOMB_X35_Y18_N16
\RAM|ram_s~3312\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3312_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1540_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~516_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~516_q\,
	datad => \RAM|ram_s~1540_q\,
	combout => \RAM|ram_s~3312_combout\);

-- Location: LCCOMB_X35_Y18_N6
\RAM|ram_s~3313\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3313_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3312_combout\ & ((\RAM|ram_s~2052_q\))) # (!\RAM|ram_s~3312_combout\ & (\RAM|ram_s~1028_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1028_q\,
	datac => \RAM|ram_s~2052_q\,
	datad => \RAM|ram_s~3312_combout\,
	combout => \RAM|ram_s~3313_combout\);

-- Location: LCCOMB_X23_Y25_N4
\RAM|ram_s~1284feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1284feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1284feeder_combout\);

-- Location: FF_X23_Y25_N5
\RAM|ram_s~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1284feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1284_q\);

-- Location: FF_X29_Y25_N5
\RAM|ram_s~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~260_q\);

-- Location: LCCOMB_X29_Y25_N4
\RAM|ram_s~3305\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3305_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1284_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~260_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~1284_q\,
	datac => \RAM|ram_s~260_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3305_combout\);

-- Location: FF_X33_Y25_N29
\RAM|ram_s~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1796_q\);

-- Location: LCCOMB_X33_Y25_N2
\RAM|ram_s~772feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~772feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~772feeder_combout\);

-- Location: FF_X33_Y25_N3
\RAM|ram_s~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~772feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~772_q\);

-- Location: LCCOMB_X33_Y25_N28
\RAM|ram_s~3306\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3306_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3305_combout\ & (\RAM|ram_s~1796_q\)) # (!\RAM|ram_s~3305_combout\ & ((\RAM|ram_s~772_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3305_combout\,
	datac => \RAM|ram_s~1796_q\,
	datad => \RAM|ram_s~772_q\,
	combout => \RAM|ram_s~3306_combout\);

-- Location: LCCOMB_X37_Y22_N26
\RAM|ram_s~900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~900feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~900feeder_combout\);

-- Location: FF_X37_Y22_N27
\RAM|ram_s~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~900feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~900_q\);

-- Location: FF_X37_Y22_N13
\RAM|ram_s~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~388_q\);

-- Location: LCCOMB_X37_Y22_N12
\RAM|ram_s~3307\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3307_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~900_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~388_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~900_q\,
	datac => \RAM|ram_s~388_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3307_combout\);

-- Location: FF_X32_Y21_N5
\RAM|ram_s~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1924_q\);

-- Location: LCCOMB_X32_Y21_N2
\RAM|ram_s~1412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1412feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1412feeder_combout\);

-- Location: FF_X32_Y21_N3
\RAM|ram_s~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1412feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1412_q\);

-- Location: LCCOMB_X32_Y21_N4
\RAM|ram_s~3308\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3308_combout\ = (\RAM|ram_s~3307_combout\ & (((\RAM|ram_s~1924_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3307_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1412_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3307_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1924_q\,
	datad => \RAM|ram_s~1412_q\,
	combout => \RAM|ram_s~3308_combout\);

-- Location: LCCOMB_X35_Y22_N0
\RAM|ram_s~644feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~644feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~644feeder_combout\);

-- Location: FF_X35_Y22_N1
\RAM|ram_s~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~644feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~644_q\);

-- Location: FF_X35_Y24_N7
\RAM|ram_s~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~132_q\);

-- Location: LCCOMB_X35_Y24_N6
\RAM|ram_s~3309\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3309_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~644_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~132_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~644_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~132_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3309_combout\);

-- Location: FF_X35_Y24_N17
\RAM|ram_s~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1668_q\);

-- Location: LCCOMB_X31_Y24_N16
\RAM|ram_s~1156feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1156feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1156feeder_combout\);

-- Location: FF_X31_Y24_N17
\RAM|ram_s~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1156feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1156_q\);

-- Location: LCCOMB_X35_Y24_N16
\RAM|ram_s~3310\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3310_combout\ = (\RAM|ram_s~3309_combout\ & (((\RAM|ram_s~1668_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3309_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1156_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3309_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1668_q\,
	datad => \RAM|ram_s~1156_q\,
	combout => \RAM|ram_s~3310_combout\);

-- Location: LCCOMB_X37_Y19_N28
\RAM|ram_s~3311\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3311_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~3308_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~3310_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3308_combout\,
	datac => \RAM|ram_s~3310_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3311_combout\);

-- Location: LCCOMB_X37_Y19_N6
\RAM|ram_s~3314\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3314_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3311_combout\ & (\RAM|ram_s~3313_combout\)) # (!\RAM|ram_s~3311_combout\ & ((\RAM|ram_s~3306_combout\))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~3311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3313_combout\,
	datab => \RAM|ram_s~3306_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3311_combout\,
	combout => \RAM|ram_s~3314_combout\);

-- Location: LCCOMB_X35_Y17_N10
\RAM|ram_s~996feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~996feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~996feeder_combout\);

-- Location: FF_X35_Y17_N11
\RAM|ram_s~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~996feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~996_q\);

-- Location: FF_X30_Y17_N17
\RAM|ram_s~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2020_q\);

-- Location: FF_X35_Y16_N29
\RAM|ram_s~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~484_q\);

-- Location: LCCOMB_X35_Y16_N26
\RAM|ram_s~1508feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1508feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1508feeder_combout\);

-- Location: FF_X35_Y16_N27
\RAM|ram_s~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1508feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1508_q\);

-- Location: LCCOMB_X35_Y16_N28
\RAM|ram_s~3322\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3322_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1508_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~484_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~484_q\,
	datad => \RAM|ram_s~1508_q\,
	combout => \RAM|ram_s~3322_combout\);

-- Location: LCCOMB_X30_Y17_N16
\RAM|ram_s~3323\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3323_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3322_combout\ & ((\RAM|ram_s~2020_q\))) # (!\RAM|ram_s~3322_combout\ & (\RAM|ram_s~996_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~996_q\,
	datac => \RAM|ram_s~2020_q\,
	datad => \RAM|ram_s~3322_combout\,
	combout => \RAM|ram_s~3323_combout\);

-- Location: LCCOMB_X32_Y16_N22
\RAM|ram_s~740feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~740feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~740feeder_combout\);

-- Location: FF_X32_Y16_N23
\RAM|ram_s~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~740feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~740_q\);

-- Location: FF_X37_Y17_N7
\RAM|ram_s~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1764_q\);

-- Location: LCCOMB_X36_Y21_N12
\RAM|ram_s~1252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1252feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1252feeder_combout\);

-- Location: FF_X36_Y21_N13
\RAM|ram_s~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1252feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1252_q\);

-- Location: FF_X36_Y21_N27
\RAM|ram_s~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~228_q\);

-- Location: LCCOMB_X36_Y21_N26
\RAM|ram_s~3317\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3317_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1252_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~228_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1252_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~228_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3317_combout\);

-- Location: LCCOMB_X37_Y17_N6
\RAM|ram_s~3318\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3318_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3317_combout\ & ((\RAM|ram_s~1764_q\))) # (!\RAM|ram_s~3317_combout\ & (\RAM|ram_s~740_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3317_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~740_q\,
	datac => \RAM|ram_s~1764_q\,
	datad => \RAM|ram_s~3317_combout\,
	combout => \RAM|ram_s~3318_combout\);

-- Location: FF_X26_Y20_N27
\RAM|ram_s~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~100_q\);

-- Location: LCCOMB_X26_Y20_N16
\RAM|ram_s~612feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~612feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~612feeder_combout\);

-- Location: FF_X26_Y20_N17
\RAM|ram_s~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~612feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~612_q\);

-- Location: LCCOMB_X26_Y20_N26
\RAM|ram_s~3319\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3319_combout\ = (\ULA|resultado\(7) & (\ULA|resultado\(6))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & ((\RAM|ram_s~612_q\))) # (!\ULA|resultado\(6) & (\RAM|ram_s~100_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~100_q\,
	datad => \RAM|ram_s~612_q\,
	combout => \RAM|ram_s~3319_combout\);

-- Location: FF_X29_Y20_N3
\RAM|ram_s~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1124_q\);

-- Location: FF_X33_Y13_N25
\RAM|ram_s~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1636_q\);

-- Location: LCCOMB_X33_Y13_N24
\RAM|ram_s~3320\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3320_combout\ = (\RAM|ram_s~3319_combout\ & (((\RAM|ram_s~1636_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3319_combout\ & (\RAM|ram_s~1124_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3319_combout\,
	datab => \RAM|ram_s~1124_q\,
	datac => \RAM|ram_s~1636_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3320_combout\);

-- Location: LCCOMB_X33_Y16_N4
\RAM|ram_s~3321\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3321_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~3318_combout\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & ((\RAM|ram_s~3320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~3318_combout\,
	datad => \RAM|ram_s~3320_combout\,
	combout => \RAM|ram_s~3321_combout\);

-- Location: LCCOMB_X28_Y16_N16
\RAM|ram_s~868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~868feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~868feeder_combout\);

-- Location: FF_X28_Y16_N17
\RAM|ram_s~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~868feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~868_q\);

-- Location: FF_X29_Y17_N25
\RAM|ram_s~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~356_q\);

-- Location: LCCOMB_X29_Y17_N24
\RAM|ram_s~3315\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3315_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~868_q\) # ((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~356_q\ & !\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~868_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~356_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3315_combout\);

-- Location: FF_X33_Y17_N13
\RAM|ram_s~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1892_q\);

-- Location: LCCOMB_X33_Y17_N2
\RAM|ram_s~1380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1380feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1380feeder_combout\);

-- Location: FF_X33_Y17_N3
\RAM|ram_s~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1380feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1380_q\);

-- Location: LCCOMB_X33_Y17_N12
\RAM|ram_s~3316\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3316_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3315_combout\ & (\RAM|ram_s~1892_q\)) # (!\RAM|ram_s~3315_combout\ & ((\RAM|ram_s~1380_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~3315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3315_combout\,
	datac => \RAM|ram_s~1892_q\,
	datad => \RAM|ram_s~1380_q\,
	combout => \RAM|ram_s~3316_combout\);

-- Location: LCCOMB_X33_Y16_N22
\RAM|ram_s~3324\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3324_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3321_combout\ & (\RAM|ram_s~3323_combout\)) # (!\RAM|ram_s~3321_combout\ & ((\RAM|ram_s~3316_combout\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3323_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~3321_combout\,
	datad => \RAM|ram_s~3316_combout\,
	combout => \RAM|ram_s~3324_combout\);

-- Location: LCCOMB_X24_Y22_N22
\RAM|ram_s~708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~708feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~708feeder_combout\);

-- Location: FF_X24_Y22_N23
\RAM|ram_s~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~708feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~708_q\);

-- Location: FF_X24_Y25_N5
\RAM|ram_s~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1732_q\);

-- Location: FF_X24_Y25_N11
\RAM|ram_s~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~196_q\);

-- Location: LCCOMB_X23_Y25_N14
\RAM|ram_s~1220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1220feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1220feeder_combout\);

-- Location: FF_X23_Y25_N15
\RAM|ram_s~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1220feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1220_q\);

-- Location: LCCOMB_X24_Y25_N10
\RAM|ram_s~3325\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3325_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1220_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~196_q\,
	datad => \RAM|ram_s~1220_q\,
	combout => \RAM|ram_s~3325_combout\);

-- Location: LCCOMB_X24_Y25_N4
\RAM|ram_s~3326\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3326_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3325_combout\ & ((\RAM|ram_s~1732_q\))) # (!\RAM|ram_s~3325_combout\ & (\RAM|ram_s~708_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~708_q\,
	datac => \RAM|ram_s~1732_q\,
	datad => \RAM|ram_s~3325_combout\,
	combout => \RAM|ram_s~3326_combout\);

-- Location: LCCOMB_X33_Y16_N12
\RAM|ram_s~1348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1348feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1348feeder_combout\);

-- Location: FF_X33_Y16_N13
\RAM|ram_s~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1348feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1348_q\);

-- Location: FF_X26_Y15_N1
\RAM|ram_s~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~324_q\);

-- Location: LCCOMB_X29_Y15_N28
\RAM|ram_s~836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~836feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~836feeder_combout\);

-- Location: FF_X29_Y15_N29
\RAM|ram_s~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~836feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~836_q\);

-- Location: LCCOMB_X26_Y15_N0
\RAM|ram_s~3327\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3327_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~836_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~324_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~324_q\,
	datad => \RAM|ram_s~836_q\,
	combout => \RAM|ram_s~3327_combout\);

-- Location: FF_X33_Y16_N27
\RAM|ram_s~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1860_q\);

-- Location: LCCOMB_X33_Y16_N26
\RAM|ram_s~3328\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3328_combout\ = (\RAM|ram_s~3327_combout\ & (((\RAM|ram_s~1860_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3327_combout\ & (\RAM|ram_s~1348_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1348_q\,
	datab => \RAM|ram_s~3327_combout\,
	datac => \RAM|ram_s~1860_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3328_combout\);

-- Location: LCCOMB_X32_Y20_N8
\RAM|ram_s~1092feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1092feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1092feeder_combout\);

-- Location: FF_X32_Y20_N9
\RAM|ram_s~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1092feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1092_q\);

-- Location: FF_X33_Y21_N27
\RAM|ram_s~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1604_q\);

-- Location: FF_X31_Y26_N7
\RAM|ram_s~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~68_q\);

-- Location: LCCOMB_X31_Y26_N24
\RAM|ram_s~580feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~580feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~580feeder_combout\);

-- Location: FF_X31_Y26_N25
\RAM|ram_s~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~580feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~580_q\);

-- Location: LCCOMB_X31_Y26_N6
\RAM|ram_s~3329\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3329_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~580_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~68_q\,
	datad => \RAM|ram_s~580_q\,
	combout => \RAM|ram_s~3329_combout\);

-- Location: LCCOMB_X33_Y21_N26
\RAM|ram_s~3330\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3330_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3329_combout\ & ((\RAM|ram_s~1604_q\))) # (!\RAM|ram_s~3329_combout\ & (\RAM|ram_s~1092_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1092_q\,
	datac => \RAM|ram_s~1604_q\,
	datad => \RAM|ram_s~3329_combout\,
	combout => \RAM|ram_s~3330_combout\);

-- Location: LCCOMB_X33_Y16_N0
\RAM|ram_s~3331\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3331_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~3328_combout\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~3330_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~3328_combout\,
	datad => \RAM|ram_s~3330_combout\,
	combout => \RAM|ram_s~3331_combout\);

-- Location: FF_X27_Y14_N11
\RAM|ram_s~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~452_q\);

-- Location: LCCOMB_X27_Y14_N16
\RAM|ram_s~1476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1476feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~1476feeder_combout\);

-- Location: FF_X27_Y14_N17
\RAM|ram_s~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1476feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1476_q\);

-- Location: LCCOMB_X27_Y14_N10
\RAM|ram_s~3332\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3332_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1476_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~452_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~452_q\,
	datad => \RAM|ram_s~1476_q\,
	combout => \RAM|ram_s~3332_combout\);

-- Location: FF_X28_Y15_N13
\RAM|ram_s~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[29]~78_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1988_q\);

-- Location: LCCOMB_X30_Y15_N20
\RAM|ram_s~964feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~964feeder_combout\ = \MUX_BULA|Y[29]~78_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[29]~78_combout\,
	combout => \RAM|ram_s~964feeder_combout\);

-- Location: FF_X30_Y15_N21
\RAM|ram_s~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~964feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~964_q\);

-- Location: LCCOMB_X28_Y15_N12
\RAM|ram_s~3333\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3333_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3332_combout\ & (\RAM|ram_s~1988_q\)) # (!\RAM|ram_s~3332_combout\ & ((\RAM|ram_s~964_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3332_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3332_combout\,
	datac => \RAM|ram_s~1988_q\,
	datad => \RAM|ram_s~964_q\,
	combout => \RAM|ram_s~3333_combout\);

-- Location: LCCOMB_X33_Y16_N18
\RAM|ram_s~3334\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3334_combout\ = (\RAM|ram_s~3331_combout\ & (((\RAM|ram_s~3333_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3331_combout\ & (\RAM|ram_s~3326_combout\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3326_combout\,
	datab => \RAM|ram_s~3331_combout\,
	datac => \RAM|ram_s~3333_combout\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3334_combout\);

-- Location: LCCOMB_X33_Y16_N20
\RAM|ram_s~3335\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3335_combout\ = (\ULA|resultado\(3) & (\ULA|resultado\(2))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~3324_combout\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~3334_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~3324_combout\,
	datad => \RAM|ram_s~3334_combout\,
	combout => \RAM|ram_s~3335_combout\);

-- Location: LCCOMB_X33_Y16_N14
\RAM|ram_s~3346\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3346_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3335_combout\ & (\RAM|ram_s~3345_combout\)) # (!\RAM|ram_s~3335_combout\ & ((\RAM|ram_s~3314_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3345_combout\,
	datac => \RAM|ram_s~3314_combout\,
	datad => \RAM|ram_s~3335_combout\,
	combout => \RAM|ram_s~3346_combout\);

-- Location: FF_X28_Y15_N7
\RAM|ram_s~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~549_q\);

-- Location: LCCOMB_X28_Y13_N26
\RAM|ram_s~1573feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1573feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1573feeder_combout\);

-- Location: FF_X28_Y13_N27
\RAM|ram_s~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1573feeder_combout\,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1573_q\);

-- Location: LCCOMB_X28_Y15_N6
\RAM|ram_s~3385\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3385_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1573_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~549_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~549_q\,
	datad => \RAM|ram_s~1573_q\,
	combout => \RAM|ram_s~3385_combout\);

-- Location: FF_X31_Y19_N25
\RAM|ram_s~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1061_q\);

-- Location: FF_X28_Y19_N21
\RAM|ram_s~2085\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[30]~79_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2085_q\);

-- Location: LCCOMB_X31_Y19_N24
\RAM|ram_s~3386\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3386_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3385_combout\ & ((\RAM|ram_s~2085_q\))) # (!\RAM|ram_s~3385_combout\ & (\RAM|ram_s~1061_q\)))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3385_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3385_combout\,
	datac => \RAM|ram_s~1061_q\,
	datad => \RAM|ram_s~2085_q\,
	combout => \RAM|ram_s~3386_combout\);

-- Location: LCCOMB_X31_Y18_N6
\RAM|ram_s~1541feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1541feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1541feeder_combout\);

-- Location: FF_X31_Y18_N7
\RAM|ram_s~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1541feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1541_q\);

-- Location: FF_X32_Y14_N15
\RAM|ram_s~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~517_q\);

-- Location: LCCOMB_X32_Y14_N0
\RAM|ram_s~1029feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1029feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1029feeder_combout\);

-- Location: FF_X32_Y14_N1
\RAM|ram_s~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1029feeder_combout\,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1029_q\);

-- Location: LCCOMB_X32_Y14_N14
\RAM|ram_s~3378\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3378_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~1029_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~517_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~517_q\,
	datad => \RAM|ram_s~1029_q\,
	combout => \RAM|ram_s~3378_combout\);

-- Location: FF_X35_Y18_N9
\RAM|ram_s~2053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2053_q\);

-- Location: LCCOMB_X35_Y18_N8
\RAM|ram_s~3379\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3379_combout\ = (\RAM|ram_s~3378_combout\ & (((\RAM|ram_s~2053_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3378_combout\ & (\RAM|ram_s~1541_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1541_q\,
	datab => \RAM|ram_s~3378_combout\,
	datac => \RAM|ram_s~2053_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3379_combout\);

-- Location: LCCOMB_X30_Y14_N24
\RAM|ram_s~1477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1477feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1477feeder_combout\);

-- Location: FF_X30_Y14_N25
\RAM|ram_s~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1477feeder_combout\,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1477_q\);

-- Location: LCCOMB_X27_Y15_N14
\RAM|ram_s~965feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~965feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~965feeder_combout\);

-- Location: FF_X27_Y15_N15
\RAM|ram_s~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~965feeder_combout\,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~965_q\);

-- Location: FF_X27_Y15_N9
\RAM|ram_s~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~453_q\);

-- Location: LCCOMB_X27_Y15_N8
\RAM|ram_s~3382\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3382_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~965_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~453_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~965_q\,
	datac => \RAM|ram_s~453_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3382_combout\);

-- Location: FF_X28_Y15_N17
\RAM|ram_s~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1989_q\);

-- Location: LCCOMB_X28_Y15_N16
\RAM|ram_s~3383\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3383_combout\ = (\RAM|ram_s~3382_combout\ & (((\RAM|ram_s~1989_q\) # (!\ULA|resultado\(7))))) # (!\RAM|ram_s~3382_combout\ & (\RAM|ram_s~1477_q\ & ((\ULA|resultado\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1477_q\,
	datab => \RAM|ram_s~3382_combout\,
	datac => \RAM|ram_s~1989_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3383_combout\);

-- Location: LCCOMB_X35_Y16_N2
\RAM|ram_s~1509feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1509feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1509feeder_combout\);

-- Location: FF_X35_Y16_N3
\RAM|ram_s~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1509feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1509_q\);

-- Location: FF_X35_Y16_N21
\RAM|ram_s~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~485_q\);

-- Location: LCCOMB_X35_Y16_N20
\RAM|ram_s~3380\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3380_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1509_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~485_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1509_q\,
	datac => \RAM|ram_s~485_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3380_combout\);

-- Location: FF_X35_Y14_N9
\RAM|ram_s~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2021_q\);

-- Location: LCCOMB_X35_Y14_N2
\RAM|ram_s~997feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~997feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~997feeder_combout\);

-- Location: FF_X35_Y14_N3
\RAM|ram_s~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~997feeder_combout\,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~997_q\);

-- Location: LCCOMB_X35_Y14_N8
\RAM|ram_s~3381\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3381_combout\ = (\RAM|ram_s~3380_combout\ & (((\RAM|ram_s~2021_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~3380_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~997_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3380_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~2021_q\,
	datad => \RAM|ram_s~997_q\,
	combout => \RAM|ram_s~3381_combout\);

-- Location: LCCOMB_X35_Y14_N14
\RAM|ram_s~3384\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3384_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & ((\RAM|ram_s~3381_combout\))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3383_combout\,
	datab => \RAM|ram_s~3381_combout\,
	datac => \ULA|resultado\(3),
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3384_combout\);

-- Location: LCCOMB_X38_Y19_N24
\RAM|ram_s~3387\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3387_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3384_combout\ & (\RAM|ram_s~3386_combout\)) # (!\RAM|ram_s~3384_combout\ & ((\RAM|ram_s~3379_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3386_combout\,
	datac => \RAM|ram_s~3379_combout\,
	datad => \RAM|ram_s~3384_combout\,
	combout => \RAM|ram_s~3387_combout\);

-- Location: FF_X37_Y17_N13
\RAM|ram_s~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~421_q\);

-- Location: LCCOMB_X33_Y14_N14
\RAM|ram_s~1445feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1445feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1445feeder_combout\);

-- Location: FF_X33_Y14_N15
\RAM|ram_s~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1445feeder_combout\,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1445_q\);

-- Location: LCCOMB_X37_Y17_N12
\RAM|ram_s~3354\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3354_combout\ = (\ULA|resultado\(6) & (\ULA|resultado\(7))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & ((\RAM|ram_s~1445_q\))) # (!\ULA|resultado\(7) & (\RAM|ram_s~421_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~421_q\,
	datad => \RAM|ram_s~1445_q\,
	combout => \RAM|ram_s~3354_combout\);

-- Location: FF_X38_Y19_N11
\RAM|ram_s~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1957_q\);

-- Location: LCCOMB_X39_Y18_N0
\RAM|ram_s~933feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~933feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~933feeder_combout\);

-- Location: FF_X39_Y18_N1
\RAM|ram_s~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~933feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~933_q\);

-- Location: LCCOMB_X38_Y19_N10
\RAM|ram_s~3355\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3355_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3354_combout\ & (\RAM|ram_s~1957_q\)) # (!\RAM|ram_s~3354_combout\ & ((\RAM|ram_s~933_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3354_combout\,
	datac => \RAM|ram_s~1957_q\,
	datad => \RAM|ram_s~933_q\,
	combout => \RAM|ram_s~3355_combout\);

-- Location: LCCOMB_X33_Y17_N14
\RAM|ram_s~1381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1381feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1381feeder_combout\);

-- Location: FF_X33_Y17_N15
\RAM|ram_s~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1381feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1381_q\);

-- Location: FF_X29_Y17_N1
\RAM|ram_s~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~357_q\);

-- Location: LCCOMB_X29_Y17_N0
\RAM|ram_s~3347\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3347_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1381_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~357_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1381_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~357_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3347_combout\);

-- Location: FF_X30_Y16_N3
\RAM|ram_s~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1893_q\);

-- Location: LCCOMB_X30_Y16_N16
\RAM|ram_s~869feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~869feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~869feeder_combout\);

-- Location: FF_X30_Y16_N17
\RAM|ram_s~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~869feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~869_q\);

-- Location: LCCOMB_X30_Y16_N2
\RAM|ram_s~3348\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3348_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3347_combout\ & (\RAM|ram_s~1893_q\)) # (!\RAM|ram_s~3347_combout\ & ((\RAM|ram_s~869_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3347_combout\,
	datac => \RAM|ram_s~1893_q\,
	datad => \RAM|ram_s~869_q\,
	combout => \RAM|ram_s~3348_combout\);

-- Location: FF_X26_Y15_N15
\RAM|ram_s~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~325_q\);

-- Location: LCCOMB_X29_Y15_N22
\RAM|ram_s~837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~837feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~837feeder_combout\);

-- Location: FF_X29_Y15_N23
\RAM|ram_s~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~837feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~837_q\);

-- Location: LCCOMB_X26_Y15_N14
\RAM|ram_s~3351\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3351_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~837_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~325_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~325_q\,
	datad => \RAM|ram_s~837_q\,
	combout => \RAM|ram_s~3351_combout\);

-- Location: FF_X32_Y15_N19
\RAM|ram_s~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1861_q\);

-- Location: LCCOMB_X32_Y15_N16
\RAM|ram_s~1349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1349feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1349feeder_combout\);

-- Location: FF_X32_Y15_N17
\RAM|ram_s~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1349feeder_combout\,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1349_q\);

-- Location: LCCOMB_X32_Y15_N18
\RAM|ram_s~3352\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3352_combout\ = (\RAM|ram_s~3351_combout\ & (((\RAM|ram_s~1861_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3351_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1349_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3351_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1861_q\,
	datad => \RAM|ram_s~1349_q\,
	combout => \RAM|ram_s~3352_combout\);

-- Location: LCCOMB_X32_Y21_N26
\RAM|ram_s~1413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1413feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1413feeder_combout\);

-- Location: FF_X32_Y21_N27
\RAM|ram_s~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1413feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1413_q\);

-- Location: FF_X32_Y21_N9
\RAM|ram_s~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1925_q\);

-- Location: FF_X37_Y22_N9
\RAM|ram_s~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~389_q\);

-- Location: LCCOMB_X37_Y22_N10
\RAM|ram_s~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~901feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~901feeder_combout\);

-- Location: FF_X37_Y22_N11
\RAM|ram_s~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~901feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~901_q\);

-- Location: LCCOMB_X37_Y22_N8
\RAM|ram_s~3349\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3349_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~901_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~389_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~389_q\,
	datad => \RAM|ram_s~901_q\,
	combout => \RAM|ram_s~3349_combout\);

-- Location: LCCOMB_X32_Y21_N8
\RAM|ram_s~3350\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3350_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3349_combout\ & ((\RAM|ram_s~1925_q\))) # (!\RAM|ram_s~3349_combout\ & (\RAM|ram_s~1413_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1413_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1925_q\,
	datad => \RAM|ram_s~3349_combout\,
	combout => \RAM|ram_s~3350_combout\);

-- Location: LCCOMB_X38_Y19_N16
\RAM|ram_s~3353\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3353_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~3350_combout\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~3352_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~3352_combout\,
	datad => \RAM|ram_s~3350_combout\,
	combout => \RAM|ram_s~3353_combout\);

-- Location: LCCOMB_X38_Y19_N4
\RAM|ram_s~3356\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3356_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3353_combout\ & (\RAM|ram_s~3355_combout\)) # (!\RAM|ram_s~3353_combout\ & ((\RAM|ram_s~3348_combout\))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3355_combout\,
	datab => \RAM|ram_s~3348_combout\,
	datac => \ULA|resultado\(2),
	datad => \RAM|ram_s~3353_combout\,
	combout => \RAM|ram_s~3356_combout\);

-- Location: FF_X26_Y20_N5
\RAM|ram_s~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~101_q\);

-- Location: LCCOMB_X23_Y20_N16
\RAM|ram_s~1125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1125feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1125feeder_combout\);

-- Location: FF_X23_Y20_N17
\RAM|ram_s~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1125feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1125_q\);

-- Location: LCCOMB_X26_Y20_N4
\RAM|ram_s~3367\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3367_combout\ = (\ULA|resultado\(7) & ((\ULA|resultado\(6)) # ((\RAM|ram_s~1125_q\)))) # (!\ULA|resultado\(7) & (!\ULA|resultado\(6) & (\RAM|ram_s~101_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~101_q\,
	datad => \RAM|ram_s~1125_q\,
	combout => \RAM|ram_s~3367_combout\);

-- Location: FF_X33_Y13_N9
\RAM|ram_s~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1637_q\);

-- Location: LCCOMB_X33_Y13_N10
\RAM|ram_s~613feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~613feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~613feeder_combout\);

-- Location: FF_X33_Y13_N11
\RAM|ram_s~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~613feeder_combout\,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~613_q\);

-- Location: LCCOMB_X33_Y13_N8
\RAM|ram_s~3368\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3368_combout\ = (\RAM|ram_s~3367_combout\ & (((\RAM|ram_s~1637_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~3367_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~613_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3367_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1637_q\,
	datad => \RAM|ram_s~613_q\,
	combout => \RAM|ram_s~3368_combout\);

-- Location: LCCOMB_X26_Y21_N4
\RAM|ram_s~677feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~677feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~677feeder_combout\);

-- Location: FF_X26_Y21_N5
\RAM|ram_s~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~677feeder_combout\,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~677_q\);

-- Location: FF_X30_Y24_N5
\RAM|ram_s~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1701_q\);

-- Location: LCCOMB_X26_Y25_N6
\RAM|ram_s~1189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1189feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1189feeder_combout\);

-- Location: FF_X26_Y25_N7
\RAM|ram_s~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1189feeder_combout\,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1189_q\);

-- Location: FF_X26_Y25_N13
\RAM|ram_s~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~165_q\);

-- Location: LCCOMB_X26_Y25_N12
\RAM|ram_s~3374\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3374_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~1189_q\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~165_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1189_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~165_q\,
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3374_combout\);

-- Location: LCCOMB_X30_Y24_N4
\RAM|ram_s~3375\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3375_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3374_combout\ & ((\RAM|ram_s~1701_q\))) # (!\RAM|ram_s~3374_combout\ & (\RAM|ram_s~677_q\)))) # (!\ULA|resultado\(6) & (((\RAM|ram_s~3374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~677_q\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1701_q\,
	datad => \RAM|ram_s~3374_combout\,
	combout => \RAM|ram_s~3375_combout\);

-- Location: LCCOMB_X31_Y24_N10
\RAM|ram_s~1157feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1157feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1157feeder_combout\);

-- Location: FF_X31_Y24_N11
\RAM|ram_s~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1157feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1157_q\);

-- Location: FF_X35_Y21_N5
\RAM|ram_s~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1669_q\);

-- Location: LCCOMB_X35_Y22_N6
\RAM|ram_s~645feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~645feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~645feeder_combout\);

-- Location: FF_X35_Y22_N7
\RAM|ram_s~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~645feeder_combout\,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~645_q\);

-- Location: FF_X35_Y24_N31
\RAM|ram_s~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~133_q\);

-- Location: LCCOMB_X35_Y24_N30
\RAM|ram_s~3369\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3369_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~645_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~133_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~645_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~133_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3369_combout\);

-- Location: LCCOMB_X35_Y21_N4
\RAM|ram_s~3370\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3370_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3369_combout\ & ((\RAM|ram_s~1669_q\))) # (!\RAM|ram_s~3369_combout\ & (\RAM|ram_s~1157_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1157_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1669_q\,
	datad => \RAM|ram_s~3369_combout\,
	combout => \RAM|ram_s~3370_combout\);

-- Location: FF_X31_Y26_N27
\RAM|ram_s~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~69_q\);

-- Location: LCCOMB_X31_Y26_N28
\RAM|ram_s~581feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~581feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~581feeder_combout\);

-- Location: FF_X31_Y26_N29
\RAM|ram_s~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~581feeder_combout\,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~581_q\);

-- Location: LCCOMB_X31_Y26_N26
\RAM|ram_s~3371\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3371_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~581_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~69_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~69_q\,
	datad => \RAM|ram_s~581_q\,
	combout => \RAM|ram_s~3371_combout\);

-- Location: FF_X33_Y21_N17
\RAM|ram_s~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1605_q\);

-- Location: LCCOMB_X32_Y20_N26
\RAM|ram_s~1093feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1093feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1093feeder_combout\);

-- Location: FF_X32_Y20_N27
\RAM|ram_s~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1093feeder_combout\,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1093_q\);

-- Location: LCCOMB_X33_Y21_N16
\RAM|ram_s~3372\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3372_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3371_combout\ & (\RAM|ram_s~1605_q\)) # (!\RAM|ram_s~3371_combout\ & ((\RAM|ram_s~1093_q\))))) # (!\ULA|resultado\(7) & (\RAM|ram_s~3371_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~3371_combout\,
	datac => \RAM|ram_s~1605_q\,
	datad => \RAM|ram_s~1093_q\,
	combout => \RAM|ram_s~3372_combout\);

-- Location: LCCOMB_X33_Y21_N18
\RAM|ram_s~3373\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3373_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~3370_combout\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~3372_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3370_combout\,
	datac => \ULA|resultado\(3),
	datad => \RAM|ram_s~3372_combout\,
	combout => \RAM|ram_s~3373_combout\);

-- Location: LCCOMB_X33_Y21_N20
\RAM|ram_s~3376\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3376_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3373_combout\ & ((\RAM|ram_s~3375_combout\))) # (!\RAM|ram_s~3373_combout\ & (\RAM|ram_s~3368_combout\)))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~3373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3368_combout\,
	datac => \RAM|ram_s~3375_combout\,
	datad => \RAM|ram_s~3373_combout\,
	combout => \RAM|ram_s~3376_combout\);

-- Location: LCCOMB_X21_Y17_N16
\RAM|ram_s~1317feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1317feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1317feeder_combout\);

-- Location: FF_X21_Y17_N17
\RAM|ram_s~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1317feeder_combout\,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1317_q\);

-- Location: FF_X29_Y17_N3
\RAM|ram_s~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~293_q\);

-- Location: LCCOMB_X29_Y17_N2
\RAM|ram_s~3364\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3364_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1317_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~293_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1317_q\,
	datac => \RAM|ram_s~293_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3364_combout\);

-- Location: FF_X33_Y19_N15
\RAM|ram_s~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1829_q\);

-- Location: LCCOMB_X31_Y19_N10
\RAM|ram_s~805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~805feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~805feeder_combout\);

-- Location: FF_X31_Y19_N11
\RAM|ram_s~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~805feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~805_q\);

-- Location: LCCOMB_X33_Y19_N14
\RAM|ram_s~3365\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3365_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3364_combout\ & (\RAM|ram_s~1829_q\)) # (!\RAM|ram_s~3364_combout\ & ((\RAM|ram_s~805_q\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3364_combout\,
	datac => \RAM|ram_s~1829_q\,
	datad => \RAM|ram_s~805_q\,
	combout => \RAM|ram_s~3365_combout\);

-- Location: LCCOMB_X33_Y25_N26
\RAM|ram_s~773feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~773feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~773feeder_combout\);

-- Location: FF_X33_Y25_N27
\RAM|ram_s~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~773feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~773_q\);

-- Location: FF_X30_Y25_N13
\RAM|ram_s~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~261_q\);

-- Location: LCCOMB_X30_Y25_N12
\RAM|ram_s~3357\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3357_combout\ = (\ULA|resultado\(7) & (((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & ((\ULA|resultado\(6) & (\RAM|ram_s~773_q\)) # (!\ULA|resultado\(6) & ((\RAM|ram_s~261_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~773_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~261_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3357_combout\);

-- Location: FF_X31_Y25_N31
\RAM|ram_s~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1797_q\);

-- Location: LCCOMB_X31_Y25_N28
\RAM|ram_s~1285feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1285feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1285feeder_combout\);

-- Location: FF_X31_Y25_N29
\RAM|ram_s~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1285feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1285_q\);

-- Location: LCCOMB_X31_Y25_N30
\RAM|ram_s~3358\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3358_combout\ = (\RAM|ram_s~3357_combout\ & (((\RAM|ram_s~1797_q\)) # (!\ULA|resultado\(7)))) # (!\RAM|ram_s~3357_combout\ & (\ULA|resultado\(7) & ((\RAM|ram_s~1285_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3357_combout\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1797_q\,
	datad => \RAM|ram_s~1285_q\,
	combout => \RAM|ram_s~3358_combout\);

-- Location: LCCOMB_X23_Y23_N2
\RAM|ram_s~1221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1221feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1221feeder_combout\);

-- Location: FF_X23_Y23_N3
\RAM|ram_s~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1221feeder_combout\,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1221_q\);

-- Location: FF_X24_Y25_N21
\RAM|ram_s~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1733_q\);

-- Location: FF_X24_Y25_N3
\RAM|ram_s~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~197_q\);

-- Location: LCCOMB_X23_Y24_N22
\RAM|ram_s~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~709feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~709feeder_combout\);

-- Location: FF_X23_Y24_N23
\RAM|ram_s~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~709feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~709_q\);

-- Location: LCCOMB_X24_Y25_N2
\RAM|ram_s~3361\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3361_combout\ = (\ULA|resultado\(6) & ((\ULA|resultado\(7)) # ((\RAM|ram_s~709_q\)))) # (!\ULA|resultado\(6) & (!\ULA|resultado\(7) & (\RAM|ram_s~197_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~197_q\,
	datad => \RAM|ram_s~709_q\,
	combout => \RAM|ram_s~3361_combout\);

-- Location: LCCOMB_X24_Y25_N20
\RAM|ram_s~3362\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3362_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~3361_combout\ & ((\RAM|ram_s~1733_q\))) # (!\RAM|ram_s~3361_combout\ & (\RAM|ram_s~1221_q\)))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~3361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1221_q\,
	datab => \ULA|resultado\(7),
	datac => \RAM|ram_s~1733_q\,
	datad => \RAM|ram_s~3361_combout\,
	combout => \RAM|ram_s~3362_combout\);

-- Location: LCCOMB_X36_Y21_N28
\RAM|ram_s~1253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1253feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~1253feeder_combout\);

-- Location: FF_X36_Y21_N29
\RAM|ram_s~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1253feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1253_q\);

-- Location: FF_X36_Y21_N15
\RAM|ram_s~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~229_q\);

-- Location: LCCOMB_X36_Y21_N14
\RAM|ram_s~3359\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3359_combout\ = (\ULA|resultado\(7) & ((\RAM|ram_s~1253_q\) # ((\ULA|resultado\(6))))) # (!\ULA|resultado\(7) & (((\RAM|ram_s~229_q\ & !\ULA|resultado\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(7),
	datab => \RAM|ram_s~1253_q\,
	datac => \RAM|ram_s~229_q\,
	datad => \ULA|resultado\(6),
	combout => \RAM|ram_s~3359_combout\);

-- Location: FF_X39_Y19_N3
\RAM|ram_s~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[30]~79_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1765_q\);

-- Location: LCCOMB_X39_Y19_N28
\RAM|ram_s~741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~741feeder_combout\ = \MUX_BULA|Y[30]~79_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[30]~79_combout\,
	combout => \RAM|ram_s~741feeder_combout\);

-- Location: FF_X39_Y19_N29
\RAM|ram_s~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~741feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~741_q\);

-- Location: LCCOMB_X39_Y19_N2
\RAM|ram_s~3360\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3360_combout\ = (\RAM|ram_s~3359_combout\ & (((\RAM|ram_s~1765_q\)) # (!\ULA|resultado\(6)))) # (!\RAM|ram_s~3359_combout\ & (\ULA|resultado\(6) & ((\RAM|ram_s~741_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3359_combout\,
	datab => \ULA|resultado\(6),
	datac => \RAM|ram_s~1765_q\,
	datad => \RAM|ram_s~741_q\,
	combout => \RAM|ram_s~3360_combout\);

-- Location: LCCOMB_X38_Y23_N12
\RAM|ram_s~3363\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3363_combout\ = (\ULA|resultado\(2) & ((\ULA|resultado\(3)) # ((\RAM|ram_s~3360_combout\)))) # (!\ULA|resultado\(2) & (!\ULA|resultado\(3) & (\RAM|ram_s~3362_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3362_combout\,
	datad => \RAM|ram_s~3360_combout\,
	combout => \RAM|ram_s~3363_combout\);

-- Location: LCCOMB_X38_Y23_N22
\RAM|ram_s~3366\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3366_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3363_combout\ & (\RAM|ram_s~3365_combout\)) # (!\RAM|ram_s~3363_combout\ & ((\RAM|ram_s~3358_combout\))))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3365_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~3358_combout\,
	datad => \RAM|ram_s~3363_combout\,
	combout => \RAM|ram_s~3366_combout\);

-- Location: LCCOMB_X38_Y19_N18
\RAM|ram_s~3377\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3377_combout\ = (\ULA|resultado\(5) & (((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~3366_combout\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3376_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3366_combout\,
	combout => \RAM|ram_s~3377_combout\);

-- Location: LCCOMB_X38_Y19_N2
\RAM|ram_s~3388\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3388_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3377_combout\ & (\RAM|ram_s~3387_combout\)) # (!\RAM|ram_s~3377_combout\ & ((\RAM|ram_s~3356_combout\))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3387_combout\,
	datac => \RAM|ram_s~3356_combout\,
	datad => \RAM|ram_s~3377_combout\,
	combout => \RAM|ram_s~3388_combout\);

-- Location: LCCOMB_X33_Y14_N8
\RAM|ram_s~1414feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1414feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1414feeder_combout\);

-- Location: FF_X33_Y14_N9
\RAM|ram_s~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1414feeder_combout\,
	ena => \RAM|ram_s~3432_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1414_q\);

-- Location: FF_X33_Y14_N31
\RAM|ram_s~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3437_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1446_q\);

-- Location: LCCOMB_X32_Y13_N12
\RAM|ram_s~1382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1382feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1382feeder_combout\);

-- Location: FF_X32_Y13_N13
\RAM|ram_s~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1382feeder_combout\,
	ena => \RAM|ram_s~3434_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1382_q\);

-- Location: FF_X32_Y13_N23
\RAM|ram_s~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3435_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1350_q\);

-- Location: LCCOMB_X32_Y13_N22
\RAM|ram_s~3399\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3399_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~1382_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~1350_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1382_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~1350_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3399_combout\);

-- Location: LCCOMB_X33_Y14_N30
\RAM|ram_s~3400\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3400_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3399_combout\ & ((\RAM|ram_s~1446_q\))) # (!\RAM|ram_s~3399_combout\ & (\RAM|ram_s~1414_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~1414_q\,
	datac => \RAM|ram_s~1446_q\,
	datad => \RAM|ram_s~3399_combout\,
	combout => \RAM|ram_s~3400_combout\);

-- Location: FF_X21_Y26_N7
\RAM|ram_s~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3443_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1222_q\);

-- Location: LCCOMB_X21_Y26_N16
\RAM|ram_s~1286feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1286feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1286feeder_combout\);

-- Location: FF_X21_Y26_N17
\RAM|ram_s~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1286feeder_combout\,
	ena => \RAM|ram_s~3441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1286_q\);

-- Location: LCCOMB_X21_Y26_N6
\RAM|ram_s~3401\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3401_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~1286_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~1222_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1222_q\,
	datad => \RAM|ram_s~1286_q\,
	combout => \RAM|ram_s~3401_combout\);

-- Location: FF_X21_Y22_N13
\RAM|ram_s~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3445_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1318_q\);

-- Location: LCCOMB_X21_Y22_N6
\RAM|ram_s~1254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1254feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1254feeder_combout\);

-- Location: FF_X21_Y22_N7
\RAM|ram_s~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1254feeder_combout\,
	ena => \RAM|ram_s~3439_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1254_q\);

-- Location: LCCOMB_X21_Y22_N12
\RAM|ram_s~3402\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3402_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3401_combout\ & (\RAM|ram_s~1318_q\)) # (!\RAM|ram_s~3401_combout\ & ((\RAM|ram_s~1254_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3401_combout\,
	datac => \RAM|ram_s~1318_q\,
	datad => \RAM|ram_s~1254_q\,
	combout => \RAM|ram_s~3402_combout\);

-- Location: LCCOMB_X23_Y20_N18
\RAM|ram_s~1126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1126feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1126feeder_combout\);

-- Location: FF_X23_Y20_N19
\RAM|ram_s~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1126feeder_combout\,
	ena => \RAM|ram_s~3449_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1126_q\);

-- Location: FF_X29_Y24_N1
\RAM|ram_s~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1094_q\);

-- Location: LCCOMB_X29_Y24_N0
\RAM|ram_s~3403\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3403_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~1126_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~1094_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1126_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1094_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3403_combout\);

-- Location: FF_X29_Y24_N31
\RAM|ram_s~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1190_q\);

-- Location: LCCOMB_X31_Y24_N8
\RAM|ram_s~1158feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1158feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1158feeder_combout\);

-- Location: FF_X31_Y24_N9
\RAM|ram_s~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1158feeder_combout\,
	ena => \RAM|ram_s~3447_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1158_q\);

-- Location: LCCOMB_X29_Y24_N30
\RAM|ram_s~3404\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3404_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3403_combout\ & (\RAM|ram_s~1190_q\)) # (!\RAM|ram_s~3403_combout\ & ((\RAM|ram_s~1158_q\))))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3403_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~3403_combout\,
	datac => \RAM|ram_s~1190_q\,
	datad => \RAM|ram_s~1158_q\,
	combout => \RAM|ram_s~3404_combout\);

-- Location: LCCOMB_X33_Y21_N4
\RAM|ram_s~3405\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3405_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~3402_combout\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & ((\RAM|ram_s~3404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~3402_combout\,
	datad => \RAM|ram_s~3404_combout\,
	combout => \RAM|ram_s~3405_combout\);

-- Location: LCCOMB_X31_Y14_N2
\RAM|ram_s~1542feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1542feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1542feeder_combout\);

-- Location: FF_X31_Y14_N3
\RAM|ram_s~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1542feeder_combout\,
	ena => \RAM|ram_s~3457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1542_q\);

-- Location: FF_X30_Y14_N19
\RAM|ram_s~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1478_q\);

-- Location: LCCOMB_X30_Y14_N18
\RAM|ram_s~3406\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3406_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & (\RAM|ram_s~1542_q\)) # (!\ULA|resultado\(3) & ((\RAM|ram_s~1478_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1542_q\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~1478_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3406_combout\);

-- Location: FF_X29_Y14_N3
\RAM|ram_s~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1574_q\);

-- Location: LCCOMB_X29_Y14_N12
\RAM|ram_s~1510feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1510feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1510feeder_combout\);

-- Location: FF_X29_Y14_N13
\RAM|ram_s~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1510feeder_combout\,
	ena => \RAM|ram_s~3455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1510_q\);

-- Location: LCCOMB_X29_Y14_N2
\RAM|ram_s~3407\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3407_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~3406_combout\ & (\RAM|ram_s~1574_q\)) # (!\RAM|ram_s~3406_combout\ & ((\RAM|ram_s~1510_q\))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~3406_combout\,
	datac => \RAM|ram_s~1574_q\,
	datad => \RAM|ram_s~1510_q\,
	combout => \RAM|ram_s~3407_combout\);

-- Location: LCCOMB_X33_Y21_N10
\RAM|ram_s~3408\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3408_combout\ = (\RAM|ram_s~3405_combout\ & (((\RAM|ram_s~3407_combout\) # (!\ULA|resultado\(5))))) # (!\RAM|ram_s~3405_combout\ & (\RAM|ram_s~3400_combout\ & ((\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3400_combout\,
	datab => \RAM|ram_s~3405_combout\,
	datac => \RAM|ram_s~3407_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3408_combout\);

-- Location: FF_X27_Y25_N9
\RAM|ram_s~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3495_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~70_q\);

-- Location: LCCOMB_X35_Y25_N22
\RAM|ram_s~134feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~134feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~134feeder_combout\);

-- Location: FF_X35_Y25_N23
\RAM|ram_s~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~134feeder_combout\,
	ena => \RAM|ram_s~3494_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~134_q\);

-- Location: LCCOMB_X27_Y25_N8
\RAM|ram_s~3413\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3413_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~134_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~70_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~70_q\,
	datad => \RAM|ram_s~134_q\,
	combout => \RAM|ram_s~3413_combout\);

-- Location: LCCOMB_X26_Y22_N18
\RAM|ram_s~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~102feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~102feeder_combout\);

-- Location: FF_X26_Y22_N19
\RAM|ram_s~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~102feeder_combout\,
	ena => \RAM|ram_s~3493_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~102_q\);

-- Location: FF_X24_Y21_N23
\RAM|ram_s~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~166_q\);

-- Location: LCCOMB_X24_Y21_N22
\RAM|ram_s~3414\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3414_combout\ = (\RAM|ram_s~3413_combout\ & (((\RAM|ram_s~166_q\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~3413_combout\ & (\RAM|ram_s~102_q\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3413_combout\,
	datab => \RAM|ram_s~102_q\,
	datac => \RAM|ram_s~166_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3414_combout\);

-- Location: FF_X27_Y16_N19
\RAM|ram_s~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~326_q\);

-- Location: LCCOMB_X27_Y16_N16
\RAM|ram_s~390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~390feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~390feeder_combout\);

-- Location: FF_X27_Y16_N17
\RAM|ram_s~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~390feeder_combout\,
	ena => \RAM|ram_s~3490_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~390_q\);

-- Location: LCCOMB_X27_Y16_N18
\RAM|ram_s~3411\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3411_combout\ = (\ULA|resultado\(3) & ((\ULA|resultado\(2)) # ((\RAM|ram_s~390_q\)))) # (!\ULA|resultado\(3) & (!\ULA|resultado\(2) & (\RAM|ram_s~326_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~326_q\,
	datad => \RAM|ram_s~390_q\,
	combout => \RAM|ram_s~3411_combout\);

-- Location: FF_X24_Y21_N5
\RAM|ram_s~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3492_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~422_q\);

-- Location: LCCOMB_X28_Y17_N22
\RAM|ram_s~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~358feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~358feeder_combout\);

-- Location: FF_X28_Y17_N23
\RAM|ram_s~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~358feeder_combout\,
	ena => \RAM|ram_s~3489_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~358_q\);

-- Location: LCCOMB_X24_Y21_N4
\RAM|ram_s~3412\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3412_combout\ = (\RAM|ram_s~3411_combout\ & (((\RAM|ram_s~422_q\)) # (!\ULA|resultado\(2)))) # (!\RAM|ram_s~3411_combout\ & (\ULA|resultado\(2) & ((\RAM|ram_s~358_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3411_combout\,
	datab => \ULA|resultado\(2),
	datac => \RAM|ram_s~422_q\,
	datad => \RAM|ram_s~358_q\,
	combout => \RAM|ram_s~3412_combout\);

-- Location: LCCOMB_X24_Y21_N12
\RAM|ram_s~3415\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3415_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~3412_combout\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~3414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3414_combout\,
	datac => \RAM|ram_s~3412_combout\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3415_combout\);

-- Location: LCCOMB_X36_Y21_N24
\RAM|ram_s~230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~230feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~230feeder_combout\);

-- Location: FF_X36_Y21_N25
\RAM|ram_s~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~230feeder_combout\,
	ena => \RAM|ram_s~3484_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~230_q\);

-- Location: FF_X23_Y21_N13
\RAM|ram_s~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~198_q\);

-- Location: LCCOMB_X23_Y21_N12
\RAM|ram_s~3409\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3409_combout\ = (\ULA|resultado\(2) & ((\RAM|ram_s~230_q\) # ((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (((\RAM|ram_s~198_q\ & !\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(2),
	datab => \RAM|ram_s~230_q\,
	datac => \RAM|ram_s~198_q\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3409_combout\);

-- Location: FF_X24_Y18_N29
\RAM|ram_s~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3487_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~294_q\);

-- Location: LCCOMB_X29_Y25_N2
\RAM|ram_s~262feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~262feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~262feeder_combout\);

-- Location: FF_X29_Y25_N3
\RAM|ram_s~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~262feeder_combout\,
	ena => \RAM|ram_s~3483_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~262_q\);

-- Location: LCCOMB_X24_Y18_N28
\RAM|ram_s~3410\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3410_combout\ = (\RAM|ram_s~3409_combout\ & (((\RAM|ram_s~294_q\)) # (!\ULA|resultado\(3)))) # (!\RAM|ram_s~3409_combout\ & (\ULA|resultado\(3) & ((\RAM|ram_s~262_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3409_combout\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~294_q\,
	datad => \RAM|ram_s~262_q\,
	combout => \RAM|ram_s~3410_combout\);

-- Location: LCCOMB_X35_Y18_N2
\RAM|ram_s~518feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~518feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~518feeder_combout\);

-- Location: FF_X35_Y18_N3
\RAM|ram_s~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~518feeder_combout\,
	ena => \RAM|ram_s~3497_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~518_q\);

-- Location: FF_X28_Y18_N25
\RAM|ram_s~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3500_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~550_q\);

-- Location: LCCOMB_X33_Y15_N24
\RAM|ram_s~486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~486feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~486feeder_combout\);

-- Location: FF_X33_Y15_N25
\RAM|ram_s~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~486feeder_combout\,
	ena => \RAM|ram_s~3498_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~486_q\);

-- Location: FF_X27_Y14_N29
\RAM|ram_s~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3499_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~454_q\);

-- Location: LCCOMB_X27_Y14_N28
\RAM|ram_s~3416\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3416_combout\ = (\ULA|resultado\(3) & (((\ULA|resultado\(2))))) # (!\ULA|resultado\(3) & ((\ULA|resultado\(2) & (\RAM|ram_s~486_q\)) # (!\ULA|resultado\(2) & ((\RAM|ram_s~454_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~486_q\,
	datab => \ULA|resultado\(3),
	datac => \RAM|ram_s~454_q\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3416_combout\);

-- Location: LCCOMB_X28_Y18_N24
\RAM|ram_s~3417\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3417_combout\ = (\ULA|resultado\(3) & ((\RAM|ram_s~3416_combout\ & ((\RAM|ram_s~550_q\))) # (!\RAM|ram_s~3416_combout\ & (\RAM|ram_s~518_q\)))) # (!\ULA|resultado\(3) & (((\RAM|ram_s~3416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(3),
	datab => \RAM|ram_s~518_q\,
	datac => \RAM|ram_s~550_q\,
	datad => \RAM|ram_s~3416_combout\,
	combout => \RAM|ram_s~3417_combout\);

-- Location: LCCOMB_X24_Y18_N6
\RAM|ram_s~3418\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3418_combout\ = (\RAM|ram_s~3415_combout\ & (((\RAM|ram_s~3417_combout\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3415_combout\ & (\RAM|ram_s~3410_combout\ & (\ULA|resultado\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3415_combout\,
	datab => \RAM|ram_s~3410_combout\,
	datac => \ULA|resultado\(4),
	datad => \RAM|ram_s~3417_combout\,
	combout => \RAM|ram_s~3418_combout\);

-- Location: LCCOMB_X37_Y18_N4
\RAM|ram_s~3419\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3419_combout\ = (\ULA|resultado\(6) & (((\ULA|resultado\(7))))) # (!\ULA|resultado\(6) & ((\ULA|resultado\(7) & (\RAM|ram_s~3408_combout\)) # (!\ULA|resultado\(7) & ((\RAM|ram_s~3418_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3408_combout\,
	datab => \RAM|ram_s~3418_combout\,
	datac => \ULA|resultado\(6),
	datad => \ULA|resultado\(7),
	combout => \RAM|ram_s~3419_combout\);

-- Location: LCCOMB_X38_Y17_N12
\RAM|ram_s~1862feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1862feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1862feeder_combout\);

-- Location: FF_X38_Y17_N13
\RAM|ram_s~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1862feeder_combout\,
	ena => \RAM|ram_s~3510_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1862_q\);

-- Location: FF_X32_Y16_N17
\RAM|ram_s~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3512_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1606_q\);

-- Location: LCCOMB_X32_Y16_N16
\RAM|ram_s~3424\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3424_combout\ = (\ULA|resultado\(4) & (((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & (\RAM|ram_s~1862_q\)) # (!\ULA|resultado\(5) & ((\RAM|ram_s~1606_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1862_q\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1606_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3424_combout\);

-- Location: LCCOMB_X38_Y22_N16
\RAM|ram_s~1734feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1734feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1734feeder_combout\);

-- Location: FF_X38_Y22_N17
\RAM|ram_s~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1734feeder_combout\,
	ena => \RAM|ram_s~3509_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1734_q\);

-- Location: FF_X38_Y16_N17
\RAM|ram_s~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3513_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1990_q\);

-- Location: LCCOMB_X38_Y16_N16
\RAM|ram_s~3425\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3425_combout\ = (\RAM|ram_s~3424_combout\ & (((\RAM|ram_s~1990_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3424_combout\ & (\RAM|ram_s~1734_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3424_combout\,
	datab => \RAM|ram_s~1734_q\,
	datac => \RAM|ram_s~1990_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3425_combout\);

-- Location: LCCOMB_X30_Y16_N8
\RAM|ram_s~1894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1894feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1894feeder_combout\);

-- Location: FF_X30_Y16_N9
\RAM|ram_s~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1894feeder_combout\,
	ena => \RAM|ram_s~3505_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1894_q\);

-- Location: FF_X30_Y17_N23
\RAM|ram_s~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3508_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2022_q\);

-- Location: LCCOMB_X37_Y17_N24
\RAM|ram_s~1766feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1766feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1766feeder_combout\);

-- Location: FF_X37_Y17_N25
\RAM|ram_s~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1766feeder_combout\,
	ena => \RAM|ram_s~3506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1766_q\);

-- Location: FF_X33_Y13_N21
\RAM|ram_s~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3507_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1638_q\);

-- Location: LCCOMB_X33_Y13_N20
\RAM|ram_s~3422\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3422_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~1766_q\) # ((\ULA|resultado\(5))))) # (!\ULA|resultado\(4) & (((\RAM|ram_s~1638_q\ & !\ULA|resultado\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~1766_q\,
	datac => \RAM|ram_s~1638_q\,
	datad => \ULA|resultado\(5),
	combout => \RAM|ram_s~3422_combout\);

-- Location: LCCOMB_X30_Y17_N22
\RAM|ram_s~3423\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3423_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3422_combout\ & ((\RAM|ram_s~2022_q\))) # (!\RAM|ram_s~3422_combout\ & (\RAM|ram_s~1894_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~1894_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~2022_q\,
	datad => \RAM|ram_s~3422_combout\,
	combout => \RAM|ram_s~3423_combout\);

-- Location: LCCOMB_X38_Y18_N10
\RAM|ram_s~3426\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3426_combout\ = (\ULA|resultado\(2) & (((\RAM|ram_s~3423_combout\) # (\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & (\RAM|ram_s~3425_combout\ & ((!\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3425_combout\,
	datab => \RAM|ram_s~3423_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3426_combout\);

-- Location: FF_X36_Y24_N31
\RAM|ram_s~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3503_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1670_q\);

-- Location: LCCOMB_X36_Y24_N28
\RAM|ram_s~1926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1926feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1926feeder_combout\);

-- Location: FF_X36_Y24_N29
\RAM|ram_s~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1926feeder_combout\,
	ena => \RAM|ram_s~3502_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1926_q\);

-- Location: LCCOMB_X36_Y24_N30
\RAM|ram_s~3420\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3420_combout\ = (\ULA|resultado\(5) & ((\ULA|resultado\(4)) # ((\RAM|ram_s~1926_q\)))) # (!\ULA|resultado\(5) & (!\ULA|resultado\(4) & (\RAM|ram_s~1670_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1670_q\,
	datad => \RAM|ram_s~1926_q\,
	combout => \RAM|ram_s~3420_combout\);

-- Location: FF_X38_Y18_N17
\RAM|ram_s~2054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3504_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2054_q\);

-- Location: LCCOMB_X38_Y18_N18
\RAM|ram_s~1798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1798feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1798feeder_combout\);

-- Location: FF_X38_Y18_N19
\RAM|ram_s~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1798feeder_combout\,
	ena => \RAM|ram_s~3501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1798_q\);

-- Location: LCCOMB_X38_Y18_N16
\RAM|ram_s~3421\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3421_combout\ = (\RAM|ram_s~3420_combout\ & (((\RAM|ram_s~2054_q\)) # (!\ULA|resultado\(4)))) # (!\RAM|ram_s~3420_combout\ & (\ULA|resultado\(4) & ((\RAM|ram_s~1798_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3420_combout\,
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~2054_q\,
	datad => \RAM|ram_s~1798_q\,
	combout => \RAM|ram_s~3421_combout\);

-- Location: FF_X35_Y23_N31
\RAM|ram_s~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3517_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1702_q\);

-- Location: LCCOMB_X35_Y23_N0
\RAM|ram_s~1830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~1830feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~1830feeder_combout\);

-- Location: FF_X35_Y23_N1
\RAM|ram_s~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~1830feeder_combout\,
	ena => \RAM|ram_s~3516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1830_q\);

-- Location: LCCOMB_X35_Y23_N30
\RAM|ram_s~3427\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3427_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~1830_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~1702_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~1702_q\,
	datad => \RAM|ram_s~1830_q\,
	combout => \RAM|ram_s~3427_combout\);

-- Location: FF_X38_Y22_N15
\RAM|ram_s~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3515_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1958_q\);

-- Location: FF_X28_Y22_N31
\RAM|ram_s~2086\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \MUX_BULA|Y[31]~80_combout\,
	ena => \RAM|ram_s~3518_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~2086_q\);

-- Location: LCCOMB_X38_Y22_N14
\RAM|ram_s~3428\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3428_combout\ = (\RAM|ram_s~3427_combout\ & (((\RAM|ram_s~2086_q\)) # (!\ULA|resultado\(5)))) # (!\RAM|ram_s~3427_combout\ & (\ULA|resultado\(5) & (\RAM|ram_s~1958_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3427_combout\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~1958_q\,
	datad => \RAM|ram_s~2086_q\,
	combout => \RAM|ram_s~3428_combout\);

-- Location: LCCOMB_X38_Y18_N4
\RAM|ram_s~3429\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3429_combout\ = (\RAM|ram_s~3426_combout\ & (((\RAM|ram_s~3428_combout\) # (!\ULA|resultado\(3))))) # (!\RAM|ram_s~3426_combout\ & (\RAM|ram_s~3421_combout\ & ((\ULA|resultado\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3426_combout\,
	datab => \RAM|ram_s~3421_combout\,
	datac => \RAM|ram_s~3428_combout\,
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3429_combout\);

-- Location: LCCOMB_X22_Y15_N14
\RAM|ram_s~838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~838feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~838feeder_combout\);

-- Location: FF_X22_Y15_N15
\RAM|ram_s~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~838feeder_combout\,
	ena => \RAM|ram_s~3474_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~838_q\);

-- Location: FF_X30_Y15_N7
\RAM|ram_s~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3477_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~966_q\);

-- Location: FF_X24_Y20_N23
\RAM|ram_s~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~582_q\);

-- Location: LCCOMB_X23_Y24_N16
\RAM|ram_s~710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~710feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~710feeder_combout\);

-- Location: FF_X23_Y24_N17
\RAM|ram_s~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~710feeder_combout\,
	ena => \RAM|ram_s~3475_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~710_q\);

-- Location: LCCOMB_X24_Y20_N22
\RAM|ram_s~3393\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3393_combout\ = (\ULA|resultado\(5) & (\ULA|resultado\(4))) # (!\ULA|resultado\(5) & ((\ULA|resultado\(4) & ((\RAM|ram_s~710_q\))) # (!\ULA|resultado\(4) & (\RAM|ram_s~582_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \ULA|resultado\(4),
	datac => \RAM|ram_s~582_q\,
	datad => \RAM|ram_s~710_q\,
	combout => \RAM|ram_s~3393_combout\);

-- Location: LCCOMB_X30_Y15_N6
\RAM|ram_s~3394\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3394_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3393_combout\ & ((\RAM|ram_s~966_q\))) # (!\RAM|ram_s~3393_combout\ & (\RAM|ram_s~838_q\)))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~3393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~838_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~966_q\,
	datad => \RAM|ram_s~3393_combout\,
	combout => \RAM|ram_s~3394_combout\);

-- Location: FF_X33_Y21_N31
\RAM|ram_s~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3470_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~646_q\);

-- Location: LCCOMB_X33_Y25_N24
\RAM|ram_s~774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~774feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~774feeder_combout\);

-- Location: FF_X33_Y25_N25
\RAM|ram_s~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~774feeder_combout\,
	ena => \RAM|ram_s~3469_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~774_q\);

-- Location: LCCOMB_X33_Y21_N30
\RAM|ram_s~3391\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3391_combout\ = (\ULA|resultado\(4) & ((\ULA|resultado\(5)) # ((\RAM|ram_s~774_q\)))) # (!\ULA|resultado\(4) & (!\ULA|resultado\(5) & (\RAM|ram_s~646_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~646_q\,
	datad => \RAM|ram_s~774_q\,
	combout => \RAM|ram_s~3391_combout\);

-- Location: FF_X30_Y18_N27
\RAM|ram_s~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3472_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1030_q\);

-- Location: LCCOMB_X30_Y18_N12
\RAM|ram_s~902feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~902feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~902feeder_combout\);

-- Location: FF_X30_Y18_N13
\RAM|ram_s~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~902feeder_combout\,
	ena => \RAM|ram_s~3468_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~902_q\);

-- Location: LCCOMB_X30_Y18_N26
\RAM|ram_s~3392\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3392_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~3391_combout\ & (\RAM|ram_s~1030_q\)) # (!\RAM|ram_s~3391_combout\ & ((\RAM|ram_s~902_q\))))) # (!\ULA|resultado\(5) & (\RAM|ram_s~3391_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(5),
	datab => \RAM|ram_s~3391_combout\,
	datac => \RAM|ram_s~1030_q\,
	datad => \RAM|ram_s~902_q\,
	combout => \RAM|ram_s~3392_combout\);

-- Location: LCCOMB_X38_Y18_N24
\RAM|ram_s~3395\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3395_combout\ = (\ULA|resultado\(2) & (((\ULA|resultado\(3))))) # (!\ULA|resultado\(2) & ((\ULA|resultado\(3) & ((\RAM|ram_s~3392_combout\))) # (!\ULA|resultado\(3) & (\RAM|ram_s~3394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3394_combout\,
	datab => \RAM|ram_s~3392_combout\,
	datac => \ULA|resultado\(2),
	datad => \ULA|resultado\(3),
	combout => \RAM|ram_s~3395_combout\);

-- Location: FF_X33_Y13_N27
\RAM|ram_s~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3465_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~614_q\);

-- Location: LCCOMB_X28_Y16_N10
\RAM|ram_s~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~870feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~870feeder_combout\);

-- Location: FF_X28_Y16_N11
\RAM|ram_s~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~870feeder_combout\,
	ena => \RAM|ram_s~3464_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~870_q\);

-- Location: LCCOMB_X33_Y13_N26
\RAM|ram_s~3389\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3389_combout\ = (\ULA|resultado\(4) & (\ULA|resultado\(5))) # (!\ULA|resultado\(4) & ((\ULA|resultado\(5) & ((\RAM|ram_s~870_q\))) # (!\ULA|resultado\(5) & (\RAM|ram_s~614_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~614_q\,
	datad => \RAM|ram_s~870_q\,
	combout => \RAM|ram_s~3389_combout\);

-- Location: FF_X38_Y17_N27
\RAM|ram_s~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3467_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~998_q\);

-- Location: LCCOMB_X39_Y19_N20
\RAM|ram_s~742feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~742feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~742feeder_combout\);

-- Location: FF_X39_Y19_N21
\RAM|ram_s~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~742feeder_combout\,
	ena => \RAM|ram_s~3462_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~742_q\);

-- Location: LCCOMB_X38_Y17_N26
\RAM|ram_s~3390\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3390_combout\ = (\ULA|resultado\(4) & ((\RAM|ram_s~3389_combout\ & (\RAM|ram_s~998_q\)) # (!\RAM|ram_s~3389_combout\ & ((\RAM|ram_s~742_q\))))) # (!\ULA|resultado\(4) & (\RAM|ram_s~3389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(4),
	datab => \RAM|ram_s~3389_combout\,
	datac => \RAM|ram_s~998_q\,
	datad => \RAM|ram_s~742_q\,
	combout => \RAM|ram_s~3390_combout\);

-- Location: LCCOMB_X23_Y22_N20
\RAM|ram_s~934feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~934feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~934feeder_combout\);

-- Location: FF_X23_Y22_N21
\RAM|ram_s~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~934feeder_combout\,
	ena => \RAM|ram_s~3479_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~934_q\);

-- Location: FF_X30_Y21_N9
\RAM|ram_s~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3480_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~678_q\);

-- Location: LCCOMB_X30_Y21_N8
\RAM|ram_s~3396\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3396_combout\ = (\ULA|resultado\(5) & ((\RAM|ram_s~934_q\) # ((\ULA|resultado\(4))))) # (!\ULA|resultado\(5) & (((\RAM|ram_s~678_q\ & !\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~934_q\,
	datab => \ULA|resultado\(5),
	datac => \RAM|ram_s~678_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3396_combout\);

-- Location: LCCOMB_X26_Y17_N8
\RAM|ram_s~806feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~806feeder_combout\ = \MUX_BULA|Y[31]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUX_BULA|Y[31]~80_combout\,
	combout => \RAM|ram_s~806feeder_combout\);

-- Location: FF_X26_Y17_N9
\RAM|ram_s~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \RAM|ram_s~806feeder_combout\,
	ena => \RAM|ram_s~3478_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~806_q\);

-- Location: FF_X26_Y17_N23
\RAM|ram_s~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \MUX_BULA|Y[31]~80_combout\,
	sload => VCC,
	ena => \RAM|ram_s~3481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAM|ram_s~1062_q\);

-- Location: LCCOMB_X26_Y17_N22
\RAM|ram_s~3397\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3397_combout\ = (\RAM|ram_s~3396_combout\ & (((\RAM|ram_s~1062_q\) # (!\ULA|resultado\(4))))) # (!\RAM|ram_s~3396_combout\ & (\RAM|ram_s~806_q\ & ((\ULA|resultado\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3396_combout\,
	datab => \RAM|ram_s~806_q\,
	datac => \RAM|ram_s~1062_q\,
	datad => \ULA|resultado\(4),
	combout => \RAM|ram_s~3397_combout\);

-- Location: LCCOMB_X37_Y17_N18
\RAM|ram_s~3398\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3398_combout\ = (\RAM|ram_s~3395_combout\ & (((\RAM|ram_s~3397_combout\) # (!\ULA|resultado\(2))))) # (!\RAM|ram_s~3395_combout\ & (\RAM|ram_s~3390_combout\ & ((\ULA|resultado\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RAM|ram_s~3395_combout\,
	datab => \RAM|ram_s~3390_combout\,
	datac => \RAM|ram_s~3397_combout\,
	datad => \ULA|resultado\(2),
	combout => \RAM|ram_s~3398_combout\);

-- Location: LCCOMB_X38_Y18_N6
\RAM|ram_s~3430\ : cycloneive_lcell_comb
-- Equation(s):
-- \RAM|ram_s~3430_combout\ = (\ULA|resultado\(6) & ((\RAM|ram_s~3419_combout\ & (\RAM|ram_s~3429_combout\)) # (!\RAM|ram_s~3419_combout\ & ((\RAM|ram_s~3398_combout\))))) # (!\ULA|resultado\(6) & (\RAM|ram_s~3419_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ULA|resultado\(6),
	datab => \RAM|ram_s~3419_combout\,
	datac => \RAM|ram_s~3429_combout\,
	datad => \RAM|ram_s~3398_combout\,
	combout => \RAM|ram_s~3430_combout\);

-- Location: IOIBUF_X41_Y15_N8
\muxULA_RAM~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_muxULA_RAM,
	o => \muxULA_RAM~input_o\);

-- Location: IOIBUF_X41_Y15_N1
\beq~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_beq,
	o => \beq~input_o\);

ww_saidaMUX_BULA(0) <= \saidaMUX_BULA[0]~output_o\;

ww_saidaMUX_BULA(1) <= \saidaMUX_BULA[1]~output_o\;

ww_saidaMUX_BULA(2) <= \saidaMUX_BULA[2]~output_o\;

ww_saidaMUX_BULA(3) <= \saidaMUX_BULA[3]~output_o\;

ww_saidaMUX_BULA(4) <= \saidaMUX_BULA[4]~output_o\;

ww_saidaMUX_BULA(5) <= \saidaMUX_BULA[5]~output_o\;

ww_saidaMUX_BULA(6) <= \saidaMUX_BULA[6]~output_o\;

ww_saidaMUX_BULA(7) <= \saidaMUX_BULA[7]~output_o\;

ww_saidaMUX_BULA(8) <= \saidaMUX_BULA[8]~output_o\;

ww_saidaMUX_BULA(9) <= \saidaMUX_BULA[9]~output_o\;

ww_saidaMUX_BULA(10) <= \saidaMUX_BULA[10]~output_o\;

ww_saidaMUX_BULA(11) <= \saidaMUX_BULA[11]~output_o\;

ww_saidaMUX_BULA(12) <= \saidaMUX_BULA[12]~output_o\;

ww_saidaMUX_BULA(13) <= \saidaMUX_BULA[13]~output_o\;

ww_saidaMUX_BULA(14) <= \saidaMUX_BULA[14]~output_o\;

ww_saidaMUX_BULA(15) <= \saidaMUX_BULA[15]~output_o\;

ww_saidaMUX_BULA(16) <= \saidaMUX_BULA[16]~output_o\;

ww_saidaMUX_BULA(17) <= \saidaMUX_BULA[17]~output_o\;

ww_saidaMUX_BULA(18) <= \saidaMUX_BULA[18]~output_o\;

ww_saidaMUX_BULA(19) <= \saidaMUX_BULA[19]~output_o\;

ww_saidaMUX_BULA(20) <= \saidaMUX_BULA[20]~output_o\;

ww_saidaMUX_BULA(21) <= \saidaMUX_BULA[21]~output_o\;

ww_saidaMUX_BULA(22) <= \saidaMUX_BULA[22]~output_o\;

ww_saidaMUX_BULA(23) <= \saidaMUX_BULA[23]~output_o\;

ww_saidaMUX_BULA(24) <= \saidaMUX_BULA[24]~output_o\;

ww_saidaMUX_BULA(25) <= \saidaMUX_BULA[25]~output_o\;

ww_saidaMUX_BULA(26) <= \saidaMUX_BULA[26]~output_o\;

ww_saidaMUX_BULA(27) <= \saidaMUX_BULA[27]~output_o\;

ww_saidaMUX_BULA(28) <= \saidaMUX_BULA[28]~output_o\;

ww_saidaMUX_BULA(29) <= \saidaMUX_BULA[29]~output_o\;

ww_saidaMUX_BULA(30) <= \saidaMUX_BULA[30]~output_o\;

ww_saidaMUX_BULA(31) <= \saidaMUX_BULA[31]~output_o\;

ww_Saida(0) <= \Saida[0]~output_o\;

ww_Saida(1) <= \Saida[1]~output_o\;

ww_Saida(2) <= \Saida[2]~output_o\;

ww_Saida(3) <= \Saida[3]~output_o\;

ww_Saida(4) <= \Saida[4]~output_o\;

ww_Saida(5) <= \Saida[5]~output_o\;

ww_Saida(6) <= \Saida[6]~output_o\;

ww_Saida(7) <= \Saida[7]~output_o\;

ww_Saida(8) <= \Saida[8]~output_o\;

ww_Saida(9) <= \Saida[9]~output_o\;

ww_Saida(10) <= \Saida[10]~output_o\;

ww_Saida(11) <= \Saida[11]~output_o\;

ww_Saida(12) <= \Saida[12]~output_o\;

ww_Saida(13) <= \Saida[13]~output_o\;

ww_Saida(14) <= \Saida[14]~output_o\;

ww_Saida(15) <= \Saida[15]~output_o\;

ww_Saida(16) <= \Saida[16]~output_o\;

ww_Saida(17) <= \Saida[17]~output_o\;

ww_Saida(18) <= \Saida[18]~output_o\;

ww_Saida(19) <= \Saida[19]~output_o\;

ww_Saida(20) <= \Saida[20]~output_o\;

ww_Saida(21) <= \Saida[21]~output_o\;

ww_Saida(22) <= \Saida[22]~output_o\;

ww_Saida(23) <= \Saida[23]~output_o\;

ww_Saida(24) <= \Saida[24]~output_o\;

ww_Saida(25) <= \Saida[25]~output_o\;

ww_Saida(26) <= \Saida[26]~output_o\;

ww_Saida(27) <= \Saida[27]~output_o\;

ww_Saida(28) <= \Saida[28]~output_o\;

ww_Saida(29) <= \Saida[29]~output_o\;

ww_Saida(30) <= \Saida[30]~output_o\;

ww_Saida(31) <= \Saida[31]~output_o\;

ww_SaidaA1(0) <= \SaidaA1[0]~output_o\;

ww_SaidaA1(1) <= \SaidaA1[1]~output_o\;

ww_SaidaA1(2) <= \SaidaA1[2]~output_o\;

ww_SaidaA1(3) <= \SaidaA1[3]~output_o\;

ww_SaidaA1(4) <= \SaidaA1[4]~output_o\;

ww_SaidaA1(5) <= \SaidaA1[5]~output_o\;

ww_SaidaA1(6) <= \SaidaA1[6]~output_o\;

ww_SaidaA1(7) <= \SaidaA1[7]~output_o\;

ww_SaidaA1(8) <= \SaidaA1[8]~output_o\;

ww_SaidaA1(9) <= \SaidaA1[9]~output_o\;

ww_SaidaA1(10) <= \SaidaA1[10]~output_o\;

ww_SaidaA1(11) <= \SaidaA1[11]~output_o\;

ww_SaidaA1(12) <= \SaidaA1[12]~output_o\;

ww_SaidaA1(13) <= \SaidaA1[13]~output_o\;

ww_SaidaA1(14) <= \SaidaA1[14]~output_o\;

ww_SaidaA1(15) <= \SaidaA1[15]~output_o\;

ww_SaidaA1(16) <= \SaidaA1[16]~output_o\;

ww_SaidaA1(17) <= \SaidaA1[17]~output_o\;

ww_SaidaA1(18) <= \SaidaA1[18]~output_o\;

ww_SaidaA1(19) <= \SaidaA1[19]~output_o\;

ww_SaidaA1(20) <= \SaidaA1[20]~output_o\;

ww_SaidaA1(21) <= \SaidaA1[21]~output_o\;

ww_SaidaA1(22) <= \SaidaA1[22]~output_o\;

ww_SaidaA1(23) <= \SaidaA1[23]~output_o\;

ww_SaidaA1(24) <= \SaidaA1[24]~output_o\;

ww_SaidaA1(25) <= \SaidaA1[25]~output_o\;

ww_SaidaA1(26) <= \SaidaA1[26]~output_o\;

ww_SaidaA1(27) <= \SaidaA1[27]~output_o\;

ww_SaidaA1(28) <= \SaidaA1[28]~output_o\;

ww_SaidaA1(29) <= \SaidaA1[29]~output_o\;

ww_SaidaA1(30) <= \SaidaA1[30]~output_o\;

ww_SaidaA1(31) <= \SaidaA1[31]~output_o\;

ww_SaidaB1(0) <= \SaidaB1[0]~output_o\;

ww_SaidaB1(1) <= \SaidaB1[1]~output_o\;

ww_SaidaB1(2) <= \SaidaB1[2]~output_o\;

ww_SaidaB1(3) <= \SaidaB1[3]~output_o\;

ww_SaidaB1(4) <= \SaidaB1[4]~output_o\;

ww_SaidaB1(5) <= \SaidaB1[5]~output_o\;

ww_SaidaB1(6) <= \SaidaB1[6]~output_o\;

ww_SaidaB1(7) <= \SaidaB1[7]~output_o\;

ww_SaidaB1(8) <= \SaidaB1[8]~output_o\;

ww_SaidaB1(9) <= \SaidaB1[9]~output_o\;

ww_SaidaB1(10) <= \SaidaB1[10]~output_o\;

ww_SaidaB1(11) <= \SaidaB1[11]~output_o\;

ww_SaidaB1(12) <= \SaidaB1[12]~output_o\;

ww_SaidaB1(13) <= \SaidaB1[13]~output_o\;

ww_SaidaB1(14) <= \SaidaB1[14]~output_o\;

ww_SaidaB1(15) <= \SaidaB1[15]~output_o\;

ww_SaidaB1(16) <= \SaidaB1[16]~output_o\;

ww_SaidaB1(17) <= \SaidaB1[17]~output_o\;

ww_SaidaB1(18) <= \SaidaB1[18]~output_o\;

ww_SaidaB1(19) <= \SaidaB1[19]~output_o\;

ww_SaidaB1(20) <= \SaidaB1[20]~output_o\;

ww_SaidaB1(21) <= \SaidaB1[21]~output_o\;

ww_SaidaB1(22) <= \SaidaB1[22]~output_o\;

ww_SaidaB1(23) <= \SaidaB1[23]~output_o\;

ww_SaidaB1(24) <= \SaidaB1[24]~output_o\;

ww_SaidaB1(25) <= \SaidaB1[25]~output_o\;

ww_SaidaB1(26) <= \SaidaB1[26]~output_o\;

ww_SaidaB1(27) <= \SaidaB1[27]~output_o\;

ww_SaidaB1(28) <= \SaidaB1[28]~output_o\;

ww_SaidaB1(29) <= \SaidaB1[29]~output_o\;

ww_SaidaB1(30) <= \SaidaB1[30]~output_o\;

ww_SaidaB1(31) <= \SaidaB1[31]~output_o\;

ww_SaidaROM(0) <= \SaidaROM[0]~output_o\;

ww_SaidaROM(1) <= \SaidaROM[1]~output_o\;

ww_SaidaROM(2) <= \SaidaROM[2]~output_o\;

ww_SaidaROM(3) <= \SaidaROM[3]~output_o\;

ww_SaidaROM(4) <= \SaidaROM[4]~output_o\;

ww_SaidaROM(5) <= \SaidaROM[5]~output_o\;

ww_SaidaROM(6) <= \SaidaROM[6]~output_o\;

ww_SaidaROM(7) <= \SaidaROM[7]~output_o\;

ww_SaidaROM(8) <= \SaidaROM[8]~output_o\;

ww_SaidaROM(9) <= \SaidaROM[9]~output_o\;

ww_SaidaROM(10) <= \SaidaROM[10]~output_o\;

ww_SaidaROM(11) <= \SaidaROM[11]~output_o\;

ww_SaidaROM(12) <= \SaidaROM[12]~output_o\;

ww_SaidaROM(13) <= \SaidaROM[13]~output_o\;

ww_SaidaROM(14) <= \SaidaROM[14]~output_o\;

ww_SaidaROM(15) <= \SaidaROM[15]~output_o\;

ww_SaidaROM(16) <= \SaidaROM[16]~output_o\;

ww_SaidaROM(17) <= \SaidaROM[17]~output_o\;

ww_SaidaROM(18) <= \SaidaROM[18]~output_o\;

ww_SaidaROM(19) <= \SaidaROM[19]~output_o\;

ww_SaidaROM(20) <= \SaidaROM[20]~output_o\;

ww_SaidaROM(21) <= \SaidaROM[21]~output_o\;

ww_SaidaROM(22) <= \SaidaROM[22]~output_o\;

ww_SaidaROM(23) <= \SaidaROM[23]~output_o\;

ww_SaidaROM(24) <= \SaidaROM[24]~output_o\;

ww_SaidaROM(25) <= \SaidaROM[25]~output_o\;

ww_SaidaROM(26) <= \SaidaROM[26]~output_o\;

ww_SaidaROM(27) <= \SaidaROM[27]~output_o\;

ww_SaidaROM(28) <= \SaidaROM[28]~output_o\;

ww_SaidaROM(29) <= \SaidaROM[29]~output_o\;

ww_SaidaROM(30) <= \SaidaROM[30]~output_o\;

ww_SaidaROM(31) <= \SaidaROM[31]~output_o\;

ww_saidaRAM(0) <= \saidaRAM[0]~output_o\;

ww_saidaRAM(1) <= \saidaRAM[1]~output_o\;

ww_saidaRAM(2) <= \saidaRAM[2]~output_o\;

ww_saidaRAM(3) <= \saidaRAM[3]~output_o\;

ww_saidaRAM(4) <= \saidaRAM[4]~output_o\;

ww_saidaRAM(5) <= \saidaRAM[5]~output_o\;

ww_saidaRAM(6) <= \saidaRAM[6]~output_o\;

ww_saidaRAM(7) <= \saidaRAM[7]~output_o\;

ww_saidaRAM(8) <= \saidaRAM[8]~output_o\;

ww_saidaRAM(9) <= \saidaRAM[9]~output_o\;

ww_saidaRAM(10) <= \saidaRAM[10]~output_o\;

ww_saidaRAM(11) <= \saidaRAM[11]~output_o\;

ww_saidaRAM(12) <= \saidaRAM[12]~output_o\;

ww_saidaRAM(13) <= \saidaRAM[13]~output_o\;

ww_saidaRAM(14) <= \saidaRAM[14]~output_o\;

ww_saidaRAM(15) <= \saidaRAM[15]~output_o\;

ww_saidaRAM(16) <= \saidaRAM[16]~output_o\;

ww_saidaRAM(17) <= \saidaRAM[17]~output_o\;

ww_saidaRAM(18) <= \saidaRAM[18]~output_o\;

ww_saidaRAM(19) <= \saidaRAM[19]~output_o\;

ww_saidaRAM(20) <= \saidaRAM[20]~output_o\;

ww_saidaRAM(21) <= \saidaRAM[21]~output_o\;

ww_saidaRAM(22) <= \saidaRAM[22]~output_o\;

ww_saidaRAM(23) <= \saidaRAM[23]~output_o\;

ww_saidaRAM(24) <= \saidaRAM[24]~output_o\;

ww_saidaRAM(25) <= \saidaRAM[25]~output_o\;

ww_saidaRAM(26) <= \saidaRAM[26]~output_o\;

ww_saidaRAM(27) <= \saidaRAM[27]~output_o\;

ww_saidaRAM(28) <= \saidaRAM[28]~output_o\;

ww_saidaRAM(29) <= \saidaRAM[29]~output_o\;

ww_saidaRAM(30) <= \saidaRAM[30]~output_o\;

ww_saidaRAM(31) <= \saidaRAM[31]~output_o\;
END structure;


