<profile>

<section name = "Vitis HLS Report for 'func'" level="0">
<item name = "Date">Mon Mar  3 09:08:26 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.50 ns, 2.555 ns, 0.94 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_8_1">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_9_2">?, ?, ?, -, -, ?, no</column>
<column name="  ++ VITIS_LOOP_12_3">?, ?, 78, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 846, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 1056, 1336, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 933, -</column>
<column name="Register">-, -, 1071, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 360, 616, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 696, 720, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_32ns_32_4_1_U1">mac_muladd_16s_16s_32ns_32_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_363_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln13_1_fu_397_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln13_2_fu_438_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln13_3_fu_392_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln13_4_fu_369_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln13_fu_374_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln8_1_fu_266_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln8_2_fu_271_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln8_fu_281_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln9_fu_340_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_fu_299_p2">+, 0, 0, 71, 64, 64</column>
<column name="icmp_ln12_fu_358_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln8_fu_276_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln9_fu_335_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="lshr_ln13_1_fu_501_p2">lshr, 0, 0, 92, 32, 32</column>
<column name="lshr_ln13_fu_478_p2">lshr, 0, 0, 92, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">802, 152, 1, 152</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_fu_116">9, 2, 32, 64</column>
<column name="j_reg_195">9, 2, 32, 64</column>
<column name="k_reg_207">9, 2, 32, 64</column>
<column name="phi_mul1_fu_112">9, 2, 32, 64</column>
<column name="phi_mul3_fu_108">9, 2, 32, 64</column>
<column name="phi_mul_reg_231">9, 2, 32, 64</column>
<column name="sum_reg_218">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln12_reg_620">32, 0, 32, 0</column>
<column name="add_ln13_4_reg_625">32, 0, 32, 0</column>
<column name="add_ln8_1_reg_580">32, 0, 32, 0</column>
<column name="add_ln8_2_reg_585">32, 0, 32, 0</column>
<column name="add_ln8_reg_593">32, 0, 32, 0</column>
<column name="add_ln9_reg_612">32, 0, 32, 0</column>
<column name="ap_CS_fsm">151, 0, 151, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_652">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_630">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_662">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_641">64, 0, 64, 0</column>
<column name="gmem_addr_reg_598">64, 0, 64, 0</column>
<column name="i_fu_116">32, 0, 32, 0</column>
<column name="j_reg_195">32, 0, 32, 0</column>
<column name="k_reg_207">32, 0, 32, 0</column>
<column name="phi_mul1_fu_112">32, 0, 32, 0</column>
<column name="phi_mul3_fu_108">32, 0, 32, 0</column>
<column name="phi_mul_reg_231">32, 0, 32, 0</column>
<column name="sum_reg_218">32, 0, 32, 0</column>
<column name="trunc_ln13_1_reg_657">16, 0, 16, 0</column>
<column name="trunc_ln13_2_reg_647">2, 0, 2, 0</column>
<column name="trunc_ln13_reg_636">2, 0, 2, 0</column>
<column name="x_read_reg_553">64, 0, 64, 0</column>
<column name="y_read_reg_548">64, 0, 64, 0</column>
<column name="z_read_reg_543">64, 0, 64, 0</column>
<column name="zext_ln9_reg_604">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, func, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, func, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, func, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
