aag 5 2 0 1 3
2
4
7
6 9 11
8 2 4
10 3 5
i0 i
i1 controllable
c
G(i <-> c)
special case -- no latches
realizable
