vendor_name = ModelSim
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/RELOGIO_MK1.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/ULAGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/UCGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/somaConstanteGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/seg7ALL.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/seg7.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/relogio.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/registradorLogico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/registrador.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/ORGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/muxGenerico2.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/mem_instrucoes.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/IO.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/divisorGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/decodificador.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/cpu.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/botoes.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/ANDGenerico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform3.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform4.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform5.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform6.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform7.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform8.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/muxLogico.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/output_files/Waveform.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform1.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform9.vwf
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/Waveform10.vwf
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/francisco/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/francisco/Documentos/Insper/6Semestre/DesignComputadores/PROJETO1/Projeto_relogio_DesComp/db/RELOGIO_MK1.cbx.xml
design_name = relogio
instance = comp, \HEX0[0]~output\, HEX0[0]~output, relogio, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, relogio, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, relogio, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, relogio, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, relogio, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, relogio, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, relogio, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, relogio, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, relogio, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, relogio, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, relogio, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, relogio, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, relogio, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, relogio, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, relogio, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, relogio, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, relogio, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, relogio, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, relogio, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, relogio, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, relogio, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, relogio, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, relogio, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, relogio, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, relogio, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, relogio, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, relogio, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, relogio, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, relogio, 1
instance = comp, \DATA[0]~output\, DATA[0]~output, relogio, 1
instance = comp, \DATA[1]~output\, DATA[1]~output, relogio, 1
instance = comp, \DATA[2]~output\, DATA[2]~output, relogio, 1
instance = comp, \DATA[3]~output\, DATA[3]~output, relogio, 1
instance = comp, \CLK_OUT~output\, CLK_OUT~output, relogio, 1
instance = comp, \HAB7SEG_OUT~output\, HAB7SEG_OUT~output, relogio, 1
instance = comp, \HABRAM_OUT~output\, HABRAM_OUT~output, relogio, 1
instance = comp, \HAB_IO_OUT~output\, HAB_IO_OUT~output, relogio, 1
instance = comp, \ENDR[0]~output\, ENDR[0]~output, relogio, 1
instance = comp, \ENDR[1]~output\, ENDR[1]~output, relogio, 1
instance = comp, \ENDR[2]~output\, ENDR[2]~output, relogio, 1
instance = comp, \ENDR[3]~output\, ENDR[3]~output, relogio, 1
instance = comp, \ENDR[4]~output\, ENDR[4]~output, relogio, 1
instance = comp, \ENDR[5]~output\, ENDR[5]~output, relogio, 1
instance = comp, \ENDR[6]~output\, ENDR[6]~output, relogio, 1
instance = comp, \ENDR[7]~output\, ENDR[7]~output, relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[0]~1\, BASE_DE_TEMPO_2|contador[0]~1, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[0]\, BASE_DE_TEMPO_2|contador[0], relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[1]~0\, BASE_DE_TEMPO_2|contador[1]~0, relogio, 1
instance = comp, \BASE_DE_TEMPO_2|contador[1]\, BASE_DE_TEMPO_2|contador[1], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[1]~11\, BASE_DE_TEMPO_1|contador[1]~11, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[1]\, BASE_DE_TEMPO_1|contador[1], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[2]~13\, BASE_DE_TEMPO_1|contador[2]~13, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[2]\, BASE_DE_TEMPO_1|contador[2], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[3]~15\, BASE_DE_TEMPO_1|contador[3]~15, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[3]\, BASE_DE_TEMPO_1|contador[3], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[4]~17\, BASE_DE_TEMPO_1|contador[4]~17, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[4]\, BASE_DE_TEMPO_1|contador[4], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[5]~19\, BASE_DE_TEMPO_1|contador[5]~19, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[5]\, BASE_DE_TEMPO_1|contador[5], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[6]~21\, BASE_DE_TEMPO_1|contador[6]~21, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[6]\, BASE_DE_TEMPO_1|contador[6], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[7]~23\, BASE_DE_TEMPO_1|contador[7]~23, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[7]\, BASE_DE_TEMPO_1|contador[7], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[8]~25\, BASE_DE_TEMPO_1|contador[8]~25, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[8]\, BASE_DE_TEMPO_1|contador[8], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[9]~27\, BASE_DE_TEMPO_1|contador[9]~27, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[9]\, BASE_DE_TEMPO_1|contador[9], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[10]~29\, BASE_DE_TEMPO_1|contador[10]~29, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[10]\, BASE_DE_TEMPO_1|contador[10], relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[11]~31\, BASE_DE_TEMPO_1|contador[11]~31, relogio, 1
instance = comp, \BASE_DE_TEMPO_1|contador[11]\, BASE_DE_TEMPO_1|contador[11], relogio, 1
instance = comp, \SW0~input\, SW0~input, relogio, 1
instance = comp, \MUX_BASE_TEMPO|saida_MUX\, MUX_BASE_TEMPO|saida_MUX, relogio, 1
instance = comp, \CPU|PC|DOUT[0]~8\, CPU|PC|DOUT[0]~8, relogio, 1
instance = comp, \CPU|PC|DOUT[0]\, CPU|PC|DOUT[0], relogio, 1
instance = comp, \CPU|PC|DOUT[1]~10\, CPU|PC|DOUT[1]~10, relogio, 1
instance = comp, \CPU|PC|DOUT[1]\, CPU|PC|DOUT[1], relogio, 1
instance = comp, \CPU|PC|DOUT[2]~12\, CPU|PC|DOUT[2]~12, relogio, 1
instance = comp, \CPU|PC|DOUT[2]\, CPU|PC|DOUT[2], relogio, 1
instance = comp, \CPU|PC|DOUT[3]~14\, CPU|PC|DOUT[3]~14, relogio, 1
instance = comp, \CPU|PC|DOUT[3]\, CPU|PC|DOUT[3], relogio, 1
instance = comp, \CPU|PC|DOUT[4]~16\, CPU|PC|DOUT[4]~16, relogio, 1
instance = comp, \CPU|PC|DOUT[4]\, CPU|PC|DOUT[4], relogio, 1
instance = comp, \CPU|PC|DOUT[5]~18\, CPU|PC|DOUT[5]~18, relogio, 1
instance = comp, \CPU|PC|DOUT[5]\, CPU|PC|DOUT[5], relogio, 1
instance = comp, \CPU|PC|DOUT[6]~20\, CPU|PC|DOUT[6]~20, relogio, 1
instance = comp, \CPU|PC|DOUT[6]\, CPU|PC|DOUT[6], relogio, 1
instance = comp, \CPU|PC|DOUT[7]~22\, CPU|PC|DOUT[7]~22, relogio, 1
instance = comp, \CPU|PC|DOUT[7]\, CPU|PC|DOUT[7], relogio, 1
instance = comp, \CPU|ROM|memROM~1\, CPU|ROM|memROM~1, relogio, 1
instance = comp, \CPU|ROM|memROM~5\, CPU|ROM|memROM~5, relogio, 1
instance = comp, \CPU|UC|OPCODE[1]\, CPU|UC|OPCODE[1], relogio, 1
instance = comp, \CPU|ROM|memROM~0\, CPU|ROM|memROM~0, relogio, 1
instance = comp, \CPU|ULA|Add0~0\, CPU|ULA|Add0~0, relogio, 1
instance = comp, \CPU|ULA|SAIDA[0]~5\, CPU|ULA|SAIDA[0]~5, relogio, 1
instance = comp, \CPU|ULA|SAIDA[0]~6\, CPU|ULA|SAIDA[0]~6, relogio, 1
instance = comp, \CPU|ROM|memROM~2\, CPU|ROM|memROM~2, relogio, 1
instance = comp, \CPU|ULA|SAIDA[0]\, CPU|ULA|SAIDA[0], relogio, 1
instance = comp, \CPU|UC|MUXHAB\, CPU|UC|MUXHAB, relogio, 1
instance = comp, \CPU|ACU|DOUT[0]\, CPU|ACU|DOUT[0], relogio, 1
instance = comp, \CPU|ROM|memROM~3\, CPU|ROM|memROM~3, relogio, 1
instance = comp, \CPU|ROM|memROM~4\, CPU|ROM|memROM~4, relogio, 1
instance = comp, \CPU|UC|writeEnable\, CPU|UC|writeEnable, relogio, 1
instance = comp, \SEG7ALL|hab_DS~0\, SEG7ALL|hab_DS~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[0]\, SEG7ALL|REGSEG7_DS|DOUT[0], relogio, 1
instance = comp, \CPU|ULA|Add0~1\, CPU|ULA|Add0~1, relogio, 1
instance = comp, \CPU|ULA|SAIDA[1]~8\, CPU|ULA|SAIDA[1]~8, relogio, 1
instance = comp, \~GND\, ~GND, relogio, 1
instance = comp, \CPU|ULA|SAIDA[1]\, CPU|ULA|SAIDA[1], relogio, 1
instance = comp, \CPU|ACU|DOUT[1]\, CPU|ACU|DOUT[1], relogio, 1
instance = comp, \CPU|ULA|SAIDA[2]~10\, CPU|ULA|SAIDA[2]~10, relogio, 1
instance = comp, \CPU|ULA|SAIDA[2]\, CPU|ULA|SAIDA[2], relogio, 1
instance = comp, \CPU|ACU|DOUT[2]\, CPU|ACU|DOUT[2], relogio, 1
instance = comp, \CPU|ULA|SAIDA[3]~12\, CPU|ULA|SAIDA[3]~12, relogio, 1
instance = comp, \CPU|ULA|SAIDA[3]\, CPU|ULA|SAIDA[3], relogio, 1
instance = comp, \CPU|ACU|DOUT[3]\, CPU|ACU|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[3]\, SEG7ALL|REGSEG7_DS|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[2]\, SEG7ALL|REGSEG7_DS|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_DS|DOUT[1]\, SEG7ALL|REGSEG7_DS|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[0]~0\, SEG7ALL|SEG7_DS|rascSaida7seg[0]~0, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[1]~1\, SEG7ALL|SEG7_DS|rascSaida7seg[1]~1, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[2]~2\, SEG7ALL|SEG7_DS|rascSaida7seg[2]~2, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[3]~3\, SEG7ALL|SEG7_DS|rascSaida7seg[3]~3, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[4]~4\, SEG7ALL|SEG7_DS|rascSaida7seg[4]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[5]~5\, SEG7ALL|SEG7_DS|rascSaida7seg[5]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_DS|rascSaida7seg[6]~6\, SEG7ALL|SEG7_DS|rascSaida7seg[6]~6, relogio, 1
instance = comp, \SEG7ALL|hab_US~0\, SEG7ALL|hab_US~0, relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[0]\, SEG7ALL|REGSEG7_US|DOUT[0], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[3]\, SEG7ALL|REGSEG7_US|DOUT[3], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[2]\, SEG7ALL|REGSEG7_US|DOUT[2], relogio, 1
instance = comp, \SEG7ALL|REGSEG7_US|DOUT[1]\, SEG7ALL|REGSEG7_US|DOUT[1], relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[0]~0\, SEG7ALL|SEG7_US|rascSaida7seg[0]~0, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[1]~1\, SEG7ALL|SEG7_US|rascSaida7seg[1]~1, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[2]~2\, SEG7ALL|SEG7_US|rascSaida7seg[2]~2, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[3]~3\, SEG7ALL|SEG7_US|rascSaida7seg[3]~3, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[4]~4\, SEG7ALL|SEG7_US|rascSaida7seg[4]~4, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[5]~5\, SEG7ALL|SEG7_US|rascSaida7seg[5]~5, relogio, 1
instance = comp, \SEG7ALL|SEG7_US|rascSaida7seg[6]~6\, SEG7ALL|SEG7_US|rascSaida7seg[6]~6, relogio, 1
instance = comp, \KEY3~input\, KEY3~input, relogio, 1
