verilog work "baturgultekin_egenalbant_sectionI_TermProjectSim.v"
verilog work "atm_test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
