# Right-Hand Value Generation

This module provides utilities for generating right-hand value (rvalue) references in Verilog code generation, handling the conversion of Assassyn IR nodes into appropriate Verilog signal names and expressions, including the bookkeeping needed to interact with external SystemVerilog modules.

## Summary

The rvalue generation module is responsible for converting Assassyn IR nodes into Verilog-compatible signal names and expressions. It handles various node types including modules, arrays, ports, constants, and expressions, ensuring proper naming conventions and namespace handling for the generated Verilog code.

## Exposed Interfaces

### `dump_rval`

```python
def dump_rval(dumper, node, with_namespace: bool, module_name: str = None) -> str:
    """Dump a reference to a node with options.

    Args:
        dumper: The CIRCTDumper instance
        node: The node to dump
        with_namespace: Whether to include namespace in the name
        module_name: Optional module name to use

    Returns:
        String representation of the rvalue
    """
```

**Explanation**

This is the main function for converting Assassyn IR nodes into Verilog signal references. It performs the following steps:

1. **Operand Unwrapping**: Uses `unwrap_operand()` to handle wrapped operands and get the actual node
2. **External Expression Handling**: Checks if the node is an external expression and generates appropriate port references (`self.<producer>_<value>`), while explicitly skipping `ExternalIntrinsic` handles so that only the underlying `PureIntrinsic.EXTERNAL_OUTPUT_READ` nodes are surfaced as ports.
3. **Type Dispatch**: Uses a dispatch table to route different node types to their specific dump functions.
4. **Expression Handling**: For expression nodes, generates unique names (using `expr_to_name`/`name_counters`) and handles namespace requirements.
5. **Fallback Handling**: Provides fallback mechanisms for subclasses not explicitly handled.

The function supports two modes:
- **Without namespace**: Returns simple signal names (e.g., `"array_name"`)
- **With namespace**: Returns fully qualified names (e.g., `"module_name_array_name"`)

**Project-specific Knowledge Required**:
- Understanding of [CIRCTDumper](/python/assassyn/codegen/verilog/design.md) class structure
- Knowledge of [external expression handling](/python/assassyn/ir/module/external.md)
- Understanding of [name generation utilities](/python/assassyn/utils.md)
- Reference to [expression types](/python/assassyn/ir/expr/expr.md)

## Internal Helpers

### `_dump_expr`

```python
def _dump_expr(dumper, node, with_namespace: bool, module_name: str = None) -> str:
```

**Explanation**

Handles the generation of names for expression nodes. It performs the following steps:

1. **Name Generation**: Creates unique names for expressions using a counter system
2. **Anonymous Expression Handling**: Handles expressions that don't have meaningful names by using 'tmp' as base
3. **Namespace Handling**: Adds module namespace when required
4. **Name Caching**: Maintains a mapping of expressions to their generated names

### `_dump_fifo_pop`

```python
def _dump_fifo_pop(_dumper, node, with_namespace: bool, _module_name: str = None) -> str:
```

**Explanation**

Generates signal names for FIFO pop operations. Returns either the simple FIFO name or the namespaced version depending on the `with_namespace` parameter.

### `_dump_const`

```python
def _dump_const(_dumper, node, _with_namespace: bool, _module_name: str = None) -> str:
```

**Explanation**

Generates Verilog constant expressions by combining the type information with the constant value. Uses the `dump_type()` utility to get the appropriate Verilog type representation.

### `_dump_str`

```python
def _dump_str(_dumper, node, _with_namespace: bool, _module_name: str = None) -> str:
```

**Explanation**

Handles string literals by wrapping them in quotes for Verilog string representation.

### `_dump_record_value`

```python
def _dump_record_value(dumper, node, with_namespace: bool, module_name: str = None) -> str:
```

**Explanation**

Handles record value nodes by recursively calling `dump_rval` on the underlying value.

## Dispatch Table

The module uses a dispatch table `_RVAL_DUMP_DISPATCH` that maps node types to their specific dump functions:

- **Module**: Returns the module name using `namify()`
- **Array**: Returns the array name using `namify()`
- **Port**: Returns the port name using `namify()`
- **FIFOPop**: Uses `_dump_fifo_pop` for FIFO pop operations
- **Const**: Uses `_dump_const` for constant values
- **str**: Uses `_dump_str` for string literals
- **RecordValue**: Uses `_dump_record_value` for record values
- **Wire**: Returns the wire name using `namify()`

**Project-specific Knowledge Required**:
- Understanding of [name generation utilities](/python/assassyn/utils.md)
- Knowledge of [type dumping utilities](/python/assassyn/codegen/verilog/utils.md)
- Reference to [FIFO operations](/python/assassyn/ir/expr/array.md)
- Understanding of [record value types](/python/assassyn/ir/dtype.md)

The rvalue generation is a fundamental part of the Verilog code generation process, used extensively throughout the codebase for converting IR nodes into Verilog signal references.
