//----------------------------------------------------------------------
// TCLs
#set_property verilog_define HDL_DESIGN [current_fileset]

// Includes
//----------------------------------------------------------------------
// Sources
../library/SRAM_Single.v
../library/SRAM_Dual_Distributed.v
../library/FiFo.v

MTSP/Core/*.sv
MTSP/Single/*.sv
MTSP/System/*.sv

//----------------------------------------------------------------------
// XDCs

