{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 09:06:48 2018 " "Info: Processing started: Thu Mar 01 09:06:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_lk " "Info: Assuming node \"clk_lk\" is an undefined clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timing:timer\|hour_s_x_o\[0\] register timing:timer\|hour_t_x_o\[1\] 182.08 MHz 5.492 ns Internal " "Info: Clock \"clk\" has Internal fmax of 182.08 MHz between source register \"timing:timer\|hour_s_x_o\[0\]\" and destination register \"timing:timer\|hour_t_x_o\[1\]\" (period= 5.492 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.231 ns + Longest register register " "Info: + Longest register to register delay is 5.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timing:timer\|hour_s_x_o\[0\] 1 REG LC_X41_Y13_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X41_Y13_N7; Fanout = 12; REG Node = 'timing:timer\|hour_s_x_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.590 ns) 1.925 ns timing:timer\|hour_t_x_o~20 2 COMB LC_X42_Y14_N9 3 " "Info: 2: + IC(1.335 ns) + CELL(0.590 ns) = 1.925 ns; Loc. = LC_X42_Y14_N9; Fanout = 3; COMB Node = 'timing:timer\|hour_t_x_o~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { timing:timer|hour_s_x_o[0] timing:timer|hour_t_x_o~20 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.114 ns) 3.601 ns timing:timer\|hour_t_x_o\[3\]~23 3 COMB LC_X41_Y13_N1 3 " "Info: 3: + IC(1.562 ns) + CELL(0.114 ns) = 3.601 ns; Loc. = LC_X41_Y13_N1; Fanout = 3; COMB Node = 'timing:timer\|hour_t_x_o\[3\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { timing:timer|hour_t_x_o~20 timing:timer|hour_t_x_o[3]~23 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.867 ns) 5.231 ns timing:timer\|hour_t_x_o\[1\] 4 REG LC_X40_Y13_N0 9 " "Info: 4: + IC(0.763 ns) + CELL(0.867 ns) = 5.231 ns; Loc. = LC_X40_Y13_N0; Fanout = 9; REG Node = 'timing:timer\|hour_t_x_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 30.03 % ) " "Info: Total cell delay = 1.571 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.660 ns ( 69.97 % ) " "Info: Total interconnect delay = 3.660 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.231 ns" { timing:timer|hour_s_x_o[0] timing:timer|hour_t_x_o~20 timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.231 ns" { timing:timer|hour_s_x_o[0] {} timing:timer|hour_t_x_o~20 {} timing:timer|hour_t_x_o[3]~23 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 1.335ns 1.562ns 0.763ns } { 0.000ns 0.590ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|hour_t_x_o\[1\] 2 REG LC_X40_Y13_N0 9 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X40_Y13_N0; Fanout = 9; REG Node = 'timing:timer\|hour_t_x_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|hour_s_x_o\[0\] 2 REG LC_X41_Y13_N7 12 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X41_Y13_N7; Fanout = 12; REG Node = 'timing:timer\|hour_s_x_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_s_x_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_s_x_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 112 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.231 ns" { timing:timer|hour_s_x_o[0] timing:timer|hour_t_x_o~20 timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.231 ns" { timing:timer|hour_s_x_o[0] {} timing:timer|hour_t_x_o~20 {} timing:timer|hour_t_x_o[3]~23 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 1.335ns 1.562ns 0.763ns } { 0.000ns 0.590ns 0.114ns 0.867ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_s_x_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_s_x_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_lk register alarm_clock:alarm_clock_ex\|change_t register change:change_ex\|hour_s_y_o\[1\] 174.31 MHz 5.737 ns Internal " "Info: Clock \"clk_lk\" has Internal fmax of 174.31 MHz between source register \"alarm_clock:alarm_clock_ex\|change_t\" and destination register \"change:change_ex\|hour_s_y_o\[1\]\" (period= 5.737 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.476 ns + Longest register register " "Info: + Longest register to register delay is 5.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alarm_clock:alarm_clock_ex\|change_t 1 REG LC_X38_Y15_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y15_N6; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns change:change_ex\|always1~2 2 COMB LC_X38_Y15_N6 2 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X38_Y15_N6; Fanout = 2; COMB Node = 'change:change_ex\|always1~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.114 ns) 0.921 ns change:change_ex\|hour_t_y_o\[0\]~33 3 COMB LC_X38_Y15_N3 5 " "Info: 3: + IC(0.429 ns) + CELL(0.114 ns) = 0.921 ns; Loc. = LC_X38_Y15_N3; Fanout = 5; COMB Node = 'change:change_ex\|hour_t_y_o\[0\]~33'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 1.463 ns change:change_ex\|hour_s_y_o~34 4 COMB LC_X38_Y15_N8 2 " "Info: 4: + IC(0.428 ns) + CELL(0.114 ns) = 1.463 ns; Loc. = LC_X38_Y15_N8; Fanout = 2; COMB Node = 'change:change_ex\|hour_s_y_o~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.292 ns) 3.314 ns change:change_ex\|hour_s_y_o~35 5 COMB LC_X36_Y13_N8 1 " "Info: 5: + IC(1.559 ns) + CELL(0.292 ns) = 3.314 ns; Loc. = LC_X36_Y13_N8; Fanout = 1; COMB Node = 'change:change_ex\|hour_s_y_o~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.607 ns) 5.476 ns change:change_ex\|hour_s_y_o\[1\] 6 REG LC_X38_Y15_N0 8 " "Info: 6: + IC(1.555 ns) + CELL(0.607 ns) = 5.476 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 27.48 % ) " "Info: Total cell delay = 1.505 ns ( 27.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 72.52 % ) " "Info: Total interconnect delay = 3.971 ns ( 72.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t {} change:change_ex|always1~2 {} change:change_ex|hour_t_y_o[0]~33 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.429ns 0.428ns 1.559ns 1.555ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.292ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|hour_s_y_o\[1\] 2 REG LC_X38_Y15_N0 8 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"clk_lk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns alarm_clock:alarm_clock_ex\|change_t 2 REG LC_X38_Y15_N6 4 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N6; Fanout = 4; REG Node = 'alarm_clock:alarm_clock_ex\|change_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} alarm_clock:alarm_clock_ex|change_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} alarm_clock:alarm_clock_ex|change_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 307 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t change:change_ex|always1~2 change:change_ex|hour_t_y_o[0]~33 change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.476 ns" { alarm_clock:alarm_clock_ex|change_t {} change:change_ex|always1~2 {} change:change_ex|hour_t_y_o[0]~33 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.429ns 0.428ns 1.559ns 1.555ns } { 0.000ns 0.378ns 0.114ns 0.114ns 0.292ns 0.607ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk alarm_clock:alarm_clock_ex|change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} alarm_clock:alarm_clock_ex|change_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "change:change_ex\|hour_s_y_o\[1\] Model clk_lk 13.540 ns register " "Info: tsu for register \"change:change_ex\|hour_s_y_o\[1\]\" (data pin = \"Model\", clock pin = \"clk_lk\") is 13.540 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.681 ns + Longest pin register " "Info: + Longest pin to register delay is 16.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Model 1 PIN PIN_240 42 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 42; PIN Node = 'Model'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Model } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.603 ns) + CELL(0.590 ns) 12.668 ns change:change_ex\|hour_s_y_o~34 2 COMB LC_X38_Y15_N8 2 " "Info: 2: + IC(10.603 ns) + CELL(0.590 ns) = 12.668 ns; Loc. = LC_X38_Y15_N8; Fanout = 2; COMB Node = 'change:change_ex\|hour_s_y_o~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.193 ns" { Model change:change_ex|hour_s_y_o~34 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.292 ns) 14.519 ns change:change_ex\|hour_s_y_o~35 3 COMB LC_X36_Y13_N8 1 " "Info: 3: + IC(1.559 ns) + CELL(0.292 ns) = 14.519 ns; Loc. = LC_X36_Y13_N8; Fanout = 1; COMB Node = 'change:change_ex\|hour_s_y_o~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.607 ns) 16.681 ns change:change_ex\|hour_s_y_o\[1\] 4 REG LC_X38_Y15_N0 8 " "Info: 4: + IC(1.555 ns) + CELL(0.607 ns) = 16.681 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.162 ns" { change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.964 ns ( 17.77 % ) " "Info: Total cell delay = 2.964 ns ( 17.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.717 ns ( 82.23 % ) " "Info: Total interconnect delay = 13.717 ns ( 82.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.681 ns" { Model change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.681 ns" { Model {} Model~out0 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 10.603ns 1.559ns 1.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|hour_s_y_o\[1\] 2 REG LC_X38_Y15_N0 8 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N0; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.681 ns" { Model change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.681 ns" { Model {} Model~out0 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 10.603ns 1.559ns 1.555ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.607ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk alarm timing:timer\|alarm 13.938 ns register " "Info: tco from clock \"clk\" to destination pin \"alarm\" through register \"timing:timer\|alarm\" is 13.938 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|alarm 2 REG LC_X42_Y14_N3 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X42_Y14_N3; Fanout = 1; REG Node = 'timing:timer\|alarm'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|alarm } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|alarm {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.536 ns + Longest register pin " "Info: + Longest register to pin delay is 10.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timing:timer\|alarm 1 REG LC_X42_Y14_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y14_N3; Fanout = 1; REG Node = 'timing:timer\|alarm'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timing:timer|alarm } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.333 ns) + CELL(0.590 ns) 2.923 ns alarm~0 2 COMB LC_X31_Y12_N2 1 " "Info: 2: + IC(2.333 ns) + CELL(0.590 ns) = 2.923 ns; Loc. = LC_X31_Y12_N2; Fanout = 1; COMB Node = 'alarm~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { timing:timer|alarm alarm~0 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.489 ns) + CELL(2.124 ns) 10.536 ns alarm 3 PIN PIN_1 0 " "Info: 3: + IC(5.489 ns) + CELL(2.124 ns) = 10.536 ns; Loc. = PIN_1; Fanout = 0; PIN Node = 'alarm'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.613 ns" { alarm~0 alarm } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.714 ns ( 25.76 % ) " "Info: Total cell delay = 2.714 ns ( 25.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.822 ns ( 74.24 % ) " "Info: Total interconnect delay = 7.822 ns ( 74.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.536 ns" { timing:timer|alarm alarm~0 alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.536 ns" { timing:timer|alarm {} alarm~0 {} alarm {} } { 0.000ns 2.333ns 5.489ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|alarm {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.536 ns" { timing:timer|alarm alarm~0 alarm } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.536 ns" { timing:timer|alarm {} alarm~0 {} alarm {} } { 0.000ns 2.333ns 5.489ns } { 0.000ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Model LD_m 21.304 ns Longest " "Info: Longest tpd from source pin \"Model\" to destination pin \"LD_m\" is 21.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Model 1 PIN PIN_240 42 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 42; PIN Node = 'Model'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Model } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.971 ns) + CELL(0.590 ns) 13.036 ns LD_m~1 2 COMB LC_X43_Y15_N2 1 " "Info: 2: + IC(10.971 ns) + CELL(0.590 ns) = 13.036 ns; Loc. = LC_X43_Y15_N2; Fanout = 1; COMB Node = 'LD_m~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.561 ns" { Model LD_m~1 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.144 ns) + CELL(2.124 ns) 21.304 ns LD_m 3 PIN PIN_8 0 " "Info: 3: + IC(6.144 ns) + CELL(2.124 ns) = 21.304 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'LD_m'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.268 ns" { LD_m~1 LD_m } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.189 ns ( 19.66 % ) " "Info: Total cell delay = 4.189 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.115 ns ( 80.34 % ) " "Info: Total interconnect delay = 17.115 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.304 ns" { Model LD_m~1 LD_m } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.304 ns" { Model {} Model~out0 {} LD_m~1 {} LD_m {} } { 0.000ns 0.000ns 10.971ns 6.144ns } { 0.000ns 1.475ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "change:change_ex\|clk_t clk clk_lk -0.034 ns register " "Info: th for register \"change:change_ex\|clk_t\" (data pin = \"clk\", clock pin = \"clk_lk\") is -0.034 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|clk_t 2 REG LC_X38_Y15_N3 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X38_Y15_N3; Fanout = 1; REG Node = 'change:change_ex\|clk_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.227 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.115 ns) 3.227 ns change:change_ex\|clk_t 2 REG LC_X38_Y15_N3 1 " "Info: 2: + IC(1.643 ns) + CELL(0.115 ns) = 3.227 ns; Loc. = LC_X38_Y15_N3; Fanout = 1; REG Node = 'change:change_ex\|clk_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.758 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 49.09 % ) " "Info: Total cell delay = 1.584 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 50.91 % ) " "Info: Total interconnect delay = 1.643 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.227 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.227 ns" { clk {} clk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.227 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.227 ns" { clk {} clk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 09:06:49 2018 " "Info: Processing ended: Thu Mar 01 09:06:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
