Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Feb 12 11:06:31 2023
| Host         : LAPTOP-RLSJ6GTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.880        0.000                      0                  608        0.072        0.000                      0                  608        3.000        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.841}     39.683          25.200          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.880        0.000                      0                  608        0.072        0.000                      0                  608       19.341        0.000                       0                    96  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.880ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 3.421ns (53.119%)  route 3.019ns (46.881%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.133 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.583    -0.928    image_gen_impl/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  image_gen_impl/dout_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.944 r  image_gen_impl/dout_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.009    image_gen_impl/dout_reg_2_6_n_0
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.434 r  image_gen_impl/dout_reg_3_6/DOADO[0]
                         net (fo=1, routed)           2.330     4.764    image_gen_impl/dout_reg_3_6_n_35
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.888 r  image_gen_impl/vga_red[2]_i_1/O
                         net (fo=2, routed)           0.624     5.512    red[0]
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.446    38.133    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]_lopt_replica/C
                         clock pessimism              0.484    38.617    
                         clock uncertainty           -0.167    38.450    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.058    38.392    vga_red_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                          -5.512    
  -------------------------------------------------------------------
                         slack                                 32.880    

Slack (MET) :             32.893ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_2_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 3.421ns (53.251%)  route 3.003ns (46.749%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.133 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.583    -0.928    image_gen_impl/clk_out1
    RAMB36_X2Y14         RAMB36E1                                     r  image_gen_impl/dout_reg_2_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.944 r  image_gen_impl/dout_reg_2_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.009    image_gen_impl/dout_reg_2_6_n_0
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.434 r  image_gen_impl/dout_reg_3_6/DOADO[0]
                         net (fo=1, routed)           2.330     4.764    image_gen_impl/dout_reg_3_6_n_35
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.124     4.888 r  image_gen_impl/vga_red[2]_i_1/O
                         net (fo=2, routed)           0.608     5.496    red[0]
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.446    38.133    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]/C
                         clock pessimism              0.484    38.617    
                         clock uncertainty           -0.167    38.450    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.061    38.389    vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                 32.893    

Slack (MET) :             33.001ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 3.421ns (54.284%)  route 2.881ns (45.716%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.138 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.582    -0.929    image_gen_impl/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  image_gen_impl/dout_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.943 r  image_gen_impl/dout_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.008    image_gen_impl/dout_reg_0_2_n_0
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.433 r  image_gen_impl/dout_reg_1_2/DOADO[0]
                         net (fo=1, routed)           2.473     4.906    image_gen_impl/dout_reg_1_2_n_35
    SLICE_X13Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.030 r  image_gen_impl/vga_blue[3]_i_1/O
                         net (fo=2, routed)           0.342     5.373    blue[1]
    SLICE_X13Y48         FDRE                                         r  vga_blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.451    38.138    clk_25mhz
    SLICE_X13Y48         FDRE                                         r  vga_blue_reg[3]_lopt_replica/C
                         clock pessimism              0.484    38.622    
                         clock uncertainty           -0.167    38.455    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.081    38.374    vga_blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.374    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                 33.001    

Slack (MET) :             33.016ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.301ns  (logic 3.421ns (54.292%)  route 2.880ns (45.708%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 38.138 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.582    -0.929    image_gen_impl/clk_out1
    RAMB36_X1Y14         RAMB36E1                                     r  image_gen_impl/dout_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.943 r  image_gen_impl/dout_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.008    image_gen_impl/dout_reg_0_2_n_0
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.433 r  image_gen_impl/dout_reg_1_2/DOADO[0]
                         net (fo=1, routed)           2.473     4.906    image_gen_impl/dout_reg_1_2_n_35
    SLICE_X13Y49         LUT6 (Prop_lut6_I5_O)        0.124     5.030 r  image_gen_impl/vga_blue[3]_i_1/O
                         net (fo=2, routed)           0.341     5.372    blue[1]
    SLICE_X13Y48         FDRE                                         r  vga_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.451    38.138    clk_25mhz
    SLICE_X13Y48         FDRE                                         r  vga_blue_reg[3]/C
                         clock pessimism              0.484    38.622    
                         clock uncertainty           -0.167    38.455    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.067    38.388    vga_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.388    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 33.016    

Slack (MET) :             33.298ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 3.421ns (56.481%)  route 2.636ns (43.519%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.133 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.606    -0.906    image_gen_impl/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  image_gen_impl/dout_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.966 r  image_gen_impl/dout_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.031    image_gen_impl/dout_reg_0_4_n_0
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.456 r  image_gen_impl/dout_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.770     4.227    image_gen_impl/dout_reg_1_4_n_35
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  image_gen_impl/vga_green[2]_i_1/O
                         net (fo=2, routed)           0.800     5.151    green[0]
    SLICE_X36Y47         FDRE                                         r  vga_green_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.446    38.133    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_green_reg[2]_lopt_replica/C
                         clock pessimism              0.564    38.697    
                         clock uncertainty           -0.167    38.530    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.081    38.449    vga_green_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.449    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                 33.298    

Slack (MET) :             33.306ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 3.421ns (56.427%)  route 2.642ns (43.573%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 38.133 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.606    -0.906    image_gen_impl/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  image_gen_impl/dout_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.966 r  image_gen_impl/dout_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.031    image_gen_impl/dout_reg_0_4_n_0
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.456 r  image_gen_impl/dout_reg_1_4/DOADO[0]
                         net (fo=1, routed)           1.770     4.227    image_gen_impl/dout_reg_1_4_n_35
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.351 r  image_gen_impl/vga_green[2]_i_1/O
                         net (fo=2, routed)           0.806     5.157    green[0]
    SLICE_X36Y47         FDRE                                         r  vga_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.446    38.133    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_green_reg[2]/C
                         clock pessimism              0.564    38.697    
                         clock uncertainty           -0.167    38.530    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.067    38.463    vga_green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.463    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                 33.306    

Slack (MET) :             33.395ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 3.421ns (57.062%)  route 2.574ns (42.938%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.132 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.605    -0.907    image_gen_impl/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  image_gen_impl/dout_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.965 r  image_gen_impl/dout_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.030    image_gen_impl/dout_reg_0_1_n_0
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.455 r  image_gen_impl/dout_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.711     4.166    image_gen_impl/dout_reg_1_1_n_35
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.290 r  image_gen_impl/vga_blue[2]_i_1/O
                         net (fo=2, routed)           0.798     5.088    blue[0]
    SLICE_X38Y46         FDRE                                         r  vga_blue_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.445    38.132    clk_25mhz
    SLICE_X38Y46         FDRE                                         r  vga_blue_reg[2]_lopt_replica/C
                         clock pessimism              0.564    38.696    
                         clock uncertainty           -0.167    38.529    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.045    38.484    vga_blue_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.484    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                 33.395    

Slack (MET) :             33.409ns  (required time - arrival time)
  Source:                 image_gen_impl/dout_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.995ns  (logic 3.421ns (57.062%)  route 2.574ns (42.938%))
  Logic Levels:           2  (LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.132 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.605    -0.907    image_gen_impl/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  image_gen_impl/dout_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     1.965 r  image_gen_impl/dout_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.030    image_gen_impl/dout_reg_0_1_n_0
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     2.455 r  image_gen_impl/dout_reg_1_1/DOADO[0]
                         net (fo=1, routed)           1.711     4.166    image_gen_impl/dout_reg_1_1_n_35
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.290 r  image_gen_impl/vga_blue[2]_i_1/O
                         net (fo=2, routed)           0.798     5.088    blue[0]
    SLICE_X38Y46         FDRE                                         r  vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.445    38.132    clk_25mhz
    SLICE_X38Y46         FDRE                                         r  vga_blue_reg[2]/C
                         clock pessimism              0.564    38.696    
                         clock uncertainty           -0.167    38.529    
    SLICE_X38Y46         FDRE (Setup_fdre_C_D)       -0.031    38.498    vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -5.088    
  -------------------------------------------------------------------
                         slack                                 33.409    

Slack (MET) :             33.579ns  (required time - arrival time)
  Source:                 impl_vga_counter/mem_idx_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_0_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 0.668ns (12.793%)  route 4.553ns (87.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 38.176 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.557    -0.955    impl_vga_counter/clk_out1
    SLICE_X12Y54         FDRE                                         r  impl_vga_counter/mem_idx_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  impl_vga_counter/mem_idx_reg[16]/Q
                         net (fo=36, routed)          3.612     3.175    image_gen_impl/Q[16]
    SLICE_X56Y46         LUT5 (Prop_lut5_I1_O)        0.150     3.325 r  image_gen_impl/dout_reg_0_4_ENARDEN_cooolgate_en_gate_10_LOPT_REMAP/O
                         net (fo=1, routed)           0.942     4.266    image_gen_impl/dout_reg_0_4_ENARDEN_cooolgate_en_sig_7
    RAMB36_X2Y6          RAMB36E1                                     r  image_gen_impl/dout_reg_0_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.489    38.176    image_gen_impl/clk_out1
    RAMB36_X2Y6          RAMB36E1                                     r  image_gen_impl/dout_reg_0_4/CLKARDCLK
                         clock pessimism              0.484    38.659    
                         clock uncertainty           -0.167    38.492    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    37.845    image_gen_impl/dout_reg_0_4
  -------------------------------------------------------------------
                         required time                         37.845    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                 33.579    

Slack (MET) :             33.665ns  (required time - arrival time)
  Source:                 impl_vga_counter/mem_idx_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.683ns  (clk_out1_clk_wiz_0 rise@39.683ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.670ns (13.088%)  route 4.449ns (86.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 38.180 - 39.683 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.557    -0.955    impl_vga_counter/clk_out1
    SLICE_X12Y54         FDRE                                         r  impl_vga_counter/mem_idx_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518    -0.437 f  impl_vga_counter/mem_idx_reg[16]/Q
                         net (fo=36, routed)          3.602     3.165    image_gen_impl/Q[16]
    SLICE_X56Y46         LUT5 (Prop_lut5_I1_O)        0.152     3.317 r  image_gen_impl/dout_reg_1_4_ENARDEN_cooolgate_en_gate_22_LOPT_REMAP/O
                         net (fo=1, routed)           0.848     4.164    image_gen_impl/dout_reg_1_4_ENARDEN_cooolgate_en_sig_13
    RAMB36_X2Y7          RAMB36E1                                     r  image_gen_impl/dout_reg_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.683    39.683 r  
    W5                                                0.000    39.683 r  clk (IN)
                         net (fo=0)                   0.000    39.683    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.071 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.232    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.015 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.596    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.687 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.493    38.180    image_gen_impl/clk_out1
    RAMB36_X2Y7          RAMB36E1                                     r  image_gen_impl/dout_reg_1_4/CLKARDCLK
                         clock pessimism              0.484    38.663    
                         clock uncertainty           -0.167    38.496    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    37.829    image_gen_impl/dout_reg_1_4
  -------------------------------------------------------------------
                         required time                         37.829    
                         arrival time                          -4.164    
  -------------------------------------------------------------------
                         slack                                 33.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            hsync_s2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.018%)  route 0.255ns (54.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.565    -0.616    impl_vga_counter/clk_out1
    SLICE_X12Y51         FDRE                                         r  impl_vga_counter/pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 f  impl_vga_counter/pos_x_reg[7]/Q
                         net (fo=7, routed)           0.255    -0.197    impl_vga_counter/pos_x[7]
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.045    -0.152 r  impl_vga_counter/hsync_s2_i_1/O
                         net (fo=1, routed)           0.000    -0.152    hsync_s1
    SLICE_X12Y49         FDRE                                         r  hsync_s2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.837    -0.853    clk_25mhz
    SLICE_X12Y49         FDRE                                         r  hsync_s2_reg/C
                         clock pessimism              0.508    -0.344    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.120    -0.224    hsync_s2_reg
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 impl_vga_counter/mem_idx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_5/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.164ns (27.748%)  route 0.427ns (72.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.564    -0.617    impl_vga_counter/clk_out1
    SLICE_X12Y53         FDRE                                         r  impl_vga_counter/mem_idx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  impl_vga_counter/mem_idx_reg[10]/Q
                         net (fo=32, routed)          0.427    -0.026    image_gen_impl/Q[10]
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.879    -0.810    image_gen_impl/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/CLKARDCLK
                         clock pessimism              0.508    -0.302    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.119    image_gen_impl/dout_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 impl_vga_counter/mem_idx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_5/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.248%)  route 0.438ns (72.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.564    -0.617    impl_vga_counter/clk_out1
    SLICE_X12Y53         FDRE                                         r  impl_vga_counter/mem_idx_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  impl_vga_counter/mem_idx_reg[9]/Q
                         net (fo=32, routed)          0.438    -0.015    image_gen_impl/Q[9]
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.879    -0.810    image_gen_impl/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/CLKARDCLK
                         clock pessimism              0.508    -0.302    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.119    image_gen_impl/dout_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 impl_vga_counter/mem_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.188%)  route 0.439ns (72.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.565    -0.616    impl_vga_counter/clk_out1
    SLICE_X14Y51         FDRE                                         r  impl_vga_counter/mem_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  impl_vga_counter/mem_idx_reg[4]/Q
                         net (fo=32, routed)          0.439    -0.013    image_gen_impl/Q[4]
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.879    -0.810    image_gen_impl/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/CLKARDCLK
                         clock pessimism              0.508    -0.302    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.119    image_gen_impl/dout_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 impl_vga_counter/mem_idx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.137%)  route 0.440ns (72.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.565    -0.616    impl_vga_counter/clk_out1
    SLICE_X14Y51         FDRE                                         r  impl_vga_counter/mem_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  impl_vga_counter/mem_idx_reg[2]/Q
                         net (fo=32, routed)          0.440    -0.012    image_gen_impl/Q[2]
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.879    -0.810    image_gen_impl/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/CLKARDCLK
                         clock pessimism              0.508    -0.302    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.119    image_gen_impl/dout_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 impl_vga_counter/mem_idx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_5/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.164ns (27.055%)  route 0.442ns (72.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.564    -0.617    impl_vga_counter/clk_out1
    SLICE_X12Y53         FDRE                                         r  impl_vga_counter/mem_idx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  impl_vga_counter/mem_idx_reg[11]/Q
                         net (fo=32, routed)          0.442    -0.011    image_gen_impl/Q[11]
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.879    -0.810    image_gen_impl/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/CLKARDCLK
                         clock pessimism              0.508    -0.302    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.119    image_gen_impl/dout_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 impl_vga_counter/mem_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.164ns (26.970%)  route 0.444ns (73.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.565    -0.616    impl_vga_counter/clk_out1
    SLICE_X14Y51         FDRE                                         r  impl_vga_counter/mem_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  impl_vga_counter/mem_idx_reg[3]/Q
                         net (fo=32, routed)          0.444    -0.008    image_gen_impl/Q[3]
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.879    -0.810    image_gen_impl/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/CLKARDCLK
                         clock pessimism              0.508    -0.302    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.119    image_gen_impl/dout_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.565    -0.616    impl_vga_counter/clk_out1
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  impl_vga_counter/pos_x_reg[8]/Q
                         net (fo=6, routed)           0.077    -0.398    impl_vga_counter/pos_x[8]
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.045    -0.353 r  impl_vga_counter/pos_x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    impl_vga_counter/pos_x_0[9]
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.834    -0.855    impl_vga_counter/clk_out1
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[9]/C
                         clock pessimism              0.252    -0.603    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.121    -0.482    impl_vga_counter/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 impl_vga_counter/pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            impl_vga_counter/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.565    -0.616    impl_vga_counter/clk_out1
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  impl_vga_counter/pos_x_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.365    impl_vga_counter/pos_x[1]
    SLICE_X12Y50         LUT5 (Prop_lut5_I2_O)        0.048    -0.317 r  impl_vga_counter/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    impl_vga_counter/pos_x_0[4]
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.834    -0.855    impl_vga_counter/clk_out1
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[4]/C
                         clock pessimism              0.252    -0.603    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.131    -0.472    impl_vga_counter/pos_x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 impl_vga_counter/mem_idx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            image_gen_impl/dout_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (25.006%)  route 0.492ns (74.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.565    -0.616    impl_vga_counter/clk_out1
    SLICE_X12Y52         FDRE                                         r  impl_vga_counter/mem_idx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  impl_vga_counter/mem_idx_reg[8]/Q
                         net (fo=32, routed)          0.492     0.040    image_gen_impl/Q[8]
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.879    -0.810    image_gen_impl/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  image_gen_impl/dout_reg_1_5/CLKARDCLK
                         clock pessimism              0.508    -0.302    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.119    image_gen_impl/dout_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.841 }
Period(ns):         39.683
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y6      image_gen_impl/dout_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y14     image_gen_impl/dout_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y8      image_gen_impl/dout_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y6      image_gen_impl/dout_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y8      image_gen_impl/dout_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X0Y12     image_gen_impl/dout_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y7      image_gen_impl/dout_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X1Y15     image_gen_impl/dout_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y9      image_gen_impl/dout_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.683      36.791     RAMB36_X2Y7      image_gen_impl/dout_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.683      173.677    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y49     de_s2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y49     de_s2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y49     hsync_s2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y49     hsync_s2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y48     vga_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y48     vga_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y49     de_s2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y49     de_s2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y49     hsync_s2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X12Y49     hsync_s2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X38Y46     vga_blue_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y48     vga_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.841      19.341     SLICE_X13Y48     vga_blue_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_green_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 3.977ns (56.016%)  route 3.123ns (43.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.566    -0.946    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_green_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  vga_green_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.123     2.633    vga_green_reg[2]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521     6.154 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.154    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 4.037ns (57.575%)  route 2.975ns (42.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.565    -0.947    clk_25mhz
    SLICE_X38Y46         FDRE                                         r  vga_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_blue_reg[2]/Q
                         net (fo=1, routed)           2.975     2.546    vga_blue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     6.065 r  vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.065    vga_blue[2]
    K18                                                               r  vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.006ns  (logic 4.013ns (57.286%)  route 2.992ns (42.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.565    -0.947    clk_25mhz
    SLICE_X38Y46         FDRE                                         r  vga_blue_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  vga_blue_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.992     2.564    vga_blue_reg[2]_lopt_replica_1
    N18                  OBUF (Prop_obuf_I_O)         3.495     6.059 r  vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.059    vga_blue[0]
    N18                                                               r  vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 3.980ns (58.435%)  route 2.831ns (41.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.566    -0.946    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           2.831     2.341    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.865 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.865    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 3.961ns (58.458%)  route 2.815ns (41.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.566    -0.946    clk_25mhz
    SLICE_X36Y49         FDRE                                         r  vga_green_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  vga_green_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.815     2.326    vga_green_reg[3]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.831 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.831    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 3.985ns (58.813%)  route 2.791ns (41.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.566    -0.946    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  vga_green_reg[2]/Q
                         net (fo=1, routed)           2.791     2.301    vga_green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.830 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.830    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.020ns (59.611%)  route 2.724ns (40.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.569    -0.943    clk_25mhz
    SLICE_X12Y46         FDRE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           2.724     2.300    vga_red_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.802 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.802    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.986ns (60.670%)  route 2.584ns (39.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.566    -0.946    clk_25mhz
    SLICE_X36Y49         FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           2.584     2.095    vga_green_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.625 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.625    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.497ns  (logic 3.980ns (61.259%)  route 2.517ns (38.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.566    -0.946    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  vga_red_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.517     2.027    vga_red_reg[2]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.551 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.551    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.413ns  (logic 4.021ns (62.703%)  route 2.392ns (37.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.569    -0.943    clk_25mhz
    SLICE_X10Y45         FDRE                                         r  vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.425 r  vga_vsync_reg/Q
                         net (fo=1, routed)           2.392     1.967    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.471 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.471    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_red_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.384ns (69.367%)  route 0.611ns (30.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566    -0.615    clk_25mhz
    SLICE_X12Y46         FDRE                                         r  vga_red_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga_red_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.611     0.160    vga_red_reg[3]_lopt_replica_1
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.380 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.380    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.346ns (65.931%)  route 0.695ns (34.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.567    -0.614    clk_25mhz
    SLICE_X13Y48         FDRE                                         r  vga_blue_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga_blue_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.695     0.222    vga_blue_reg[3]_lopt_replica_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.426 r  vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.426    vga_blue[1]
    L18                                                               r  vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.362ns (66.534%)  route 0.685ns (33.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566    -0.615    clk_25mhz
    SLICE_X10Y46         FDRE                                         r  vga_hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga_hsync_reg/Q
                         net (fo=1, routed)           0.685     0.234    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.431 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.431    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.368ns (66.643%)  route 0.685ns (33.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566    -0.615    clk_25mhz
    SLICE_X10Y45         FDRE                                         r  vga_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga_vsync_reg/Q
                         net (fo=1, routed)           0.685     0.234    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.438 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.438    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.367ns (65.819%)  route 0.710ns (34.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.567    -0.614    clk_25mhz
    SLICE_X13Y48         FDRE                                         r  vga_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  vga_blue_reg[3]/Q
                         net (fo=1, routed)           0.710     0.236    vga_blue_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.462 r  vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.462    vga_blue[3]
    J18                                                               r  vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.366ns (64.190%)  route 0.762ns (35.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.564    -0.617    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_red_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.762     0.285    vga_red_reg[2]_lopt_replica_1
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.510 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.510    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.368ns (62.687%)  route 0.814ns (37.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.566    -0.615    clk_25mhz
    SLICE_X12Y46         FDRE                                         r  vga_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.814     0.363    vga_red_OBUF[1]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.566 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.566    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.372ns (62.363%)  route 0.828ns (37.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.564    -0.617    clk_25mhz
    SLICE_X36Y49         FDRE                                         r  vga_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_green_reg[3]/Q
                         net (fo=1, routed)           0.828     0.352    vga_green_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.583 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.583    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.348ns (59.451%)  route 0.919ns (40.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.564    -0.617    clk_25mhz
    SLICE_X36Y49         FDRE                                         r  vga_green_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_green_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.919     0.443    vga_green_reg[3]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.649 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.649    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.366ns (59.729%)  route 0.921ns (40.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.564    -0.617    clk_25mhz
    SLICE_X36Y47         FDRE                                         r  vga_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.921     0.445    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.669 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.669    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.894    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.752 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.282    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.311 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.127    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            image_gen_impl/image_gen_impl/dout_reg_0_1_cooolgate_en_gate_1_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.569ns  (logic 1.441ns (25.880%)  route 4.128ns (74.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          4.128     5.569    image_gen_impl/pwropt
    SLICE_X13Y51         FDCE                                         r  image_gen_impl/image_gen_impl/dout_reg_0_1_cooolgate_en_gate_1_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    image_gen_impl/clk_out1
    SLICE_X13Y51         FDCE                                         r  image_gen_impl/image_gen_impl/dout_reg_0_1_cooolgate_en_gate_1_cooolDelFlop/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.290ns  (logic 1.441ns (27.248%)  route 3.848ns (72.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.848     5.290    impl_vga_counter/SR[0]
    SLICE_X12Y51         FDRE                                         r  impl_vga_counter/pos_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X12Y51         FDRE                                         r  impl_vga_counter/pos_x_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.290ns  (logic 1.441ns (27.248%)  route 3.848ns (72.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.848     5.290    impl_vga_counter/SR[0]
    SLICE_X12Y51         FDRE                                         r  impl_vga_counter/pos_x_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X12Y51         FDRE                                         r  impl_vga_counter/pos_x_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.441ns (29.641%)  route 3.421ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.421     4.862    impl_vga_counter/SR[0]
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.441ns (29.641%)  route 3.421ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.421     4.862    impl_vga_counter/SR[0]
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.441ns (29.641%)  route 3.421ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.421     4.862    impl_vga_counter/SR[0]
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.441ns (29.641%)  route 3.421ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.421     4.862    impl_vga_counter/SR[0]
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.441ns (29.641%)  route 3.421ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.421     4.862    impl_vga_counter/SR[0]
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X12Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.441ns (29.641%)  route 3.421ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.421     4.862    impl_vga_counter/SR[0]
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_x_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.862ns  (logic 1.441ns (29.641%)  route 3.421ns (70.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          3.421     4.862    impl_vga_counter/SR[0]
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          1.441    -1.555    impl_vga_counter/clk_out1
    SLICE_X13Y50         FDRE                                         r  impl_vga_counter/pos_x_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.210ns (15.904%)  route 1.108ns (84.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.108     1.317    impl_vga_counter/SR[0]
    SLICE_X13Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.837    -0.853    impl_vga_counter/clk_out1
    SLICE_X13Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.210ns (15.904%)  route 1.108ns (84.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.108     1.317    impl_vga_counter/SR[0]
    SLICE_X13Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.837    -0.853    impl_vga_counter/clk_out1
    SLICE_X13Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.210ns (15.904%)  route 1.108ns (84.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.108     1.317    impl_vga_counter/SR[0]
    SLICE_X13Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.837    -0.853    impl_vga_counter/clk_out1
    SLICE_X13Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.210ns (15.401%)  route 1.151ns (84.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.151     1.360    impl_vga_counter/SR[0]
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.836    -0.854    impl_vga_counter/clk_out1
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.210ns (15.401%)  route 1.151ns (84.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.151     1.360    impl_vga_counter/SR[0]
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.836    -0.854    impl_vga_counter/clk_out1
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.210ns (15.401%)  route 1.151ns (84.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.151     1.360    impl_vga_counter/SR[0]
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.836    -0.854    impl_vga_counter/clk_out1
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.210ns (15.401%)  route 1.151ns (84.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.151     1.360    impl_vga_counter/SR[0]
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.836    -0.854    impl_vga_counter/clk_out1
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.210ns (15.401%)  route 1.151ns (84.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.151     1.360    impl_vga_counter/SR[0]
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.836    -0.854    impl_vga_counter/clk_out1
    SLICE_X13Y46         FDRE                                         r  impl_vga_counter/pos_y_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.210ns (14.685%)  route 1.217ns (85.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.217     1.427    impl_vga_counter/SR[0]
    SLICE_X14Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.837    -0.853    impl_vga_counter/clk_out1
    SLICE_X14Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            impl_vga_counter/pos_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.841ns period=39.683ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.210ns (14.685%)  route 1.217ns (85.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=40, routed)          1.217     1.427    impl_vga_counter/SR[0]
    SLICE_X14Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=94, routed)          0.837    -0.853    impl_vga_counter/clk_out1
    SLICE_X14Y47         FDRE                                         r  impl_vga_counter/pos_y_reg[8]/C





