$date
	Sat Apr 17 15:30:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FullAdder_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module FA $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1%
#40
1&
0%
1$
#60
1"
0!
1)
1%
#80
0"
1!
0)
0%
0$
1#
#100
1"
0!
1(
1%
#120
0(
0&
1'
0%
1$
#140
1!
1(
1)
1%
#160
