// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 __unnamed_1[40] = {116, 104, 114, 101, 97, 100, 61, 37, 100, 32, 119, 97, 114, 112, 61, 37, 100, 32, 98, 108, 111, 99, 107, 61, 37, 100, 32, 83, 109, 61, 37, 100, 32, 83, 110, 61, 37, 100, 10, 0};
.global .align 1 .b8 exception2371[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception12383[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7,
	.param .u32 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 8 .b8 	__local_depot0[24];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<357>;
	.reg .b16 	%rs<248>;
	.reg .b32 	%r<3713>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<496>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r345, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd25, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r354, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r354, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd26, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_13];
	ld.param.u32 	%r346, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r355, %r2, 768;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r356, %r355, %r1;
	add.s32 	%r357, %r356, %r4;
	mul.wide.u32 	%rd33, %r357, 4;
	add.s64 	%rd6, %rd26, %rd33;
	mov.u32 	%r358, 1;
	st.global.u32 	[%rd6], %r358;
	setp.gt.u32 	%p4, %r346, 255;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L120
	ld.param.u32 	%r347, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r347, %r346;
	setp.gt.s32 	%p6, %r347, 511;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r348, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r347, %r346;
	mad.lo.s32 	%r359, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r360, %r359, %r359, 4;
	setp.gt.u32 	%p8, %r360, 89478484;
	setp.gt.u32 	%p9, %r348, 1023;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L138
	ld.param.u32 	%r349, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r349, %r348;
	setp.lt.s32 	%p12, %r349, 2048;
	and.pred  	%p13, %p11, %p12;
	sub.s32 	%r361, %r349, %r348;
	setp.eq.s32 	%p14, %r361, %r5;
	and.pred  	%p15, %p13, %p14;
	@%p15 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_6;
$L__BB0_7:                              // %L258
	ld.param.u32 	%r350, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p16, %r350, 0;
	@%p16 bra 	$L__BB0_12;
// %bb.8:                               // %L260
	ld.param.u32 	%r351, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.lt.s32 	%p17, %r351, %r350;
	setp.gt.s32 	%p18, %r351, 128;
	or.pred  	%p19, %p17, %p18;
	@%p19 bra 	$L__BB0_12;
// %bb.9:                               // %L270
	ld.param.u32 	%r352, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	sub.s32 	%r6, %r351, %r350;
	and.b32  	%r362, %r6, 127;
	setp.ne.s32 	%p20, %r362, 0;
	setp.lt.s32 	%p21, %r352, 0;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	$L__BB0_12;
// %bb.10:                              // %L276
	ld.param.u32 	%r353, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	setp.lt.s32 	%p23, %r353, %r352;
	setp.gt.s32 	%p24, %r353, 512;
	or.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_12;
// %bb.11:                              // %L286
	sub.s32 	%r363, %r353, %r352;
	and.b32  	%r364, %r363, 127;
	setp.eq.s32 	%p26, %r364, 0;
	setp.eq.s32 	%p27, %r363, %r6;
	and.pred  	%p28, %p26, %p27;
	@%p28 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_12;
$L__BB0_197:                            // %pass162
	and.b32  	%r208, %r1, 3;
	shr.u32 	%r209, %r1, 2;
	mul.lo.s32 	%r365, %r208, %r209;
	and.b32  	%r366, %r365, 7;
	cvt.rn.f32.s32 	%f201, %r366;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p29, %f785, 0f40000000;
	setp.gtu.f32 	%p356, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p29 bra 	$L__BB0_209;
// %bb.198:
	@%p356 bra 	$L__BB0_205;
	bra.uni 	$L__BB0_199;
$L__BB0_205:
	mov.b32 	%r211, %f785;
	and.b32  	%r367, %r211, 8388607;
	or.b32  	%r3708, %r367, 1065353216;
	mov.b32 	%f780, %r3708;
	add.s32 	%r368, %r211, -1073741824;
	and.b32  	%r3709, %r368, -8388608;
	setp.eq.s32 	%p36, %r3709, 0;
	@%p36 bra 	$L__BB0_208;
// %bb.206:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_207:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r369, %r3709, 192937984;
	add.s32 	%r370, %r3708, %r369;
	mov.b32 	%f213, %r370;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3709, %r3709, %r369;
	mov.b32 	%r3708, %f780;
	setp.ne.s32 	%p37, %r3709, 0;
	setp.ne.s32 	%p38, %r3708, 0;
	and.pred  	%p39, %p37, %p38;
	@%p39 bra 	$L__BB0_207;
$L__BB0_208:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p40, %r211, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p40;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_209;
$L__BB0_199:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r210, %f172;
	setp.lt.u32 	%p31, %r210, 1073741824;
	@%p31 bra 	$L__BB0_204;
// %bb.200:
	setp.lt.u32 	%p32, %r210, -2147483647;
	@%p32 bra 	$L__BB0_202;
// %bb.201:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p35, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p35;
	bra.uni 	$L__BB0_204;
$L__BB0_202:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p33, %f172, 0f40800000;
	@%p33 bra 	$L__BB0_204;
// %bb.203:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p34, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p34;
$L__BB0_204:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_209:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p41, %f222, 0f7F800000;
	mov.b32 	%r371, %f169;
	and.b32  	%r218, %r371, -2147483648;
	@%p41 bra 	$L__BB0_211;
// %bb.210:
	mov.b32 	%r372, %f781;
	or.b32  	%r373, %r218, %r372;
	mov.b32 	%f781, %r373;
$L__BB0_211:                            // %__nv_fmodf.exit
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r221, %r1, 1;
	and.b32  	%r222, %r221, 6;
	or.b32  	%r223, %r222, 1;
	setp.eq.s32 	%p49, %r222, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3622, %r222, %r209;
	mov.f32 	%f20, %f223;
	mov.f32 	%f21, %f223;
	@%p49 bra 	$L__BB0_28;
// %bb.13:                              // %L487
	cvt.u16.u32 	%rs1, %r3622;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p50, %f733, 0f40000000;
	@%p50 bra 	$L__BB0_25;
// %bb.14:
	setp.gtu.f32 	%p51, %f733, 0f4B800000;
	@%p51 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_15;
$L__BB0_21:
	mov.b32 	%r8, %f733;
	and.b32  	%r389, %r8, 8388607;
	or.b32  	%r3626, %r389, 1065353216;
	mov.b32 	%f732, %r3626;
	add.s32 	%r390, %r8, -1073741824;
	and.b32  	%r3627, %r390, -8388608;
	setp.eq.s32 	%p57, %r3627, 0;
	@%p57 bra 	$L__BB0_24;
// %bb.22:                              // %__nv_fmaf_rn.exit4.i.i.i985.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_23:                             // %__nv_fmaf_rn.exit4.i.i.i985
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r391, %r3627, 192937984;
	add.s32 	%r392, %r3626, %r391;
	mov.b32 	%f267, %r392;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3627, %r3627, %r391;
	mov.b32 	%r3626, %f732;
	setp.ne.s32 	%p58, %r3627, 0;
	setp.ne.s32 	%p59, %r3626, 0;
	and.pred  	%p60, %p58, %p59;
	@%p60 bra 	$L__BB0_23;
$L__BB0_24:                             // %__internal_fmodf_slowpath_mod.exit.i.i987
	setp.gt.u32 	%p61, %r8, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p61;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_25;
$L__BB0_15:                             // %__nv_fast_fdividef.exit.i.i.i964
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r7, %f4;
	setp.lt.u32 	%p52, %r7, 1073741824;
	@%p52 bra 	$L__BB0_20;
// %bb.16:
	setp.lt.u32 	%p53, %r7, -2147483647;
	@%p53 bra 	$L__BB0_18;
// %bb.17:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p56, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p56;
	bra.uni 	$L__BB0_20;
$L__BB0_18:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p54, %f4, 0f40800000;
	@%p54 bra 	$L__BB0_20;
// %bb.19:                              // %__nv_fmaf_rn.exit.i.i.i968
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p55, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p55;
$L__BB0_20:                             // %__internal_fmodf_fastpath_quot.exit.i.i971
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_25:                             // %__internal_fmodf_kernel.exit.i990
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p62, %f276, 0f7F800000;
	@%p62 bra 	$L__BB0_27;
// %bb.26:
	mov.b32 	%r393, %f1;
	and.b32  	%r394, %r393, -2147483648;
	mov.b32 	%r395, %f733;
	or.b32  	%r396, %r394, %r395;
	mov.b32 	%f733, %r396;
$L__BB0_27:                             // %__nv_fmodf.exit991
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r397, %f277;
	and.b32  	%r398, %r397, -2147483648;
	or.b32  	%r399, %r398, 1056964608;
	mov.b32 	%f278, %r399;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p63, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p63;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p64, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p64;
	cvt.rzi.s32.f32 	%r400, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r401, %r400, 1;
	setp.eq.b32 	%p65, %r401, 1;
	selp.f32 	%f296, %f294, %f295, %p65;
	selp.f32 	%f297, %f295, %f294, %p65;
	and.b32  	%r402, %r400, 2;
	setp.eq.s32 	%p66, %r402, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p66;
	add.s32 	%r403, %r400, 1;
	and.b32  	%r404, %r403, 2;
	setp.eq.s32 	%p67, %r404, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p67;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p68, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f21, %f304, %f299, %p68;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p69, %f305, 0f4B800000;
	add.f32 	%f306, %f21, 0f3F800000;
	selp.f32 	%f20, %f306, %f302, %p69;
$L__BB0_28:                             // %L521
	setp.gt.u32 	%p70, %r223, 5;
	mul.lo.s32 	%r3623, %r223, %r209;
	mov.f32 	%f41, %f223;
	mov.f32 	%f42, %f223;
	@%p70 bra 	$L__BB0_44;
// %bb.29:                              // %L525
	mul.hi.u32 	%r406, %r3623, -1431655765;
	shr.u32 	%r407, %r406, 5;
	mul.lo.s32 	%r408, %r407, 48;
	sub.s32 	%r409, %r3623, %r408;
	cvt.rn.f32.s32 	%f308, %r409;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p71, %f739, 0f40000000;
	@%p71 bra 	$L__BB0_41;
// %bb.30:
	setp.gtu.f32 	%p72, %f739, 0f4B800000;
	@%p72 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_31;
$L__BB0_37:
	mov.b32 	%r16, %f739;
	and.b32  	%r410, %r16, 8388607;
	or.b32  	%r3628, %r410, 1065353216;
	mov.b32 	%f738, %r3628;
	add.s32 	%r411, %r16, -1073741824;
	and.b32  	%r3629, %r411, -8388608;
	setp.eq.s32 	%p78, %r3629, 0;
	@%p78 bra 	$L__BB0_40;
// %bb.38:                              // %__nv_fmaf_rn.exit4.i.i.i1016.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_39:                             // %__nv_fmaf_rn.exit4.i.i.i1016
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r412, %r3629, 192937984;
	add.s32 	%r413, %r3628, %r412;
	mov.b32 	%f320, %r413;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3629, %r3629, %r412;
	mov.b32 	%r3628, %f738;
	setp.ne.s32 	%p79, %r3629, 0;
	setp.ne.s32 	%p80, %r3628, 0;
	and.pred  	%p81, %p79, %p80;
	@%p81 bra 	$L__BB0_39;
$L__BB0_40:                             // %__internal_fmodf_slowpath_mod.exit.i.i1018
	setp.gt.u32 	%p82, %r16, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p82;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_41;
$L__BB0_31:                             // %__nv_fast_fdividef.exit.i.i.i995
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r15, %f25;
	setp.lt.u32 	%p73, %r15, 1073741824;
	@%p73 bra 	$L__BB0_36;
// %bb.32:
	setp.lt.u32 	%p74, %r15, -2147483647;
	@%p74 bra 	$L__BB0_34;
// %bb.33:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p77, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p77;
	bra.uni 	$L__BB0_36;
$L__BB0_34:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p75, %f25, 0f40800000;
	@%p75 bra 	$L__BB0_36;
// %bb.35:                              // %__nv_fmaf_rn.exit.i.i.i999
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p76, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p76;
$L__BB0_36:                             // %__internal_fmodf_fastpath_quot.exit.i.i1002
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_41:                             // %__internal_fmodf_kernel.exit.i1021
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p83, %f329, 0f7F800000;
	@%p83 bra 	$L__BB0_43;
// %bb.42:
	mov.b32 	%r414, %f22;
	and.b32  	%r415, %r414, -2147483648;
	mov.b32 	%r416, %f739;
	or.b32  	%r417, %r415, %r416;
	mov.b32 	%f739, %r417;
$L__BB0_43:                             // %__nv_fmodf.exit1022
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r418, %f330;
	and.b32  	%r419, %r418, -2147483648;
	or.b32  	%r420, %r419, 1056964608;
	mov.b32 	%f331, %r420;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p84, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p84;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p85, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p85;
	cvt.rzi.s32.f32 	%r421, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r422, %r421, 1;
	setp.eq.b32 	%p86, %r422, 1;
	selp.f32 	%f349, %f347, %f348, %p86;
	selp.f32 	%f350, %f348, %f347, %p86;
	and.b32  	%r423, %r421, 2;
	setp.eq.s32 	%p87, %r423, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p87;
	add.s32 	%r424, %r421, 1;
	and.b32  	%r425, %r424, 2;
	setp.eq.s32 	%p88, %r425, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p88;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p89, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f42, %f357, %f352, %p89;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p90, %f358, 0f4B800000;
	add.f32 	%f359, %f42, 0f3F800000;
	selp.f32 	%f41, %f359, %f355, %p90;
$L__BB0_44:                             // %L559
	setp.gt.u32 	%p92, %r1, 23;
	or.pred  	%p1, %p49, %p92;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f62, %f223;
	mov.f32 	%f63, %f223;
	@%p1 bra 	$L__BB0_60;
// %bb.45:                              // %L597
	cvt.u16.u32 	%rs8, %r3622;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p93, %f745, 0f40000000;
	@%p93 bra 	$L__BB0_57;
// %bb.46:
	setp.gtu.f32 	%p94, %f745, 0f4B800000;
	@%p94 bra 	$L__BB0_53;
	bra.uni 	$L__BB0_47;
$L__BB0_53:
	mov.b32 	%r26, %f745;
	and.b32  	%r433, %r26, 8388607;
	or.b32  	%r3630, %r433, 1065353216;
	mov.b32 	%f744, %r3630;
	add.s32 	%r434, %r26, -1073741824;
	and.b32  	%r3631, %r434, -8388608;
	setp.eq.s32 	%p100, %r3631, 0;
	@%p100 bra 	$L__BB0_56;
// %bb.54:                              // %__nv_fmaf_rn.exit4.i.i.i1047.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_55:                             // %__nv_fmaf_rn.exit4.i.i.i1047
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r435, %r3631, 192937984;
	add.s32 	%r436, %r3630, %r435;
	mov.b32 	%f373, %r436;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3631, %r3631, %r435;
	mov.b32 	%r3630, %f744;
	setp.ne.s32 	%p101, %r3631, 0;
	setp.ne.s32 	%p102, %r3630, 0;
	and.pred  	%p103, %p101, %p102;
	@%p103 bra 	$L__BB0_55;
$L__BB0_56:                             // %__internal_fmodf_slowpath_mod.exit.i.i1049
	setp.gt.u32 	%p104, %r26, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p104;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_57;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i1026
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r25, %f46;
	setp.lt.u32 	%p95, %r25, 1073741824;
	@%p95 bra 	$L__BB0_52;
// %bb.48:
	setp.lt.u32 	%p96, %r25, -2147483647;
	@%p96 bra 	$L__BB0_50;
// %bb.49:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p99, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p99;
	bra.uni 	$L__BB0_52;
$L__BB0_50:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p97, %f46, 0f40800000;
	@%p97 bra 	$L__BB0_52;
// %bb.51:                              // %__nv_fmaf_rn.exit.i.i.i1030
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p98, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p98;
$L__BB0_52:                             // %__internal_fmodf_fastpath_quot.exit.i.i1033
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_57:                             // %__internal_fmodf_kernel.exit.i1052
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p105, %f382, 0f7F800000;
	@%p105 bra 	$L__BB0_59;
// %bb.58:
	mov.b32 	%r437, %f43;
	and.b32  	%r438, %r437, -2147483648;
	mov.b32 	%r439, %f745;
	or.b32  	%r440, %r438, %r439;
	mov.b32 	%f745, %r440;
$L__BB0_59:                             // %__nv_fmodf.exit1053
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r441, %f383;
	and.b32  	%r442, %r441, -2147483648;
	or.b32  	%r443, %r442, 1056964608;
	mov.b32 	%f384, %r443;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p106, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p106;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p107, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p107;
	cvt.rzi.s32.f32 	%r444, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r445, %r444, 1;
	setp.eq.b32 	%p108, %r445, 1;
	selp.f32 	%f402, %f400, %f401, %p108;
	selp.f32 	%f403, %f401, %f400, %p108;
	and.b32  	%r446, %r444, 2;
	setp.eq.s32 	%p109, %r446, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p109;
	add.s32 	%r447, %r444, 1;
	and.b32  	%r448, %r447, 2;
	setp.eq.s32 	%p110, %r448, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p110;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p111, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f63, %f410, %f405, %p111;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p112, %f411, 0f4B800000;
	add.f32 	%f412, %f63, 0f3F800000;
	selp.f32 	%f62, %f412, %f408, %p112;
$L__BB0_60:                             // %L631
	or.pred  	%p2, %p70, %p92;
	mov.f32 	%f83, %f223;
	mov.f32 	%f84, %f223;
	@%p2 bra 	$L__BB0_76;
// %bb.61:                              // %L639
	mul.hi.u32 	%r450, %r3623, -1431655765;
	shr.u32 	%r451, %r450, 2;
	mul.lo.s32 	%r452, %r451, 6;
	sub.s32 	%r453, %r3623, %r452;
	cvt.rn.f32.s32 	%f414, %r453;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p115, %f751, 0f40000000;
	@%p115 bra 	$L__BB0_73;
// %bb.62:
	setp.gtu.f32 	%p116, %f751, 0f4B800000;
	@%p116 bra 	$L__BB0_69;
	bra.uni 	$L__BB0_63;
$L__BB0_69:
	mov.b32 	%r34, %f751;
	and.b32  	%r454, %r34, 8388607;
	or.b32  	%r3632, %r454, 1065353216;
	mov.b32 	%f750, %r3632;
	add.s32 	%r455, %r34, -1073741824;
	and.b32  	%r3633, %r455, -8388608;
	setp.eq.s32 	%p122, %r3633, 0;
	@%p122 bra 	$L__BB0_72;
// %bb.70:                              // %__nv_fmaf_rn.exit4.i.i.i1078.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_71:                             // %__nv_fmaf_rn.exit4.i.i.i1078
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r456, %r3633, 192937984;
	add.s32 	%r457, %r3632, %r456;
	mov.b32 	%f426, %r457;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3633, %r3633, %r456;
	mov.b32 	%r3632, %f750;
	setp.ne.s32 	%p123, %r3633, 0;
	setp.ne.s32 	%p124, %r3632, 0;
	and.pred  	%p125, %p123, %p124;
	@%p125 bra 	$L__BB0_71;
$L__BB0_72:                             // %__internal_fmodf_slowpath_mod.exit.i.i1080
	setp.gt.u32 	%p126, %r34, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p126;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_73;
$L__BB0_63:                             // %__nv_fast_fdividef.exit.i.i.i1057
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r33, %f67;
	setp.lt.u32 	%p117, %r33, 1073741824;
	@%p117 bra 	$L__BB0_68;
// %bb.64:
	setp.lt.u32 	%p118, %r33, -2147483647;
	@%p118 bra 	$L__BB0_66;
// %bb.65:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p121, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p121;
	bra.uni 	$L__BB0_68;
$L__BB0_66:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p119, %f67, 0f40800000;
	@%p119 bra 	$L__BB0_68;
// %bb.67:                              // %__nv_fmaf_rn.exit.i.i.i1061
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p120, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p120;
$L__BB0_68:                             // %__internal_fmodf_fastpath_quot.exit.i.i1064
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_73:                             // %__internal_fmodf_kernel.exit.i1083
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p127, %f435, 0f7F800000;
	@%p127 bra 	$L__BB0_75;
// %bb.74:
	mov.b32 	%r458, %f64;
	and.b32  	%r459, %r458, -2147483648;
	mov.b32 	%r460, %f751;
	or.b32  	%r461, %r459, %r460;
	mov.b32 	%f751, %r461;
$L__BB0_75:                             // %__nv_fmodf.exit1084
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r462, %f436;
	and.b32  	%r463, %r462, -2147483648;
	or.b32  	%r464, %r463, 1056964608;
	mov.b32 	%f437, %r464;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p128, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p128;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p129, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p129;
	cvt.rzi.s32.f32 	%r465, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r466, %r465, 1;
	setp.eq.b32 	%p130, %r466, 1;
	selp.f32 	%f455, %f453, %f454, %p130;
	selp.f32 	%f456, %f454, %f453, %p130;
	and.b32  	%r467, %r465, 2;
	setp.eq.s32 	%p131, %r467, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p131;
	add.s32 	%r468, %r465, 1;
	and.b32  	%r469, %r468, 2;
	setp.eq.s32 	%p132, %r469, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p132;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p133, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f84, %f463, %f458, %p133;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p134, %f464, 0f4B800000;
	add.f32 	%f465, %f84, 0f3F800000;
	selp.f32 	%f83, %f465, %f461, %p134;
$L__BB0_76:                             // %L673
	@%p29 bra 	$L__BB0_219;
// %bb.77:
	@%p356 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_78;
$L__BB0_215:
	mov.b32 	%r225, %f785;
	and.b32  	%r482, %r225, 8388607;
	or.b32  	%r3710, %r482, 1065353216;
	mov.b32 	%f784, %r3710;
	add.s32 	%r483, %r225, -1073741824;
	and.b32  	%r3711, %r483, -8388608;
	setp.eq.s32 	%p142, %r3711, 0;
	@%p142 bra 	$L__BB0_218;
// %bb.216:                             // %__nv_fmaf_rn.exit4.i.i.i1109.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_217:                            // %__nv_fmaf_rn.exit4.i.i.i1109
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r484, %r3711, 192937984;
	add.s32 	%r485, %r3710, %r484;
	mov.b32 	%f476, %r485;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3711, %r3711, %r484;
	mov.b32 	%r3710, %f784;
	setp.ne.s32 	%p143, %r3711, 0;
	setp.ne.s32 	%p144, %r3710, 0;
	and.pred  	%p145, %p143, %p144;
	@%p145 bra 	$L__BB0_217;
$L__BB0_218:                            // %__internal_fmodf_slowpath_mod.exit.i.i1111
	setp.gt.u32 	%p146, %r225, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p146;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_219;
$L__BB0_78:                             // %__nv_fast_fdividef.exit.i.i.i1088
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r224, %f187;
	setp.lt.u32 	%p137, %r224, 1073741824;
	@%p137 bra 	$L__BB0_214;
// %bb.79:
	setp.lt.u32 	%p138, %r224, -2147483647;
	@%p138 bra 	$L__BB0_212;
// %bb.80:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p141, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p141;
	bra.uni 	$L__BB0_214;
$L__BB0_212:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p139, %f187, 0f40800000;
	@%p139 bra 	$L__BB0_214;
// %bb.213:                             // %__nv_fmaf_rn.exit.i.i.i1092
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p140, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p140;
$L__BB0_214:                            // %__internal_fmodf_fastpath_quot.exit.i.i1095
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_219:                            // %__internal_fmodf_kernel.exit.i1114
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p147, %f485, 0f7F800000;
	@%p147 bra 	$L__BB0_221;
// %bb.220:
	mov.b32 	%r486, %f785;
	or.b32  	%r487, %r218, %r486;
	mov.b32 	%f785, %r487;
$L__BB0_221:                            // %__nv_fmodf.exit1115
	mov.f32 	%f486, 0f00000000;
	mov.f32 	%f104, %f486;
	mov.f32 	%f105, %f486;
	@%p49 bra 	$L__BB0_96;
// %bb.81:                              // %L775
	cvt.u16.u32 	%rs15, %r3622;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p156, %f757, 0f40000000;
	@%p156 bra 	$L__BB0_93;
// %bb.82:
	setp.gtu.f32 	%p157, %f757, 0f4B800000;
	@%p157 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_83;
$L__BB0_89:
	mov.b32 	%r46, %f757;
	and.b32  	%r503, %r46, 8388607;
	or.b32  	%r3634, %r503, 1065353216;
	mov.b32 	%f756, %r3634;
	add.s32 	%r504, %r46, -1073741824;
	and.b32  	%r3635, %r504, -8388608;
	setp.eq.s32 	%p163, %r3635, 0;
	@%p163 bra 	$L__BB0_92;
// %bb.90:                              // %__nv_fmaf_rn.exit4.i.i.i1140.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_91:                             // %__nv_fmaf_rn.exit4.i.i.i1140
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r505, %r3635, 192937984;
	add.s32 	%r506, %r3634, %r505;
	mov.b32 	%f530, %r506;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3635, %r3635, %r505;
	mov.b32 	%r3634, %f756;
	setp.ne.s32 	%p164, %r3635, 0;
	setp.ne.s32 	%p165, %r3634, 0;
	and.pred  	%p166, %p164, %p165;
	@%p166 bra 	$L__BB0_91;
$L__BB0_92:                             // %__internal_fmodf_slowpath_mod.exit.i.i1142
	setp.gt.u32 	%p167, %r46, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p167;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_93;
$L__BB0_83:                             // %__nv_fast_fdividef.exit.i.i.i1119
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r45, %f88;
	setp.lt.u32 	%p158, %r45, 1073741824;
	@%p158 bra 	$L__BB0_88;
// %bb.84:
	setp.lt.u32 	%p159, %r45, -2147483647;
	@%p159 bra 	$L__BB0_86;
// %bb.85:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p162, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p162;
	bra.uni 	$L__BB0_88;
$L__BB0_86:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p160, %f88, 0f40800000;
	@%p160 bra 	$L__BB0_88;
// %bb.87:                              // %__nv_fmaf_rn.exit.i.i.i1123
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p161, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p161;
$L__BB0_88:                             // %__internal_fmodf_fastpath_quot.exit.i.i1126
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_93:                             // %__internal_fmodf_kernel.exit.i1145
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p168, %f539, 0f7F800000;
	@%p168 bra 	$L__BB0_95;
// %bb.94:
	mov.b32 	%r507, %f85;
	and.b32  	%r508, %r507, -2147483648;
	mov.b32 	%r509, %f757;
	or.b32  	%r510, %r508, %r509;
	mov.b32 	%f757, %r510;
$L__BB0_95:                             // %__nv_fmodf.exit1146
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r511, %f540;
	and.b32  	%r512, %r511, -2147483648;
	or.b32  	%r513, %r512, 1056964608;
	mov.b32 	%f541, %r513;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p169, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p169;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p170, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p170;
	cvt.rzi.s32.f32 	%r514, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r515, %r514, 1;
	setp.eq.b32 	%p171, %r515, 1;
	selp.f32 	%f559, %f557, %f558, %p171;
	selp.f32 	%f560, %f558, %f557, %p171;
	and.b32  	%r516, %r514, 2;
	setp.eq.s32 	%p172, %r516, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p172;
	add.s32 	%r517, %r514, 1;
	and.b32  	%r518, %r517, 2;
	setp.eq.s32 	%p173, %r518, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p173;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p174, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f105, %f567, %f562, %p174;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p175, %f568, 0f4B800000;
	add.f32 	%f569, %f105, 0f3F800000;
	selp.f32 	%f104, %f569, %f565, %p175;
$L__BB0_96:                             // %L809
	mov.f32 	%f125, %f486;
	mov.f32 	%f126, %f486;
	@%p70 bra 	$L__BB0_112;
// %bb.97:                              // %L813
	mul.hi.u32 	%r520, %r3623, -1431655765;
	shr.u32 	%r521, %r520, 5;
	mul.lo.s32 	%r522, %r521, 48;
	sub.s32 	%r523, %r3623, %r522;
	cvt.rn.f32.s32 	%f571, %r523;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p177, %f763, 0f40000000;
	@%p177 bra 	$L__BB0_109;
// %bb.98:
	setp.gtu.f32 	%p178, %f763, 0f4B800000;
	@%p178 bra 	$L__BB0_105;
	bra.uni 	$L__BB0_99;
$L__BB0_105:
	mov.b32 	%r54, %f763;
	and.b32  	%r524, %r54, 8388607;
	or.b32  	%r3636, %r524, 1065353216;
	mov.b32 	%f762, %r3636;
	add.s32 	%r525, %r54, -1073741824;
	and.b32  	%r3637, %r525, -8388608;
	setp.eq.s32 	%p184, %r3637, 0;
	@%p184 bra 	$L__BB0_108;
// %bb.106:                             // %__nv_fmaf_rn.exit4.i.i.i1171.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_107:                            // %__nv_fmaf_rn.exit4.i.i.i1171
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r526, %r3637, 192937984;
	add.s32 	%r527, %r3636, %r526;
	mov.b32 	%f583, %r527;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3637, %r3637, %r526;
	mov.b32 	%r3636, %f762;
	setp.ne.s32 	%p185, %r3637, 0;
	setp.ne.s32 	%p186, %r3636, 0;
	and.pred  	%p187, %p185, %p186;
	@%p187 bra 	$L__BB0_107;
$L__BB0_108:                            // %__internal_fmodf_slowpath_mod.exit.i.i1173
	setp.gt.u32 	%p188, %r54, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p188;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_109;
$L__BB0_99:                             // %__nv_fast_fdividef.exit.i.i.i1150
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r53, %f109;
	setp.lt.u32 	%p179, %r53, 1073741824;
	@%p179 bra 	$L__BB0_104;
// %bb.100:
	setp.lt.u32 	%p180, %r53, -2147483647;
	@%p180 bra 	$L__BB0_102;
// %bb.101:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p183, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p183;
	bra.uni 	$L__BB0_104;
$L__BB0_102:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p181, %f109, 0f40800000;
	@%p181 bra 	$L__BB0_104;
// %bb.103:                             // %__nv_fmaf_rn.exit.i.i.i1154
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p182, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p182;
$L__BB0_104:                            // %__internal_fmodf_fastpath_quot.exit.i.i1157
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_109:                            // %__internal_fmodf_kernel.exit.i1176
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p189, %f592, 0f7F800000;
	@%p189 bra 	$L__BB0_111;
// %bb.110:
	mov.b32 	%r528, %f106;
	and.b32  	%r529, %r528, -2147483648;
	mov.b32 	%r530, %f763;
	or.b32  	%r531, %r529, %r530;
	mov.b32 	%f763, %r531;
$L__BB0_111:                            // %__nv_fmodf.exit1177
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r532, %f593;
	and.b32  	%r533, %r532, -2147483648;
	or.b32  	%r534, %r533, 1056964608;
	mov.b32 	%f594, %r534;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p190, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p190;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p191, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p191;
	cvt.rzi.s32.f32 	%r535, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r536, %r535, 1;
	setp.eq.b32 	%p192, %r536, 1;
	selp.f32 	%f612, %f610, %f611, %p192;
	selp.f32 	%f613, %f611, %f610, %p192;
	and.b32  	%r537, %r535, 2;
	setp.eq.s32 	%p193, %r537, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p193;
	add.s32 	%r538, %r535, 1;
	and.b32  	%r539, %r538, 2;
	setp.eq.s32 	%p194, %r539, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p194;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p195, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f126, %f620, %f615, %p195;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p196, %f621, 0f4B800000;
	add.f32 	%f622, %f126, 0f3F800000;
	selp.f32 	%f125, %f622, %f618, %p196;
$L__BB0_112:                            // %L847
	mov.f32 	%f146, %f486;
	mov.f32 	%f147, %f486;
	@%p1 bra 	$L__BB0_128;
// %bb.113:                             // %L885
	cvt.u16.u32 	%rs22, %r3622;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p197, %f769, 0f40000000;
	@%p197 bra 	$L__BB0_125;
// %bb.114:
	setp.gtu.f32 	%p198, %f769, 0f4B800000;
	@%p198 bra 	$L__BB0_121;
	bra.uni 	$L__BB0_115;
$L__BB0_121:
	mov.b32 	%r64, %f769;
	and.b32  	%r547, %r64, 8388607;
	or.b32  	%r3638, %r547, 1065353216;
	mov.b32 	%f768, %r3638;
	add.s32 	%r548, %r64, -1073741824;
	and.b32  	%r3639, %r548, -8388608;
	setp.eq.s32 	%p204, %r3639, 0;
	@%p204 bra 	$L__BB0_124;
// %bb.122:                             // %__nv_fmaf_rn.exit4.i.i.i1202.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_123:                            // %__nv_fmaf_rn.exit4.i.i.i1202
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r549, %r3639, 192937984;
	add.s32 	%r550, %r3638, %r549;
	mov.b32 	%f636, %r550;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3639, %r3639, %r549;
	mov.b32 	%r3638, %f768;
	setp.ne.s32 	%p205, %r3639, 0;
	setp.ne.s32 	%p206, %r3638, 0;
	and.pred  	%p207, %p205, %p206;
	@%p207 bra 	$L__BB0_123;
$L__BB0_124:                            // %__internal_fmodf_slowpath_mod.exit.i.i1204
	setp.gt.u32 	%p208, %r64, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p208;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_125;
$L__BB0_115:                            // %__nv_fast_fdividef.exit.i.i.i1181
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r63, %f130;
	setp.lt.u32 	%p199, %r63, 1073741824;
	@%p199 bra 	$L__BB0_120;
// %bb.116:
	setp.lt.u32 	%p200, %r63, -2147483647;
	@%p200 bra 	$L__BB0_118;
// %bb.117:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p203, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p203;
	bra.uni 	$L__BB0_120;
$L__BB0_118:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p201, %f130, 0f40800000;
	@%p201 bra 	$L__BB0_120;
// %bb.119:                             // %__nv_fmaf_rn.exit.i.i.i1185
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p202, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p202;
$L__BB0_120:                            // %__internal_fmodf_fastpath_quot.exit.i.i1188
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_125:                            // %__internal_fmodf_kernel.exit.i1207
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p209, %f645, 0f7F800000;
	@%p209 bra 	$L__BB0_127;
// %bb.126:
	mov.b32 	%r551, %f127;
	and.b32  	%r552, %r551, -2147483648;
	mov.b32 	%r553, %f769;
	or.b32  	%r554, %r552, %r553;
	mov.b32 	%f769, %r554;
$L__BB0_127:                            // %__nv_fmodf.exit1208
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r555, %f646;
	and.b32  	%r556, %r555, -2147483648;
	or.b32  	%r557, %r556, 1056964608;
	mov.b32 	%f647, %r557;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p210, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p210;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p211, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p211;
	cvt.rzi.s32.f32 	%r558, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r559, %r558, 1;
	setp.eq.b32 	%p212, %r559, 1;
	selp.f32 	%f665, %f663, %f664, %p212;
	selp.f32 	%f666, %f664, %f663, %p212;
	and.b32  	%r560, %r558, 2;
	setp.eq.s32 	%p213, %r560, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p213;
	add.s32 	%r561, %r558, 1;
	and.b32  	%r562, %r561, 2;
	setp.eq.s32 	%p214, %r562, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p214;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p215, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f147, %f673, %f668, %p215;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p216, %f674, 0f4B800000;
	add.f32 	%f675, %f147, 0f3F800000;
	selp.f32 	%f146, %f675, %f671, %p216;
$L__BB0_128:                            // %L919
	mov.f32 	%f167, %f486;
	mov.f32 	%f168, %f486;
	@%p2 bra 	$L__BB0_144;
// %bb.129:                             // %L927
	mul.hi.u32 	%r564, %r3623, -1431655765;
	shr.u32 	%r565, %r564, 2;
	mul.lo.s32 	%r566, %r565, 6;
	sub.s32 	%r567, %r3623, %r566;
	cvt.rn.f32.s32 	%f677, %r567;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p217, %f775, 0f40000000;
	@%p217 bra 	$L__BB0_141;
// %bb.130:
	setp.gtu.f32 	%p218, %f775, 0f4B800000;
	@%p218 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_131;
$L__BB0_137:
	mov.b32 	%r72, %f775;
	and.b32  	%r568, %r72, 8388607;
	or.b32  	%r3640, %r568, 1065353216;
	mov.b32 	%f774, %r3640;
	add.s32 	%r569, %r72, -1073741824;
	and.b32  	%r3641, %r569, -8388608;
	setp.eq.s32 	%p224, %r3641, 0;
	@%p224 bra 	$L__BB0_140;
// %bb.138:                             // %__nv_fmaf_rn.exit4.i.i.i1233.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_139:                            // %__nv_fmaf_rn.exit4.i.i.i1233
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r570, %r3641, 192937984;
	add.s32 	%r571, %r3640, %r570;
	mov.b32 	%f689, %r571;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3641, %r3641, %r570;
	mov.b32 	%r3640, %f774;
	setp.ne.s32 	%p225, %r3641, 0;
	setp.ne.s32 	%p226, %r3640, 0;
	and.pred  	%p227, %p225, %p226;
	@%p227 bra 	$L__BB0_139;
$L__BB0_140:                            // %__internal_fmodf_slowpath_mod.exit.i.i1235
	setp.gt.u32 	%p228, %r72, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p228;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_141;
$L__BB0_131:                            // %__nv_fast_fdividef.exit.i.i.i1212
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r71, %f151;
	setp.lt.u32 	%p219, %r71, 1073741824;
	@%p219 bra 	$L__BB0_136;
// %bb.132:
	setp.lt.u32 	%p220, %r71, -2147483647;
	@%p220 bra 	$L__BB0_134;
// %bb.133:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p223, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p223;
	bra.uni 	$L__BB0_136;
$L__BB0_134:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p221, %f151, 0f40800000;
	@%p221 bra 	$L__BB0_136;
// %bb.135:                             // %__nv_fmaf_rn.exit.i.i.i1216
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p222, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p222;
$L__BB0_136:                            // %__internal_fmodf_fastpath_quot.exit.i.i1219
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_141:                            // %__internal_fmodf_kernel.exit.i1238
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p229, %f698, 0f7F800000;
	@%p229 bra 	$L__BB0_143;
// %bb.142:
	mov.b32 	%r572, %f148;
	and.b32  	%r573, %r572, -2147483648;
	mov.b32 	%r574, %f775;
	or.b32  	%r575, %r573, %r574;
	mov.b32 	%f775, %r575;
$L__BB0_143:                            // %__nv_fmodf.exit1239
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r576, %f699;
	and.b32  	%r577, %r576, -2147483648;
	or.b32  	%r578, %r577, 1056964608;
	mov.b32 	%f700, %r578;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p230, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p230;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p231, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p231;
	cvt.rzi.s32.f32 	%r579, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r580, %r579, 1;
	setp.eq.b32 	%p232, %r580, 1;
	selp.f32 	%f718, %f716, %f717, %p232;
	selp.f32 	%f719, %f717, %f716, %p232;
	and.b32  	%r581, %r579, 2;
	setp.eq.s32 	%p233, %r581, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p233;
	add.s32 	%r582, %r579, 1;
	and.b32  	%r583, %r582, 2;
	setp.eq.s32 	%p234, %r583, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p234;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p235, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f168, %f726, %f721, %p235;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p236, %f727, 0f4B800000;
	add.f32 	%f728, %f168, 0f3F800000;
	selp.f32 	%f167, %f728, %f724, %p236;
$L__BB0_144:                            // %L961
	mov.u32 	%r234, 999999999;
	cvt.u16.u32 	%rs246, %r1;
	@%p92 bra 	$L__BB0_223;
// %bb.145:                             // %L997
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	and.b16  	%rs30, %rs246, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs246, %rs33;
	cvt.u32.u16 	%r597, %rs34;
	and.b32  	%r598, %r597, 255;
	mad.lo.s32 	%r599, %r598, 24, %r3;
	cvt.u16.u32 	%rs35, %r599;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r600, %rs39;
	mul.wide.u32 	%rd34, %r600, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u32 	%r601, [%rd35];
	shl.b32 	%r602, %r601, 16;
	cvt.s32.s16 	%r83, %r601;
	shr.s32 	%r84, %r601, 16;
	or.b32  	%r603, %r602, 65535;
	setp.lt.u32 	%p238, %r603, 1638399;
	setp.lt.u32 	%p239, %r601, 1572864;
	and.pred  	%p240, %p238, %p239;
	@%p240 bra 	$L__BB0_222;
	bra.uni 	$L__BB0_146;
$L__BB0_222:                            // %L1237
	mul.lo.s32 	%r607, %r84, 801;
	mad.lo.s32 	%r234, %r83, 33, %r607;
$L__BB0_223:                            // %pass503
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r380, %f224;
	add.f32 	%f487, %f785, %f785;
	and.b32  	%r381, %r380, -2147483648;
	mov.b32 	%r494, %f487;
	or.b32  	%r382, %r381, 1056964608;
	and.b32  	%r495, %r494, -2147483648;
	mov.b32 	%f225, %r382;
	or.b32  	%r496, %r495, 1056964608;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	mov.b32 	%f488, %r496;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p42, %f228, 0f4B000000;
	add.f32 	%f489, %f487, %f488;
	abs.f32 	%f491, %f487;
	selp.f32 	%f229, %f224, %f227, %p42;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p43, %f228, 0f3F000000;
	cvt.rzi.f32.f32 	%f490, %f489;
	setp.gt.f32 	%p149, %f491, 0f4B000000;
	selp.f32 	%f231, %f230, %f229, %p43;
	selp.f32 	%f492, %f487, %f490, %p149;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p150, %f491, 0f3F000000;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	selp.f32 	%f494, %f493, %f492, %p150;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f496, %f495, %f495;
	cvt.rzi.s32.f32 	%r383, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r384, %r383, 1;
	cvt.rzi.s32.f32 	%r497, %f494;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p44, %r384, 1;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	and.b32  	%r498, %r497, 1;
	selp.f32 	%f243, %f241, %f242, %p44;
	and.b32  	%r385, %r383, 2;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	setp.eq.b32 	%p151, %r498, 1;
	setp.eq.s32 	%p45, %r385, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r386, %r383, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	selp.f32 	%f506, %f504, %f505, %p151;
	and.b32  	%r499, %r497, 2;
	selp.f32 	%f244, %f242, %f241, %p44;
	selp.f32 	%f246, %f243, %f245, %p45;
	and.b32  	%r387, %r386, 2;
	setp.eq.f32 	%p47, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	setp.eq.s32 	%p152, %r499, 0;
	neg.f32 	%f508, %f506;
	add.s32 	%r500, %r497, 1;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.s32 	%p46, %r387, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p47;
	abs.f32 	%f252, %f781;
	selp.f32 	%f507, %f505, %f504, %p151;
	selp.f32 	%f509, %f506, %f508, %p152;
	and.b32  	%r501, %r500, 2;
	setp.eq.f32 	%p154, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	selp.f32 	%f248, %f244, %f247, %p46;
	setp.gt.f32 	%p48, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	setp.eq.s32 	%p153, %r501, 0;
	sub.f32 	%f510, %f486, %f507;
	selp.f32 	%f514, %f513, %f509, %p154;
	abs.f32 	%f515, %f785;
	selp.f32 	%f254, %f253, %f248, %p48;
	selp.f32 	%f511, %f507, %f510, %p153;
	setp.gt.f32 	%p155, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.b32 	%r376, %f254;
	mov.b32 	%r379, %f251;
	selp.f32 	%f517, %f516, %f511, %p155;
	xor.b32  	%r375, %r379, -2147483648;
	mov.b32 	%r471, %f62;
	mov.b32 	%r472, %f83;
	mov.b32 	%r477, %f63;
	mov.b32 	%r478, %f84;
	mov.b32 	%r490, %f517;
	mov.b32 	%r493, %f514;
	mov.b32 	%r427, %f20;
	mov.b32 	%r428, %f41;
	mov.b32 	%r430, %f21;
	mov.b32 	%r431, %f42;
	xor.b32  	%r474, %r477, -2147483648;
	xor.b32  	%r475, %r478, -2147483648;
	xor.b32  	%r489, %r493, -2147483648;
	mov.b32 	%r541, %f104;
	mov.b32 	%r542, %f125;
	mov.b32 	%r544, %f105;
	mov.b32 	%r545, %f126;
	mov.b32 	%r585, %f146;
	mov.b32 	%r586, %f167;
	mov.b32 	%r591, %f147;
	xor.b32  	%r588, %r591, -2147483648;
	mov.b32 	%r592, %f168;
	xor.b32  	%r589, %r592, -2147483648;
	and.b32  	%r608, %r1, 24;
	setp.ne.s32 	%p241, %r608, 24;
	cvt.u16.u32 	%rs247, %r209;
	mul.lo.s32 	%r3642, %r2, 1152;
	@%p241 bra 	$L__BB0_147;
// %bb.224:                             // %pass503.L1497_crit_edge
	mul.lo.s16 	%rs46, %rs247, 171;
	shr.u16 	%rs47, %rs46, 10;
	mul.lo.s16 	%rs48, %rs47, 6;
	sub.s16 	%rs49, %rs247, %rs48;
	cvt.u32.u16 	%r614, %rs49;
	and.b32  	%r3643, %r614, 255;
	mov.u32 	%r88, 0;
	mov.u32 	%r89, %r88;
	bra.uni 	$L__BB0_148;
$L__BB0_147:                            // %pass529
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	mul.lo.s16 	%rs41, %rs247, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs247, %rs43;
	cvt.u32.u16 	%r609, %rs44;
	and.b32  	%r3643, %r609, 255;
	or.b32  	%r610, %r3642, %r3;
	mad.lo.s32 	%r611, %r208, 144, %r610;
	mad.lo.s32 	%r612, %r3643, 24, %r611;
	mul.wide.u32 	%rd41, %r612, 4;
	add.s64 	%rd42, %rd2, %rd41;
	ld.global.u32 	%r88, [%rd42];
	ld.global.u32 	%r89, [%rd42+2304];
$L__BB0_148:                            // %L1497
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_11];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_S_S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_12];
	// begin inline asm
	cvt.rn.f16x2.f32 %r374, %r376, %r375;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r377, %r379, %r376;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r426, %r428, %r427;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r429, %r431, %r430;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r470, %r472, %r471;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r473, %r475, %r474;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r476, %r478, %r477;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r479, %r472, %r471;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r488, %r490, %r489;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r491, %r493, %r490;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r540, %r542, %r541;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r543, %r545, %r544;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r584, %r586, %r585;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r587, %r589, %r588;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r590, %r592, %r591;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r593, %r586, %r585;
	// end inline asm
	mov.u32 	%r121, 0;
	shl.b32 	%r616, %r346, 15;
	shl.b32 	%r617, %r350, 8;
	add.s32 	%r90, %r617, %r616;
	shl.b32 	%r618, %r2, 8;
	shl.b32 	%r619, %r1, 3;
	and.b32  	%r620, %r619, 128;
	shl.b32 	%r621, %r1, 2;
	and.b32  	%r622, %r621, 60;
	or.b32  	%r623, %r620, %r618;
	or.b32  	%r91, %r623, %r622;
	or.b32  	%r624, %r621, %r623;
	or.b32  	%r92, %r624, 64;
	add.s32 	%r93, %r3, 24;
	shr.u32 	%r625, %r1, 4;
	and.b32  	%r626, %r221, 30;
	or.b32  	%r627, %r626, %r625;
	mul.lo.s32 	%r94, %r627, 257;
	or.b32  	%r628, %r221, %r625;
	or.b32  	%r629, %r628, 32;
	mul.lo.s32 	%r95, %r629, 257;
	and.b16  	%rs51, %rs246, 255;
	mul.lo.s16 	%rs52, %rs51, 171;
	shr.u16 	%rs53, %rs52, 12;
	mul.lo.s16 	%rs54, %rs53, 24;
	sub.s16 	%rs55, %rs246, %rs54;
	cvt.u32.u16 	%r630, %rs55;
	and.b32  	%r96, %r630, 255;
	and.b32  	%r631, %r4, 224;
	shr.u32 	%r632, %r3, 3;
	mad.lo.s32 	%r97, %r632, 257, %r631;
	shr.u32 	%r633, %r93, 3;
	mad.lo.s32 	%r98, %r633, 257, %r631;
	add.s32 	%r634, %r3, 48;
	shr.u32 	%r635, %r634, 3;
	mad.lo.s32 	%r99, %r635, 257, %r631;
	add.s32 	%r636, %r3, 72;
	shr.u32 	%r637, %r636, 3;
	mad.lo.s32 	%r100, %r637, 257, %r631;
	or.b32  	%r638, %r632, 12;
	mad.lo.s32 	%r101, %r638, 257, %r631;
	add.s32 	%r639, %r3, 120;
	shr.u32 	%r640, %r639, 3;
	mad.lo.s32 	%r102, %r640, 257, %r631;
	add.s32 	%r641, %r3, 144;
	shr.u32 	%r642, %r641, 3;
	mad.lo.s32 	%r103, %r642, 257, %r631;
	add.s32 	%r643, %r3, 168;
	shr.u32 	%r644, %r643, 3;
	mad.lo.s32 	%r104, %r644, 257, %r631;
	or.b32  	%r645, %r632, 24;
	mad.lo.s32 	%r105, %r645, 257, %r631;
	add.s32 	%r646, %r3, 216;
	shr.u32 	%r647, %r646, 3;
	mad.lo.s32 	%r106, %r647, 257, %r631;
	add.s32 	%r648, %r3, 240;
	shr.u32 	%r649, %r648, 3;
	mad.lo.s32 	%r107, %r649, 257, %r631;
	add.s32 	%r650, %r3, 264;
	shr.u32 	%r651, %r650, 3;
	mad.lo.s32 	%r108, %r651, 257, %r631;
	or.b32  	%r652, %r632, 36;
	mad.lo.s32 	%r109, %r652, 257, %r631;
	add.s32 	%r653, %r3, 312;
	shr.u32 	%r654, %r653, 3;
	mad.lo.s32 	%r110, %r654, 257, %r631;
	add.s32 	%r655, %r3, 336;
	shr.u32 	%r656, %r655, 3;
	mad.lo.s32 	%r111, %r656, 257, %r631;
	add.s32 	%r657, %r3, 360;
	shr.u32 	%r658, %r657, 3;
	mad.lo.s32 	%r112, %r658, 257, %r631;
	or.b32  	%r659, %r632, 48;
	mad.lo.s32 	%r113, %r659, 257, %r631;
	add.s32 	%r660, %r3, 408;
	shr.u32 	%r661, %r660, 3;
	mad.lo.s32 	%r114, %r661, 257, %r631;
	add.s32 	%r662, %r3, 432;
	shr.u32 	%r663, %r662, 3;
	mad.lo.s32 	%r115, %r663, 257, %r631;
	add.s32 	%r664, %r3, 456;
	shr.u32 	%r665, %r664, 3;
	mad.lo.s32 	%r116, %r665, 257, %r631;
	or.b32  	%r666, %r632, 60;
	mad.lo.s32 	%r117, %r666, 257, %r631;
	add.s32 	%r667, %r3, 504;
	bfe.u32 	%r668, %r667, 3, 6;
	mad.lo.s32 	%r118, %r668, 257, %r631;
	mul.lo.s32 	%r669, %r3, 33;
	mad.lo.s32 	%r670, %r208, 4806, %r669;
	mad.lo.s32 	%r671, %r3643, 801, %r670;
	bfe.s32 	%r672, %r3, 1, 1;
	and.b32  	%r673, %r672, 4112;
	shr.u32 	%r674, %r3, 4;
	bfe.s32 	%r675, %r3, 2, 1;
	and.b32  	%r676, %r675, 2056;
	mul.lo.s32 	%r677, %r208, 6;
	bfe.s32 	%r678, %r3, 3, 1;
	and.b32  	%r679, %r3, 8;
	setp.eq.s32 	%p242, %r679, 0;
	and.b32  	%r680, %r678, 1028;
	and.b32  	%r681, %r3, 1;
	neg.s32 	%r682, %r681;
	and.b32  	%r683, %r682, 8256;
	mad.lo.s32 	%r684, %r674, 514, %r677;
	add.s32 	%r685, %r684, %r673;
	add.s32 	%r686, %r685, %r676;
	add.s32 	%r687, %r686, %r680;
	add.s32 	%r688, %r687, %r683;
	add.s32 	%r689, %r688, %r3643;
	mul.wide.u32 	%rd43, %r689, 4;
	mov.u64 	%rd44, shmem;
	add.s64 	%rd7, %rd44, %rd43;
	shr.u32 	%r690, %r93, 5;
	bfe.s32 	%r691, %r93, 4, 1;
	and.b32  	%r692, %r691, 514;
	selp.b32 	%r693, 1028, 0, %p242;
	mad.lo.s32 	%r694, %r690, 257, %r677;
	add.s32 	%r695, %r694, %r673;
	add.s32 	%r696, %r695, %r676;
	add.s32 	%r697, %r696, %r693;
	add.s32 	%r698, %r697, %r683;
	add.s32 	%r699, %r698, %r692;
	add.s32 	%r700, %r699, %r3643;
	mul.wide.u32 	%rd45, %r700, 4;
	add.s64 	%rd8, %rd44, %rd45;
	add.s32 	%r701, %r689, 32;
	mul.wide.u32 	%rd46, %r701, 4;
	add.s64 	%rd9, %rd44, %rd46;
	add.s32 	%r702, %r700, 32;
	mul.wide.u32 	%rd47, %r702, 4;
	add.s64 	%rd10, %rd44, %rd47;
	mul.lo.s32 	%r703, %r348, 589824;
	mad.lo.s32 	%r704, %r352, 1152, %r703;
	cvt.s64.s32 	%rd11, %r704;
	cvt.u16.u32 	%rs56, %r93;
	and.b16  	%rs57, %rs56, 255;
	mul.lo.s16 	%rs58, %rs57, 171;
	shr.u16 	%rs59, %rs58, 13;
	mul.lo.s16 	%rs60, %rs59, 48;
	sub.s16 	%rs61, %rs56, %rs60;
	cvt.u32.u16 	%r705, %rs61;
	and.b32  	%r706, %r705, 255;
	or.b32  	%r707, %r3642, %r96;
	mul.wide.u32 	%rd48, %r671, 4;
	add.s64 	%rd12, %rd44, %rd48;
	add.s32 	%r708, %r689, 64;
	mul.wide.u32 	%rd49, %r708, 4;
	add.s64 	%rd13, %rd44, %rd49;
	add.s32 	%r709, %r700, 64;
	mul.wide.u32 	%rd50, %r709, 4;
	add.s64 	%rd14, %rd44, %rd50;
	add.s32 	%r710, %r689, 96;
	mul.wide.u32 	%rd51, %r710, 4;
	add.s64 	%rd15, %rd44, %rd51;
	add.s32 	%r711, %r700, 96;
	mul.wide.u32 	%rd52, %r711, 4;
	add.s64 	%rd16, %rd44, %rd52;
	add.s32 	%r712, %r689, 128;
	mul.wide.u32 	%rd53, %r712, 4;
	add.s64 	%rd17, %rd44, %rd53;
	add.s32 	%r713, %r700, 128;
	mul.wide.u32 	%rd54, %r713, 4;
	add.s64 	%rd18, %rd44, %rd54;
	add.s32 	%r714, %r689, 160;
	mul.wide.u32 	%rd55, %r714, 4;
	add.s64 	%rd19, %rd44, %rd55;
	add.s32 	%r715, %r700, 160;
	mul.wide.u32 	%rd56, %r715, 4;
	add.s64 	%rd20, %rd44, %rd56;
	add.s32 	%r716, %r689, 192;
	mul.wide.u32 	%rd57, %r716, 4;
	add.s64 	%rd21, %rd44, %rd57;
	add.s32 	%r717, %r700, 192;
	mul.wide.u32 	%rd58, %r717, 4;
	add.s64 	%rd22, %rd44, %rd58;
	add.s32 	%r718, %r689, 224;
	mul.wide.u32 	%rd59, %r718, 4;
	add.s64 	%rd23, %rd44, %rd59;
	add.s32 	%r719, %r700, 224;
	mul.wide.u32 	%rd60, %r719, 4;
	add.s64 	%rd24, %rd44, %rd60;
	mad.lo.s32 	%r119, %r706, 24, %r707;
	mad.lo.s32 	%r720, %r3, 24, %r3642;
	add.s32 	%r120, %r720, %r96;
	setp.lt.u32 	%p244, %r1, 16;
	setp.gt.u32 	%p273, %r3, 7;
	setp.lt.u32 	%p277, %r1, 24;
	mov.u32 	%r122, %r121;
	bra.uni 	$L__BB0_149;
$L__BB0_195:                            // %L27913
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r207, %r121, 48;
	setp.ne.s32 	%p355, %r121, 192;
	mov.u32 	%r121, %r207;
	@%p355 bra 	$L__BB0_149;
	bra.uni 	$L__BB0_196;
$L__BB0_149:                            // %L1500
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_176 Depth 2
                                        //     Child Loop BB0_186 Depth 2
	add.s32 	%r721, %r121, %r346;
	setp.lt.s32 	%p243, %r721, %r347;
	@%p243 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_196;
$L__BB0_150:                            // %oksrem693
                                        //   in Loop: Header=BB0_149 Depth=1
	mul.hi.u32 	%r914, %r121, -1431655765;
	shr.u32 	%r915, %r914, 5;
	mul.lo.s32 	%r241, %r915, 48;
	add.s32 	%r916, %r241, %r3;
	cvt.u16.u32 	%rs62, %r916;
	shr.s16 	%rs63, %rs62, 15;
	shr.u16 	%rs64, %rs63, 8;
	add.s16 	%rs65, %rs62, %rs64;
	and.b16  	%rs66, %rs65, -256;
	sub.s16 	%rs67, %rs62, %rs66;
	cvt.s32.s16 	%r917, %rs67;
	shl.b32 	%r918, %r917, 15;
	or.b32  	%r919, %r918, %r91;
	add.s32 	%r920, %r90, %r919;
	shr.s32 	%r921, %r920, 31;
	shr.u32 	%r922, %r921, 9;
	add.s32 	%r923, %r920, %r922;
	shr.s32 	%r924, %r923, 23;
	setp.lt.s32 	%p245, %r920, 0;
	and.b32  	%r925, %r923, -8388608;
	setp.ne.s32 	%p246, %r925, %r920;
	and.pred  	%p247, %p245, %p246;
	selp.u32 	%r926, 1, 0, %p247;
	sub.s32 	%r927, %r926, %r924;
	shl.b32 	%r928, %r927, 23;
	add.s32 	%r929, %r928, %r920;
	mul.wide.s32 	%rd61, %r929, 4;
	add.s64 	%rd62, %rd3, %rd61;
	ld.global.v4.u32 	{%r930, %r931, %r932, %r933}, [%rd62];
	or.b32  	%r934, %r92, %r918;
	add.s32 	%r935, %r90, %r934;
	shr.s32 	%r936, %r935, 31;
	shr.u32 	%r937, %r936, 9;
	add.s32 	%r938, %r935, %r937;
	shr.u32 	%r939, %r938, 23;
	shr.u32 	%r940, %r935, 31;
	sub.s32 	%r941, %r940, %r939;
	shl.b32 	%r942, %r941, 23;
	add.s32 	%r943, %r942, %r935;
	mul.wide.s32 	%rd63, %r943, 4;
	add.s64 	%rd64, %rd3, %rd63;
	ld.global.v4.u32 	{%r944, %r945, %r946, %r947}, [%rd64];
	add.s32 	%r948, %r93, %r241;
	cvt.u16.u32 	%rs68, %r948;
	shr.s16 	%rs69, %rs68, 15;
	shr.u16 	%rs70, %rs69, 8;
	add.s16 	%rs71, %rs68, %rs70;
	and.b16  	%rs72, %rs71, -256;
	sub.s16 	%rs73, %rs68, %rs72;
	cvt.s32.s16 	%r949, %rs73;
	shl.b32 	%r950, %r949, 15;
	or.b32  	%r951, %r950, %r91;
	add.s32 	%r952, %r90, %r951;
	shr.s32 	%r953, %r952, 31;
	shr.u32 	%r954, %r953, 9;
	add.s32 	%r955, %r952, %r954;
	shr.s32 	%r956, %r955, 23;
	setp.lt.s32 	%p248, %r952, 0;
	and.b32  	%r957, %r955, -8388608;
	setp.ne.s32 	%p249, %r957, %r952;
	and.pred  	%p250, %p248, %p249;
	selp.u32 	%r958, 1, 0, %p250;
	sub.s32 	%r959, %r958, %r956;
	shl.b32 	%r960, %r959, 23;
	add.s32 	%r961, %r960, %r952;
	mul.wide.s32 	%rd65, %r961, 4;
	add.s64 	%rd66, %rd3, %rd65;
	ld.global.v4.u32 	{%r962, %r963, %r964, %r965}, [%rd66];
	or.b32  	%r966, %r92, %r950;
	add.s32 	%r967, %r90, %r966;
	shr.s32 	%r968, %r967, 31;
	shr.u32 	%r969, %r968, 9;
	add.s32 	%r970, %r967, %r969;
	shr.u32 	%r971, %r970, 23;
	shr.u32 	%r972, %r967, 31;
	sub.s32 	%r973, %r972, %r971;
	shl.b32 	%r974, %r973, 23;
	add.s32 	%r975, %r974, %r967;
	mul.wide.s32 	%rd67, %r975, 4;
	add.s64 	%rd68, %rd3, %rd67;
	ld.global.v4.u32 	{%r976, %r977, %r978, %r979}, [%rd68];
	selp.b32 	%r980, %r932, %r930, %p244;
	shfl.sync.bfly.b32	%r981, %r980, 16, 31, -1;
	selp.b32 	%r724, %r930, %r981, %p244;
	selp.b32 	%r729, %r981, %r932, %p244;
	selp.b32 	%r982, %r933, %r931, %p244;
	shfl.sync.bfly.b32	%r983, %r982, 16, 31, -1;
	selp.b32 	%r732, %r931, %r983, %p244;
	selp.b32 	%r737, %r983, %r933, %p244;
	selp.b32 	%r984, %r946, %r944, %p244;
	shfl.sync.bfly.b32	%r985, %r984, 16, 31, -1;
	selp.b32 	%r740, %r944, %r985, %p244;
	selp.b32 	%r745, %r985, %r946, %p244;
	selp.b32 	%r986, %r947, %r945, %p244;
	shfl.sync.bfly.b32	%r987, %r986, 16, 31, -1;
	selp.b32 	%r748, %r945, %r987, %p244;
	selp.b32 	%r753, %r987, %r947, %p244;
	selp.b32 	%r988, %r964, %r962, %p244;
	shfl.sync.bfly.b32	%r989, %r988, 16, 31, -1;
	selp.b32 	%r756, %r962, %r989, %p244;
	selp.b32 	%r761, %r989, %r964, %p244;
	selp.b32 	%r990, %r965, %r963, %p244;
	shfl.sync.bfly.b32	%r991, %r990, 16, 31, -1;
	selp.b32 	%r764, %r963, %r991, %p244;
	selp.b32 	%r769, %r991, %r965, %p244;
	selp.b32 	%r992, %r978, %r976, %p244;
	shfl.sync.bfly.b32	%r993, %r992, 16, 31, -1;
	selp.b32 	%r772, %r976, %r993, %p244;
	selp.b32 	%r777, %r993, %r978, %p244;
	selp.b32 	%r994, %r979, %r977, %p244;
	shfl.sync.bfly.b32	%r995, %r994, 16, 31, -1;
	selp.b32 	%r780, %r977, %r995, %p244;
	selp.b32 	%r785, %r995, %r979, %p244;
	shl.b32 	%r725, %r729, 4;
	mov.u32 	%r723, 252645135;
	// begin inline asm
	lop3.b32 %r787, %r723, %r724, %r725, 202;
	// end inline asm
	shr.u32 	%r728, %r724, 4;
	// begin inline asm
	lop3.b32 %r803, %r723, %r728, %r729, 202;
	// end inline asm
	shl.b32 	%r733, %r737, 4;
	// begin inline asm
	lop3.b32 %r795, %r723, %r732, %r733, 202;
	// end inline asm
	shr.u32 	%r736, %r732, 4;
	// begin inline asm
	lop3.b32 %r811, %r723, %r736, %r737, 202;
	// end inline asm
	shl.b32 	%r741, %r745, 4;
	// begin inline asm
	lop3.b32 %r819, %r723, %r740, %r741, 202;
	// end inline asm
	shr.u32 	%r744, %r740, 4;
	// begin inline asm
	lop3.b32 %r835, %r723, %r744, %r745, 202;
	// end inline asm
	shl.b32 	%r749, %r753, 4;
	// begin inline asm
	lop3.b32 %r827, %r723, %r748, %r749, 202;
	// end inline asm
	shr.u32 	%r752, %r748, 4;
	// begin inline asm
	lop3.b32 %r843, %r723, %r752, %r753, 202;
	// end inline asm
	shl.b32 	%r757, %r761, 4;
	// begin inline asm
	lop3.b32 %r788, %r723, %r756, %r757, 202;
	// end inline asm
	shr.u32 	%r760, %r756, 4;
	// begin inline asm
	lop3.b32 %r804, %r723, %r760, %r761, 202;
	// end inline asm
	shl.b32 	%r765, %r769, 4;
	// begin inline asm
	lop3.b32 %r796, %r723, %r764, %r765, 202;
	// end inline asm
	shr.u32 	%r768, %r764, 4;
	// begin inline asm
	lop3.b32 %r812, %r723, %r768, %r769, 202;
	// end inline asm
	shl.b32 	%r773, %r777, 4;
	// begin inline asm
	lop3.b32 %r820, %r723, %r772, %r773, 202;
	// end inline asm
	shr.u32 	%r776, %r772, 4;
	// begin inline asm
	lop3.b32 %r836, %r723, %r776, %r777, 202;
	// end inline asm
	shl.b32 	%r781, %r785, 4;
	// begin inline asm
	lop3.b32 %r828, %r723, %r780, %r781, 202;
	// end inline asm
	shr.u32 	%r784, %r780, 4;
	// begin inline asm
	lop3.b32 %r844, %r723, %r784, %r785, 202;
	// end inline asm
	mov.u32 	%r789, 25152;
	// begin inline asm
	prmt.b32 %r851, %r787, %r788, %r789;
	// end inline asm
	mov.u32 	%r793, 29521;
	// begin inline asm
	prmt.b32 %r883, %r787, %r788, %r793;
	// end inline asm
	// begin inline asm
	prmt.b32 %r859, %r795, %r796, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r891, %r795, %r796, %r793;
	// end inline asm
	// begin inline asm
	prmt.b32 %r852, %r803, %r804, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r884, %r803, %r804, %r793;
	// end inline asm
	// begin inline asm
	prmt.b32 %r860, %r811, %r812, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r892, %r811, %r812, %r793;
	// end inline asm
	// begin inline asm
	prmt.b32 %r867, %r819, %r820, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r899, %r819, %r820, %r793;
	// end inline asm
	// begin inline asm
	prmt.b32 %r875, %r827, %r828, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r907, %r827, %r828, %r793;
	// end inline asm
	// begin inline asm
	prmt.b32 %r868, %r835, %r836, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r900, %r835, %r836, %r793;
	// end inline asm
	// begin inline asm
	prmt.b32 %r876, %r843, %r844, %r789;
	// end inline asm
	// begin inline asm
	prmt.b32 %r908, %r843, %r844, %r793;
	// end inline asm
	mov.u32 	%r853, 21520;
	// begin inline asm
	prmt.b32 %r850, %r851, %r852, %r853;
	// end inline asm
	mov.u32 	%r857, 30258;
	// begin inline asm
	prmt.b32 %r854, %r851, %r852, %r857;
	// end inline asm
	// begin inline asm
	prmt.b32 %r858, %r859, %r860, %r853;
	// end inline asm
	// begin inline asm
	prmt.b32 %r862, %r859, %r860, %r857;
	// end inline asm
	// begin inline asm
	prmt.b32 %r866, %r867, %r868, %r853;
	// end inline asm
	// begin inline asm
	prmt.b32 %r870, %r867, %r868, %r857;
	// end inline asm
	// begin inline asm
	prmt.b32 %r874, %r875, %r876, %r853;
	// end inline asm
	// begin inline asm
	prmt.b32 %r878, %r875, %r876, %r857;
	// end inline asm
	// begin inline asm
	prmt.b32 %r882, %r883, %r884, %r853;
	// end inline asm
	// begin inline asm
	prmt.b32 %r886, %r883, %r884, %r857;
	// end inline asm
	// begin inline asm
	prmt.b32 %r890, %r891, %r892, %r853;
	// end inline asm
	// begin inline asm
	prmt.b32 %r894, %r891, %r892, %r857;
	// end inline asm
	// begin inline asm
	prmt.b32 %r898, %r899, %r900, %r853;
	// end inline asm
	// begin inline asm
	prmt.b32 %r902, %r899, %r900, %r857;
	// end inline asm
	// begin inline asm
	prmt.b32 %r906, %r907, %r908, %r853;
	// end inline asm
	// begin inline asm
	prmt.b32 %r910, %r907, %r908, %r857;
	// end inline asm
	mul.hi.s16 	%rs74, %rs62, 10923;
	shr.u16 	%rs75, %rs74, 15;
	shr.s16 	%rs76, %rs74, 2;
	add.s16 	%rs77, %rs76, %rs75;
	mul.lo.s16 	%rs78, %rs77, 24;
	sub.s16 	%rs79, %rs62, %rs78;
	cvt.s32.s16 	%r996, %rs79;
	add.s32 	%r997, %r94, %r996;
	mul.wide.s32 	%rd69, %r997, 4;
	add.s64 	%rd71, %rd44, %rd69;
	st.shared.u32 	[%rd71], %r850;
	add.s32 	%r998, %r997, 128;
	mul.wide.u32 	%rd72, %r998, 4;
	add.s64 	%rd73, %rd44, %rd72;
	st.shared.u32 	[%rd73], %r858;
	add.s32 	%r999, %r997, 64;
	mul.wide.u32 	%rd74, %r999, 4;
	add.s64 	%rd75, %rd44, %rd74;
	st.shared.u32 	[%rd75], %r854;
	add.s32 	%r1000, %r997, 192;
	mul.wide.u32 	%rd76, %r1000, 4;
	add.s64 	%rd77, %rd44, %rd76;
	st.shared.u32 	[%rd77], %r862;
	add.s32 	%r1001, %r95, %r996;
	mul.wide.u32 	%rd78, %r1001, 4;
	add.s64 	%rd79, %rd44, %rd78;
	st.shared.u32 	[%rd79], %r866;
	add.s32 	%r1002, %r1001, 128;
	mul.wide.u32 	%rd80, %r1002, 4;
	add.s64 	%rd81, %rd44, %rd80;
	st.shared.u32 	[%rd81], %r874;
	add.s32 	%r1003, %r1001, 64;
	mul.wide.u32 	%rd82, %r1003, 4;
	add.s64 	%rd83, %rd44, %rd82;
	st.shared.u32 	[%rd83], %r870;
	add.s32 	%r1004, %r1001, 192;
	mul.wide.u32 	%rd84, %r1004, 4;
	add.s64 	%rd85, %rd44, %rd84;
	st.shared.u32 	[%rd85], %r878;
	add.s32 	%r1005, %r997, 32;
	mul.wide.u32 	%rd86, %r1005, 4;
	add.s64 	%rd87, %rd44, %rd86;
	st.shared.u32 	[%rd87], %r882;
	add.s32 	%r1006, %r997, 160;
	mul.wide.u32 	%rd88, %r1006, 4;
	add.s64 	%rd89, %rd44, %rd88;
	st.shared.u32 	[%rd89], %r890;
	add.s32 	%r1007, %r997, 96;
	mul.wide.u32 	%rd90, %r1007, 4;
	add.s64 	%rd91, %rd44, %rd90;
	st.shared.u32 	[%rd91], %r886;
	add.s32 	%r1008, %r997, 224;
	mul.wide.u32 	%rd92, %r1008, 4;
	add.s64 	%rd93, %rd44, %rd92;
	st.shared.u32 	[%rd93], %r894;
	add.s32 	%r1009, %r1001, 32;
	mul.wide.u32 	%rd94, %r1009, 4;
	add.s64 	%rd95, %rd44, %rd94;
	st.shared.u32 	[%rd95], %r898;
	add.s32 	%r1010, %r1001, 160;
	mul.wide.u32 	%rd96, %r1010, 4;
	add.s64 	%rd97, %rd44, %rd96;
	st.shared.u32 	[%rd97], %r906;
	add.s32 	%r1011, %r1001, 96;
	mul.wide.u32 	%rd98, %r1011, 4;
	add.s64 	%rd99, %rd44, %rd98;
	st.shared.u32 	[%rd99], %r902;
	add.s32 	%r1012, %r1001, 224;
	mul.wide.u32 	%rd100, %r1012, 4;
	add.s64 	%rd101, %rd44, %rd100;
	st.shared.u32 	[%rd101], %r910;
	bar.sync 	0;
	add.s32 	%r1013, %r241, %r96;
	cvt.u16.u32 	%rs80, %r1013;
	mul.hi.s16 	%rs81, %rs80, 10923;
	shr.u16 	%rs82, %rs81, 15;
	shr.s16 	%rs83, %rs81, 2;
	add.s16 	%rs84, %rs83, %rs82;
	mul.lo.s16 	%rs85, %rs84, 24;
	sub.s16 	%rs86, %rs80, %rs85;
	cvt.s32.s16 	%r242, %rs86;
	add.s32 	%r1014, %r97, %r242;
	mul.wide.s32 	%rd102, %r1014, 4;
	add.s64 	%rd103, %rd44, %rd102;
	ld.shared.u32 	%r243, [%rd103];
	add.s32 	%r1015, %r98, %r242;
	mul.wide.u32 	%rd104, %r1015, 4;
	add.s64 	%rd105, %rd44, %rd104;
	ld.shared.u32 	%r244, [%rd105];
	add.s32 	%r1016, %r99, %r242;
	mul.wide.u32 	%rd106, %r1016, 4;
	add.s64 	%rd107, %rd44, %rd106;
	ld.shared.u32 	%r245, [%rd107];
	add.s32 	%r1017, %r100, %r242;
	mul.wide.u32 	%rd108, %r1017, 4;
	add.s64 	%rd109, %rd44, %rd108;
	ld.shared.u32 	%r246, [%rd109];
	add.s32 	%r1018, %r101, %r242;
	mul.wide.u32 	%rd110, %r1018, 4;
	add.s64 	%rd111, %rd44, %rd110;
	ld.shared.u32 	%r247, [%rd111];
	add.s32 	%r1019, %r102, %r242;
	mul.wide.u32 	%rd112, %r1019, 4;
	add.s64 	%rd113, %rd44, %rd112;
	ld.shared.u32 	%r248, [%rd113];
	add.s32 	%r1020, %r103, %r242;
	mul.wide.u32 	%rd114, %r1020, 4;
	add.s64 	%rd115, %rd44, %rd114;
	ld.shared.u32 	%r249, [%rd115];
	add.s32 	%r1021, %r104, %r242;
	mul.wide.u32 	%rd116, %r1021, 4;
	add.s64 	%rd117, %rd44, %rd116;
	ld.shared.u32 	%r250, [%rd117];
	add.s32 	%r1022, %r105, %r242;
	mul.wide.u32 	%rd118, %r1022, 4;
	add.s64 	%rd119, %rd44, %rd118;
	ld.shared.u32 	%r251, [%rd119];
	add.s32 	%r1023, %r106, %r242;
	mul.wide.u32 	%rd120, %r1023, 4;
	add.s64 	%rd121, %rd44, %rd120;
	ld.shared.u32 	%r252, [%rd121];
	add.s32 	%r1024, %r107, %r242;
	mul.wide.u32 	%rd122, %r1024, 4;
	add.s64 	%rd123, %rd44, %rd122;
	ld.shared.u32 	%r253, [%rd123];
	add.s32 	%r1025, %r108, %r242;
	mul.wide.u32 	%rd124, %r1025, 4;
	add.s64 	%rd125, %rd44, %rd124;
	ld.shared.u32 	%r254, [%rd125];
	add.s32 	%r1026, %r109, %r242;
	mul.wide.u32 	%rd126, %r1026, 4;
	add.s64 	%rd127, %rd44, %rd126;
	ld.shared.u32 	%r255, [%rd127];
	add.s32 	%r1027, %r110, %r242;
	mul.wide.u32 	%rd128, %r1027, 4;
	add.s64 	%rd129, %rd44, %rd128;
	ld.shared.u32 	%r256, [%rd129];
	add.s32 	%r1028, %r111, %r242;
	mul.wide.u32 	%rd130, %r1028, 4;
	add.s64 	%rd131, %rd44, %rd130;
	ld.shared.u32 	%r257, [%rd131];
	add.s32 	%r1029, %r112, %r242;
	mul.wide.u32 	%rd132, %r1029, 4;
	add.s64 	%rd133, %rd44, %rd132;
	ld.shared.u32 	%r258, [%rd133];
	add.s32 	%r1030, %r113, %r242;
	mul.wide.u32 	%rd134, %r1030, 4;
	add.s64 	%rd135, %rd44, %rd134;
	ld.shared.u32 	%r259, [%rd135];
	add.s32 	%r1031, %r114, %r242;
	mul.wide.u32 	%rd136, %r1031, 4;
	add.s64 	%rd137, %rd44, %rd136;
	ld.shared.u32 	%r260, [%rd137];
	add.s32 	%r1032, %r115, %r242;
	mul.wide.u32 	%rd138, %r1032, 4;
	add.s64 	%rd139, %rd44, %rd138;
	ld.shared.u32 	%r261, [%rd139];
	add.s32 	%r1033, %r116, %r242;
	mul.wide.u32 	%rd140, %r1033, 4;
	add.s64 	%rd141, %rd44, %rd140;
	ld.shared.u32 	%r262, [%rd141];
	add.s32 	%r1034, %r117, %r242;
	mul.wide.u32 	%rd142, %r1034, 4;
	add.s64 	%rd143, %rd44, %rd142;
	ld.shared.u32 	%r263, [%rd143];
	add.s32 	%r1035, %r118, %r242;
	mul.wide.s32 	%rd144, %r1035, 4;
	add.s64 	%rd145, %rd44, %rd144;
	ld.shared.u32 	%r264, [%rd145];
	bar.sync 	0;
	shfl.sync.idx.b32	%r265, %r234, 0, 31, -1;
	shfl.sync.idx.b32	%r266, %r234, 1, 31, -1;
	shfl.sync.idx.b32	%r267, %r234, 2, 31, -1;
	shfl.sync.idx.b32	%r268, %r234, 3, 31, -1;
	shfl.sync.idx.b32	%r269, %r234, 4, 31, -1;
	shfl.sync.idx.b32	%r270, %r234, 5, 31, -1;
	shfl.sync.idx.b32	%r271, %r234, 6, 31, -1;
	shfl.sync.idx.b32	%r272, %r234, 7, 31, -1;
	shfl.sync.idx.b32	%r273, %r234, 8, 31, -1;
	shfl.sync.idx.b32	%r274, %r234, 9, 31, -1;
	shfl.sync.idx.b32	%r275, %r234, 10, 31, -1;
	shfl.sync.idx.b32	%r276, %r234, 11, 31, -1;
	shfl.sync.idx.b32	%r277, %r234, 12, 31, -1;
	shfl.sync.idx.b32	%r278, %r234, 13, 31, -1;
	shfl.sync.idx.b32	%r279, %r234, 14, 31, -1;
	shfl.sync.idx.b32	%r280, %r234, 15, 31, -1;
	shfl.sync.idx.b32	%r281, %r234, 16, 31, -1;
	shfl.sync.idx.b32	%r282, %r234, 17, 31, -1;
	shfl.sync.idx.b32	%r283, %r234, 18, 31, -1;
	shfl.sync.idx.b32	%r284, %r234, 19, 31, -1;
	shfl.sync.idx.b32	%r285, %r234, 20, 31, -1;
	shfl.sync.idx.b32	%r286, %r234, 21, 31, -1;
	shfl.sync.idx.b32	%r287, %r234, 22, 31, -1;
	shfl.sync.idx.b32	%r288, %r234, 23, 31, -1;
	setp.eq.s32 	%p251, %r265, 999999999;
	@%p251 bra 	$L__BB0_151;
// %bb.225:                             // %oksrem3327
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1036, %r265, %r242;
	mul.wide.s32 	%rd146, %r1036, 4;
	add.s64 	%rd148, %rd44, %rd146;
	st.shared.u32 	[%rd148], %r243;
	setp.eq.s32 	%p252, %r266, 999999999;
	@%p252 bra 	$L__BB0_152;
// %bb.226:                             // %oksrem3395
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1037, %r266, %r242;
	mul.wide.s32 	%rd149, %r1037, 4;
	add.s64 	%rd151, %rd44, %rd149;
	st.shared.u32 	[%rd151], %r244;
	setp.eq.s32 	%p253, %r267, 999999999;
	@%p253 bra 	$L__BB0_153;
// %bb.227:                             // %oksrem3463
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1038, %r267, %r242;
	mul.wide.s32 	%rd152, %r1038, 4;
	add.s64 	%rd154, %rd44, %rd152;
	st.shared.u32 	[%rd154], %r245;
	setp.eq.s32 	%p254, %r268, 999999999;
	@%p254 bra 	$L__BB0_154;
// %bb.228:                             // %oksrem3531
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1039, %r268, %r242;
	mul.wide.s32 	%rd155, %r1039, 4;
	add.s64 	%rd157, %rd44, %rd155;
	st.shared.u32 	[%rd157], %r246;
	setp.eq.s32 	%p255, %r269, 999999999;
	@%p255 bra 	$L__BB0_155;
// %bb.229:                             // %oksrem3599
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1040, %r269, %r242;
	mul.wide.s32 	%rd158, %r1040, 4;
	add.s64 	%rd160, %rd44, %rd158;
	st.shared.u32 	[%rd160], %r247;
	setp.eq.s32 	%p256, %r270, 999999999;
	@%p256 bra 	$L__BB0_156;
// %bb.230:                             // %oksrem3667
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1041, %r270, %r242;
	mul.wide.s32 	%rd161, %r1041, 4;
	add.s64 	%rd163, %rd44, %rd161;
	st.shared.u32 	[%rd163], %r248;
	setp.eq.s32 	%p257, %r271, 999999999;
	@%p257 bra 	$L__BB0_157;
// %bb.231:                             // %oksrem3735
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1042, %r271, %r242;
	mul.wide.s32 	%rd164, %r1042, 4;
	add.s64 	%rd166, %rd44, %rd164;
	st.shared.u32 	[%rd166], %r249;
	setp.eq.s32 	%p258, %r272, 999999999;
	@%p258 bra 	$L__BB0_158;
// %bb.232:                             // %oksrem3803
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1043, %r272, %r242;
	mul.wide.s32 	%rd167, %r1043, 4;
	add.s64 	%rd169, %rd44, %rd167;
	st.shared.u32 	[%rd169], %r250;
	setp.eq.s32 	%p259, %r273, 999999999;
	@%p259 bra 	$L__BB0_159;
// %bb.233:                             // %oksrem3871
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1044, %r273, %r242;
	mul.wide.s32 	%rd170, %r1044, 4;
	add.s64 	%rd172, %rd44, %rd170;
	st.shared.u32 	[%rd172], %r251;
	setp.eq.s32 	%p260, %r274, 999999999;
	@%p260 bra 	$L__BB0_160;
// %bb.234:                             // %oksrem3939
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1045, %r274, %r242;
	mul.wide.s32 	%rd173, %r1045, 4;
	add.s64 	%rd175, %rd44, %rd173;
	st.shared.u32 	[%rd175], %r252;
	setp.eq.s32 	%p261, %r275, 999999999;
	@%p261 bra 	$L__BB0_161;
// %bb.235:                             // %oksrem4007
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1046, %r275, %r242;
	mul.wide.s32 	%rd176, %r1046, 4;
	add.s64 	%rd178, %rd44, %rd176;
	st.shared.u32 	[%rd178], %r253;
	setp.eq.s32 	%p262, %r276, 999999999;
	@%p262 bra 	$L__BB0_162;
// %bb.236:                             // %oksrem4075
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1047, %r276, %r242;
	mul.wide.s32 	%rd179, %r1047, 4;
	add.s64 	%rd181, %rd44, %rd179;
	st.shared.u32 	[%rd181], %r254;
	setp.eq.s32 	%p263, %r277, 999999999;
	@%p263 bra 	$L__BB0_163;
// %bb.237:                             // %oksrem4143
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1048, %r277, %r242;
	mul.wide.s32 	%rd182, %r1048, 4;
	add.s64 	%rd184, %rd44, %rd182;
	st.shared.u32 	[%rd184], %r255;
	setp.eq.s32 	%p264, %r278, 999999999;
	@%p264 bra 	$L__BB0_164;
// %bb.238:                             // %oksrem4211
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1049, %r278, %r242;
	mul.wide.s32 	%rd185, %r1049, 4;
	add.s64 	%rd187, %rd44, %rd185;
	st.shared.u32 	[%rd187], %r256;
	setp.eq.s32 	%p265, %r279, 999999999;
	@%p265 bra 	$L__BB0_165;
// %bb.239:                             // %oksrem4279
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1050, %r279, %r242;
	mul.wide.s32 	%rd188, %r1050, 4;
	add.s64 	%rd190, %rd44, %rd188;
	st.shared.u32 	[%rd190], %r257;
	setp.eq.s32 	%p266, %r280, 999999999;
	@%p266 bra 	$L__BB0_166;
// %bb.240:                             // %oksrem4347
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1051, %r280, %r242;
	mul.wide.s32 	%rd191, %r1051, 4;
	add.s64 	%rd193, %rd44, %rd191;
	st.shared.u32 	[%rd193], %r258;
	setp.eq.s32 	%p267, %r281, 999999999;
	@%p267 bra 	$L__BB0_167;
// %bb.241:                             // %oksrem4415
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1052, %r281, %r242;
	mul.wide.s32 	%rd194, %r1052, 4;
	add.s64 	%rd196, %rd44, %rd194;
	st.shared.u32 	[%rd196], %r259;
	setp.eq.s32 	%p268, %r282, 999999999;
	@%p268 bra 	$L__BB0_168;
// %bb.242:                             // %oksrem4483
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1053, %r282, %r242;
	mul.wide.s32 	%rd197, %r1053, 4;
	add.s64 	%rd199, %rd44, %rd197;
	st.shared.u32 	[%rd199], %r260;
	setp.eq.s32 	%p269, %r283, 999999999;
	@%p269 bra 	$L__BB0_169;
// %bb.243:                             // %oksrem4551
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1054, %r283, %r242;
	mul.wide.s32 	%rd200, %r1054, 4;
	add.s64 	%rd202, %rd44, %rd200;
	st.shared.u32 	[%rd202], %r261;
	setp.eq.s32 	%p270, %r284, 999999999;
	@%p270 bra 	$L__BB0_170;
// %bb.244:                             // %oksrem4619
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1055, %r284, %r242;
	mul.wide.s32 	%rd203, %r1055, 4;
	add.s64 	%rd205, %rd44, %rd203;
	st.shared.u32 	[%rd205], %r262;
	setp.eq.s32 	%p271, %r285, 999999999;
	@%p271 bra 	$L__BB0_171;
// %bb.245:                             // %oksrem4687
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1056, %r285, %r242;
	mul.wide.s32 	%rd206, %r1056, 4;
	add.s64 	%rd208, %rd44, %rd206;
	st.shared.u32 	[%rd208], %r263;
	setp.eq.s32 	%p272, %r286, 999999999;
	@%p272 bra 	$L__BB0_172;
// %bb.246:                             // %oksrem4756
                                        //   in Loop: Header=BB0_149 Depth=1
	selp.b32 	%r1057, 0, %r264, %p273;
	add.s32 	%r1058, %r286, %r242;
	mul.wide.s32 	%rd209, %r1058, 4;
	add.s64 	%rd211, %rd44, %rd209;
	st.shared.u32 	[%rd211], %r1057;
	setp.eq.s32 	%p274, %r287, 999999999;
	@%p274 bra 	$L__BB0_173;
// %bb.247:                             // %oksrem4824
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1059, %r287, %r242;
	mul.wide.s32 	%rd212, %r1059, 4;
	add.s64 	%rd214, %rd44, %rd212;
	mov.u32 	%r1060, 0;
	st.shared.u32 	[%rd214], %r1060;
	setp.eq.s32 	%p275, %r288, 999999999;
	@%p275 bra 	$L__BB0_174;
// %bb.248:                             // %oksrem4891
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r1062, %r288, %r242;
	mul.wide.s32 	%rd215, %r1062, 4;
	add.s64 	%rd217, %rd44, %rd215;
	st.shared.u32 	[%rd217], %r1060;
	bar.sync 	0;
	mov.u32 	%r3648, %r1060;
	mov.u32 	%r3649, %r1060;
	mov.u32 	%r3650, %r1060;
	mov.u32 	%r3651, %r1060;
	mov.u32 	%r3652, %r1060;
	mov.u32 	%r3653, %r1060;
	mov.u32 	%r3654, %r1060;
	mov.u32 	%r3655, %r1060;
	mov.u32 	%r3656, %r1060;
	mov.u32 	%r3657, %r1060;
	mov.u32 	%r3658, %r1060;
	mov.u32 	%r3659, %r1060;
	mov.u32 	%r3660, %r1060;
	mov.u32 	%r3661, %r1060;
	mov.u32 	%r3662, %r1060;
	mov.u32 	%r3663, %r1060;
	mov.u32 	%r3664, %r1060;
	mov.u32 	%r3665, %r1060;
	mov.u32 	%r3666, %r1060;
	mov.u32 	%r3667, %r1060;
	mov.u32 	%r3668, %r1060;
	mov.u32 	%r3669, %r1060;
	mov.u32 	%r3670, %r1060;
	mov.u32 	%r3671, %r1060;
	@%p92 bra 	$L__BB0_175;
// %bb.249:                             // %oksrem4965
                                        //   in Loop: Header=BB0_149 Depth=1
	cvt.u16.u32 	%rs87, %r241;
	mul.hi.s16 	%rs88, %rs87, 10923;
	shr.u16 	%rs89, %rs88, 15;
	shr.s16 	%rs90, %rs88, 2;
	add.s16 	%rs91, %rs90, %rs89;
	mul.lo.s16 	%rs92, %rs91, 24;
	sub.s16 	%rs93, %rs87, %rs92;
	cvt.s32.s16 	%r1063, %rs93;
	mul.wide.s32 	%rd218, %r1063, 4;
	add.s64 	%rd219, %rd12, %rd218;
	ld.shared.u32 	%r3648, [%rd219];
	ld.shared.u32 	%r3649, [%rd12+4];
	ld.shared.u32 	%r3650, [%rd12+8];
	ld.shared.u32 	%r3651, [%rd12+12];
	ld.shared.u32 	%r3652, [%rd12+16];
	ld.shared.u32 	%r3653, [%rd12+20];
	ld.shared.u32 	%r3654, [%rd12+24];
	ld.shared.u32 	%r3655, [%rd12+28];
	ld.shared.u32 	%r3656, [%rd12+32];
	ld.shared.u32 	%r3657, [%rd12+36];
	ld.shared.u32 	%r3658, [%rd12+40];
	ld.shared.u32 	%r3659, [%rd12+44];
	ld.shared.u32 	%r3660, [%rd12+48];
	ld.shared.u32 	%r3661, [%rd12+52];
	ld.shared.u32 	%r3662, [%rd12+56];
	ld.shared.u32 	%r3663, [%rd12+60];
	add.s16 	%rs94, %rs87, 16;
	mul.hi.s16 	%rs95, %rs94, 10923;
	shr.u16 	%rs96, %rs95, 15;
	shr.s16 	%rs97, %rs95, 2;
	add.s16 	%rs98, %rs97, %rs96;
	mul.lo.s16 	%rs99, %rs98, 24;
	sub.s16 	%rs100, %rs94, %rs99;
	cvt.s32.s16 	%r1064, %rs100;
	mul.wide.s32 	%rd220, %r1064, 4;
	add.s64 	%rd221, %rd12, %rd220;
	ld.shared.u32 	%r3664, [%rd221];
	add.s16 	%rs101, %rs87, 17;
	mul.hi.s16 	%rs102, %rs101, 10923;
	shr.u16 	%rs103, %rs102, 15;
	shr.s16 	%rs104, %rs102, 2;
	add.s16 	%rs105, %rs104, %rs103;
	mul.lo.s16 	%rs106, %rs105, 24;
	sub.s16 	%rs107, %rs101, %rs106;
	cvt.s32.s16 	%r1065, %rs107;
	mul.wide.s32 	%rd222, %r1065, 4;
	add.s64 	%rd223, %rd12, %rd222;
	ld.shared.u32 	%r3665, [%rd223];
	add.s16 	%rs108, %rs87, 18;
	mul.hi.s16 	%rs109, %rs108, 10923;
	shr.u16 	%rs110, %rs109, 15;
	shr.s16 	%rs111, %rs109, 2;
	add.s16 	%rs112, %rs111, %rs110;
	mul.lo.s16 	%rs113, %rs112, 24;
	sub.s16 	%rs114, %rs108, %rs113;
	cvt.s32.s16 	%r1066, %rs114;
	mul.wide.s32 	%rd224, %r1066, 4;
	add.s64 	%rd225, %rd12, %rd224;
	ld.shared.u32 	%r3666, [%rd225];
	add.s16 	%rs115, %rs87, 19;
	mul.hi.s16 	%rs116, %rs115, 10923;
	shr.u16 	%rs117, %rs116, 15;
	shr.s16 	%rs118, %rs116, 2;
	add.s16 	%rs119, %rs118, %rs117;
	mul.lo.s16 	%rs120, %rs119, 24;
	sub.s16 	%rs121, %rs115, %rs120;
	cvt.s32.s16 	%r1067, %rs121;
	mul.wide.s32 	%rd226, %r1067, 4;
	add.s64 	%rd227, %rd12, %rd226;
	ld.shared.u32 	%r3667, [%rd227];
	add.s16 	%rs122, %rs87, 20;
	mul.hi.s16 	%rs123, %rs122, 10923;
	shr.u16 	%rs124, %rs123, 15;
	shr.s16 	%rs125, %rs123, 2;
	add.s16 	%rs126, %rs125, %rs124;
	mul.lo.s16 	%rs127, %rs126, 24;
	sub.s16 	%rs128, %rs122, %rs127;
	cvt.s32.s16 	%r1068, %rs128;
	mul.wide.s32 	%rd228, %r1068, 4;
	add.s64 	%rd229, %rd12, %rd228;
	ld.shared.u32 	%r3668, [%rd229];
	add.s16 	%rs129, %rs87, 21;
	mul.hi.s16 	%rs130, %rs129, 10923;
	shr.u16 	%rs131, %rs130, 15;
	shr.s16 	%rs132, %rs130, 2;
	add.s16 	%rs133, %rs132, %rs131;
	mul.lo.s16 	%rs134, %rs133, 24;
	sub.s16 	%rs135, %rs129, %rs134;
	cvt.s32.s16 	%r1069, %rs135;
	mul.wide.s32 	%rd230, %r1069, 4;
	add.s64 	%rd231, %rd12, %rd230;
	ld.shared.u32 	%r3669, [%rd231];
	add.s16 	%rs136, %rs87, 22;
	mul.hi.s16 	%rs137, %rs136, 10923;
	shr.u16 	%rs138, %rs137, 15;
	shr.s16 	%rs139, %rs137, 2;
	add.s16 	%rs140, %rs139, %rs138;
	mul.lo.s16 	%rs141, %rs140, 24;
	sub.s16 	%rs142, %rs136, %rs141;
	cvt.s32.s16 	%r1070, %rs142;
	mul.wide.s32 	%rd232, %r1070, 4;
	add.s64 	%rd233, %rd12, %rd232;
	ld.shared.u32 	%r3670, [%rd233];
	add.s16 	%rs143, %rs87, 23;
	mul.hi.s16 	%rs144, %rs143, 10923;
	shr.u16 	%rs145, %rs144, 15;
	shr.s16 	%rs146, %rs144, 2;
	add.s16 	%rs147, %rs146, %rs145;
	mul.lo.s16 	%rs148, %rs147, 24;
	sub.s16 	%rs149, %rs143, %rs148;
	cvt.s32.s16 	%r1071, %rs149;
	mul.wide.s32 	%rd234, %r1071, 4;
	add.s64 	%rd235, %rd12, %rd234;
	ld.shared.u32 	%r3671, [%rd235];
$L__BB0_175:                            // %L13901
                                        //   in Loop: Header=BB0_149 Depth=1
	bar.sync 	0;
	mul.lo.s32 	%r1073, %r122, 589824;
	add.s32 	%r147, %r119, %r1073;
	add.s32 	%r148, %r120, %r1073;
	mov.u32 	%r3672, %r1060;
	bra.uni 	$L__BB0_176;
$L__BB0_184:                            // %L20905
                                        //   in Loop: Header=BB0_176 Depth=2
	add.s32 	%r122, %r122, 4;
	bar.sync 	0;
	add.s32 	%r3672, %r3672, 2359296;
	setp.ne.s32 	%p315, %r3672, 14155776;
	@%p315 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_185;
$L__BB0_176:                            // %L13927
                                        //   Parent Loop BB0_149 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p278, %r3672, 0;
	selp.b32 	%r1611, %r3648, 0, %p278;
	setp.eq.s32 	%p279, %r3672, 2359296;
	selp.b32 	%r1612, %r3652, %r1611, %p279;
	setp.eq.s32 	%p280, %r3672, 4718592;
	selp.b32 	%r1613, %r3656, %r1612, %p280;
	setp.eq.s32 	%p281, %r3672, 7077888;
	selp.b32 	%r1614, %r3660, %r1613, %p281;
	setp.eq.s32 	%p282, %r3672, 9437184;
	selp.b32 	%r1615, %r3664, %r1614, %p282;
	setp.eq.s32 	%p283, %r3672, 11796480;
	selp.b32 	%r1616, %r3668, %r1615, %p283;
	selp.b32 	%r1617, %r3649, 0, %p278;
	selp.b32 	%r1618, %r3653, %r1617, %p279;
	selp.b32 	%r1619, %r3657, %r1618, %p280;
	selp.b32 	%r1620, %r3661, %r1619, %p281;
	selp.b32 	%r1621, %r3665, %r1620, %p282;
	selp.b32 	%r1622, %r3669, %r1621, %p283;
	selp.b32 	%r1623, %r3650, 0, %p278;
	selp.b32 	%r1624, %r3654, %r1623, %p279;
	selp.b32 	%r1625, %r3658, %r1624, %p280;
	selp.b32 	%r1626, %r3662, %r1625, %p281;
	selp.b32 	%r1627, %r3666, %r1626, %p282;
	selp.b32 	%r1628, %r3670, %r1627, %p283;
	selp.b32 	%r1629, %r3651, 0, %p278;
	selp.b32 	%r1630, %r3655, %r1629, %p279;
	selp.b32 	%r1631, %r3659, %r1630, %p280;
	selp.b32 	%r1632, %r3663, %r1631, %p281;
	selp.b32 	%r1633, %r3667, %r1632, %p282;
	selp.b32 	%r1634, %r3671, %r1633, %p283;
	mov.u16 	%rs187, 25600;
	// begin inline asm
	mov.b32 %r1079, {%rs187, %rs187};
	// end inline asm
	mov.u16 	%rs189, 21504;
	// begin inline asm
	mov.b32 %r1090, {%rs189, %rs189};
	// end inline asm
	xor.b32  	%r1078, %r1616, -2004318072;
	mov.u32 	%r1215, 983055;
	// begin inline asm
	lop3.b32 %r1076, %r1215, %r1078, %r1079, 202;
	// end inline asm
	mov.u16 	%rs193, 18432;
	// begin inline asm
	mov.b32 %r1080, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1081, %r1079, %r1080;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1084, %r1076, %r1081;
	// end inline asm
	mov.u32 	%r1226, 15728880;
	// begin inline asm
	lop3.b32 %r1087, %r1226, %r1078, %r1090, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1091, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1092, %r1090, %r1091;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1095, %r1087, %r1092;
	// end inline asm
	// begin inline asm
	mov.b32 %r1125, {%rs187, %rs187};
	// end inline asm
	// begin inline asm
	mov.b32 %r1136, {%rs189, %rs189};
	// end inline asm
	xor.b32  	%r1124, %r1622, -2004318072;
	// begin inline asm
	lop3.b32 %r1122, %r1215, %r1124, %r1125, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1126, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1127, %r1125, %r1126;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1130, %r1122, %r1127;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1133, %r1226, %r1124, %r1136, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1137, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1138, %r1136, %r1137;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1141, %r1133, %r1138;
	// end inline asm
	// begin inline asm
	mov.b32 %r1171, {%rs187, %rs187};
	// end inline asm
	// begin inline asm
	mov.b32 %r1182, {%rs189, %rs189};
	// end inline asm
	xor.b32  	%r1170, %r1628, -2004318072;
	// begin inline asm
	lop3.b32 %r1168, %r1215, %r1170, %r1171, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1172, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1173, %r1171, %r1172;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1176, %r1168, %r1173;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1179, %r1226, %r1170, %r1182, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1183, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1184, %r1182, %r1183;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1187, %r1179, %r1184;
	// end inline asm
	// begin inline asm
	mov.b32 %r1217, {%rs187, %rs187};
	// end inline asm
	// begin inline asm
	mov.b32 %r1228, {%rs189, %rs189};
	// end inline asm
	xor.b32  	%r1216, %r1634, -2004318072;
	// begin inline asm
	lop3.b32 %r1214, %r1215, %r1216, %r1217, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1218, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1219, %r1217, %r1218;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1222, %r1214, %r1219;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1225, %r1226, %r1216, %r1228, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1229, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1230, %r1228, %r1229;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1233, %r1225, %r1230;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1084;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1258, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1095;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1261, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1130;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1264, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1141;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1267, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1176;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1270, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1187;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1273, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r1222;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1276, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r1233;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1279, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1345, %r1342}, {%r374, %r377}, {%r1258}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1354, %r1351}, {%r374, %r377}, {%r1261}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1363, %r1360}, {%r374, %r377}, {%r1264}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1372, %r1369}, {%r374, %r377}, {%r1267}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1381, %r1378}, {%r374, %r377}, {%r1270}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1390, %r1387}, {%r374, %r377}, {%r1273}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1399, %r1396}, {%r374, %r377}, {%r1276}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1408, %r1405}, {%r374, %r377}, {%r1279}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1338, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1340, %r1338, %r1342;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1343, %r426, %r1345, %r1340;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1347, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1349, %r1347, %r1351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1352, %r426, %r1354, %r1349;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1356, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1358, %r1356, %r1360;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1361, %r426, %r1363, %r1358;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1365, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1367, %r1365, %r1369;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1370, %r426, %r1372, %r1367;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1374, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1376, %r1374, %r1378;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1379, %r426, %r1381, %r1376;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1383, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1385, %r1383, %r1387;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1388, %r426, %r1390, %r1385;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1392, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1394, %r1392, %r1396;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1397, %r426, %r1399, %r1394;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1401, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1403, %r1401, %r1405;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1406, %r426, %r1408, %r1403;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1410, %r429, %r1345;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1413, %r426, %r1342, %r1410;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1417, %r429, %r1354;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1420, %r426, %r1351, %r1417;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1424, %r429, %r1363;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1427, %r426, %r1360, %r1424;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1431, %r429, %r1372;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1434, %r426, %r1369, %r1431;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1438, %r429, %r1381;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1441, %r426, %r1378, %r1438;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1445, %r429, %r1390;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1448, %r426, %r1387, %r1445;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1452, %r429, %r1399;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1455, %r426, %r1396, %r1452;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1459, %r429, %r1408;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1462, %r426, %r1405, %r1459;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1466, %r1467}, {%r470, %r476, %r473, %r479}, {%r1343, %r1413}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1476, %r1477}, {%r470, %r476, %r473, %r479}, {%r1352, %r1420}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1486, %r1487}, {%r470, %r476, %r473, %r479}, {%r1361, %r1427}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1496, %r1497}, {%r470, %r476, %r473, %r479}, {%r1370, %r1434}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1506, %r1507}, {%r470, %r476, %r473, %r479}, {%r1379, %r1441}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1516, %r1517}, {%r470, %r476, %r473, %r479}, {%r1388, %r1448}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1526, %r1527}, {%r470, %r476, %r473, %r479}, {%r1397, %r1455}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1536, %r1537}, {%r470, %r476, %r473, %r479}, {%r1406, %r1462}, {%r1060, %r1060};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3674, %r1060;
	mov.u32 	%r3675, %r1060;
	mov.u32 	%r3676, %r1060;
	mov.u32 	%r3677, %r1060;
	@%p277 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_177;
$L__BB0_250:                            // %oksrem6442
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3674, [%rd7];
	ld.shared.u32 	%r3675, [%rd8];
	ld.shared.u32 	%r3676, [%rd9];
	ld.shared.u32 	%r3677, [%rd10];
$L__BB0_177:                            // %L15557
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1670, %r1667}, {%r488, %r491}, {%r3674}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1679, %r1676}, {%r488, %r491}, {%r3675}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1688, %r1685}, {%r488, %r491}, {%r3676}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1697, %r1694}, {%r488, %r491}, {%r3677}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1663, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1665, %r1663, %r1667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1668, %r540, %r1670, %r1665;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1672, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1674, %r1672, %r1676;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1677, %r540, %r1679, %r1674;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1681, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1683, %r1681, %r1685;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1686, %r540, %r1688, %r1683;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1690, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1692, %r1690, %r1694;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1695, %r540, %r1697, %r1692;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1699, %r543, %r1670;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1702, %r540, %r1667, %r1699;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1706, %r543, %r1679;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1709, %r540, %r1676, %r1706;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1713, %r543, %r1688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1716, %r540, %r1685, %r1713;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1720, %r543, %r1697;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1723, %r540, %r1694, %r1720;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1727, %r1728}, {%r584, %r590, %r587, %r593}, {%r1668, %r1702}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1737, %r1738}, {%r584, %r590, %r587, %r593}, {%r1677, %r1709}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1747, %r1748}, {%r584, %r590, %r587, %r593}, {%r1686, %r1716}, {%r1060, %r1060};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1757, %r1758}, {%r584, %r590, %r587, %r593}, {%r1695, %r1723}, {%r1060, %r1060};
	// end inline asm
	mov.u32 	%r1802, 805318656;
	@%p277 bra 	$L__BB0_251;
	bra.uni 	$L__BB0_178;
$L__BB0_251:                            // %pass6960
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r1767, %r1727, %r1727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1770, %r1728, %r1728, %r1767;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r1747, %r1747, %r1770;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1778, %r1748, %r1748, %r1774;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1782, %r1802, %r1778, %r1060;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1786, %r1737, %r1737;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1789, %r1738, %r1738, %r1786;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1793, %r1757, %r1757, %r1789;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1797, %r1758, %r1758, %r1793;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1801, %r1802, %r1797, %r1060;
	// end inline asm
	add.s32 	%r1805, %r148, %r3672;
	cvt.s64.s32 	%rd236, %r1805;
	add.s64 	%rd237, %rd236, %rd11;
	mul.hi.s64 	%rd238, %rd237, 1024819115206086201;
	shr.u64 	%rd239, %rd238, 63;
	shr.s64 	%rd240, %rd238, 25;
	add.s64 	%rd241, %rd240, %rd239;
	setp.lt.s64 	%p285, %rd237, 0;
	mul.lo.s64 	%rd242, %rd241, 603979776;
	setp.ne.s64 	%p286, %rd242, %rd237;
	and.pred  	%p287, %p285, %p286;
	selp.s64 	%rd243, -1, 0, %p287;
	add.s64 	%rd244, %rd241, %rd243;
	mul.lo.s64 	%rd245, %rd244, -603979776;
	add.s64 	%rd246, %rd245, %rd237;
	shl.b64 	%rd247, %rd246, 2;
	add.s64 	%rd248, %rd4, %rd247;
	st.global.u32 	[%rd248], %r1782;
	add.s32 	%r1806, %r147, %r3672;
	cvt.s64.s32 	%rd249, %r1806;
	add.s64 	%rd250, %rd249, %rd11;
	mul.hi.s64 	%rd251, %rd250, 1024819115206086201;
	shr.u64 	%rd252, %rd251, 63;
	shr.s64 	%rd253, %rd251, 25;
	add.s64 	%rd254, %rd253, %rd252;
	setp.lt.s64 	%p288, %rd250, 0;
	mul.lo.s64 	%rd255, %rd254, 603979776;
	setp.ne.s64 	%p289, %rd255, %rd250;
	and.pred  	%p290, %p288, %p289;
	selp.s64 	%rd256, -1, 0, %p290;
	add.s64 	%rd257, %rd254, %rd256;
	mul.lo.s64 	%rd258, %rd257, -603979776;
	add.s64 	%rd259, %rd258, %rd250;
	shl.b64 	%rd260, %rd259, 2;
	add.s64 	%rd261, %rd4, %rd260;
	st.global.u32 	[%rd261], %r1801;
$L__BB0_178:                            // %L16087
                                        //   in Loop: Header=BB0_176 Depth=2
	mov.u32 	%r1807, 0;
	mov.u32 	%r3678, %r1807;
	mov.u32 	%r3679, %r1807;
	mov.u32 	%r3680, %r1807;
	mov.u32 	%r3681, %r1807;
	@%p277 bra 	$L__BB0_252;
	bra.uni 	$L__BB0_179;
$L__BB0_252:                            // %oksrem7214
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3678, [%rd13];
	ld.shared.u32 	%r3679, [%rd14];
	ld.shared.u32 	%r3680, [%rd15];
	ld.shared.u32 	%r3681, [%rd16];
$L__BB0_179:                            // %L17163
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1843, %r1840}, {%r488, %r491}, {%r3678}, {%r1807, %r1807};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1852, %r1849}, {%r488, %r491}, {%r3679}, {%r1807, %r1807};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1861, %r1858}, {%r488, %r491}, {%r3680}, {%r1807, %r1807};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1870, %r1867}, {%r488, %r491}, {%r3681}, {%r1807, %r1807};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1836, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1838, %r1836, %r1840;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1841, %r540, %r1843, %r1838;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1845, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1847, %r1845, %r1849;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1850, %r540, %r1852, %r1847;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1854, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1856, %r1854, %r1858;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1859, %r540, %r1861, %r1856;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1863, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1865, %r1863, %r1867;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1868, %r540, %r1870, %r1865;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1872, %r543, %r1843;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1875, %r540, %r1840, %r1872;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1879, %r543, %r1852;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1882, %r540, %r1849, %r1879;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1886, %r543, %r1861;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1889, %r540, %r1858, %r1886;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1893, %r543, %r1870;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1896, %r540, %r1867, %r1893;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1900, %r1901}, {%r584, %r590, %r587, %r593}, {%r1841, %r1875}, {%r1807, %r1807};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1910, %r1911}, {%r584, %r590, %r587, %r593}, {%r1850, %r1882}, {%r1807, %r1807};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1920, %r1921}, {%r584, %r590, %r587, %r593}, {%r1859, %r1889}, {%r1807, %r1807};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1930, %r1931}, {%r584, %r590, %r587, %r593}, {%r1868, %r1896}, {%r1807, %r1807};
	// end inline asm
	@%p277 bra 	$L__BB0_253;
	bra.uni 	$L__BB0_180;
$L__BB0_253:                            // %pass7732
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r1940, %r1900, %r1900;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1943, %r1901, %r1901, %r1940;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1947, %r1920, %r1920, %r1943;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1951, %r1921, %r1921, %r1947;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1955, %r1802, %r1951, %r1807;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1959, %r1910, %r1910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1962, %r1911, %r1911, %r1959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1966, %r1930, %r1930, %r1962;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1970, %r1931, %r1931, %r1966;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1974, %r1802, %r1970, %r1807;
	// end inline asm
	add.s32 	%r1978, %r148, %r3672;
	add.s32 	%r1979, %r1978, 589824;
	cvt.s64.s32 	%rd262, %r1979;
	add.s64 	%rd263, %rd262, %rd11;
	mul.hi.s64 	%rd264, %rd263, 1024819115206086201;
	shr.u64 	%rd265, %rd264, 63;
	shr.s64 	%rd266, %rd264, 25;
	add.s64 	%rd267, %rd266, %rd265;
	setp.lt.s64 	%p293, %rd263, 0;
	mul.lo.s64 	%rd268, %rd267, 603979776;
	setp.ne.s64 	%p294, %rd268, %rd263;
	and.pred  	%p295, %p293, %p294;
	selp.s64 	%rd269, -1, 0, %p295;
	add.s64 	%rd270, %rd267, %rd269;
	mul.lo.s64 	%rd271, %rd270, -603979776;
	add.s64 	%rd272, %rd271, %rd263;
	shl.b64 	%rd273, %rd272, 2;
	add.s64 	%rd274, %rd4, %rd273;
	st.global.u32 	[%rd274], %r1955;
	add.s32 	%r1980, %r147, %r3672;
	add.s32 	%r1981, %r1980, 589824;
	cvt.s64.s32 	%rd275, %r1981;
	add.s64 	%rd276, %rd275, %rd11;
	mul.hi.s64 	%rd277, %rd276, 1024819115206086201;
	shr.u64 	%rd278, %rd277, 63;
	shr.s64 	%rd279, %rd277, 25;
	add.s64 	%rd280, %rd279, %rd278;
	setp.lt.s64 	%p296, %rd276, 0;
	mul.lo.s64 	%rd281, %rd280, 603979776;
	setp.ne.s64 	%p297, %rd281, %rd276;
	and.pred  	%p298, %p296, %p297;
	selp.s64 	%rd282, -1, 0, %p298;
	add.s64 	%rd283, %rd280, %rd282;
	mul.lo.s64 	%rd284, %rd283, -603979776;
	add.s64 	%rd285, %rd284, %rd276;
	shl.b64 	%rd286, %rd285, 2;
	add.s64 	%rd287, %rd4, %rd286;
	st.global.u32 	[%rd287], %r1974;
$L__BB0_180:                            // %L17693
                                        //   in Loop: Header=BB0_176 Depth=2
	mov.u32 	%r1982, 0;
	mov.u32 	%r3682, %r1982;
	mov.u32 	%r3683, %r1982;
	mov.u32 	%r3684, %r1982;
	mov.u32 	%r3685, %r1982;
	@%p277 bra 	$L__BB0_254;
	bra.uni 	$L__BB0_181;
$L__BB0_254:                            // %oksrem7986
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3682, [%rd17];
	ld.shared.u32 	%r3683, [%rd18];
	ld.shared.u32 	%r3684, [%rd19];
	ld.shared.u32 	%r3685, [%rd20];
$L__BB0_181:                            // %L18769
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2018, %r2015}, {%r488, %r491}, {%r3682}, {%r1982, %r1982};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2027, %r2024}, {%r488, %r491}, {%r3683}, {%r1982, %r1982};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2036, %r2033}, {%r488, %r491}, {%r3684}, {%r1982, %r1982};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2045, %r2042}, {%r488, %r491}, {%r3685}, {%r1982, %r1982};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2011, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2013, %r2011, %r2015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2016, %r540, %r2018, %r2013;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2020, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2022, %r2020, %r2024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2025, %r540, %r2027, %r2022;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2029, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2031, %r2029, %r2033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2034, %r540, %r2036, %r2031;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2038, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2040, %r2038, %r2042;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2043, %r540, %r2045, %r2040;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2047, %r543, %r2018;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2050, %r540, %r2015, %r2047;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2054, %r543, %r2027;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2057, %r540, %r2024, %r2054;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2061, %r543, %r2036;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2064, %r540, %r2033, %r2061;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2068, %r543, %r2045;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2071, %r540, %r2042, %r2068;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2075, %r2076}, {%r584, %r590, %r587, %r593}, {%r2016, %r2050}, {%r1982, %r1982};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2085, %r2086}, {%r584, %r590, %r587, %r593}, {%r2025, %r2057}, {%r1982, %r1982};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2095, %r2096}, {%r584, %r590, %r587, %r593}, {%r2034, %r2064}, {%r1982, %r1982};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2105, %r2106}, {%r584, %r590, %r587, %r593}, {%r2043, %r2071}, {%r1982, %r1982};
	// end inline asm
	@%p277 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_182;
$L__BB0_255:                            // %pass8504
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r2115, %r2075, %r2075;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2118, %r2076, %r2076, %r2115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2122, %r2095, %r2095, %r2118;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2126, %r2096, %r2096, %r2122;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2130, %r1802, %r2126, %r1982;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2134, %r2085, %r2085;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2137, %r2086, %r2086, %r2134;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2141, %r2105, %r2105, %r2137;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2145, %r2106, %r2106, %r2141;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2149, %r1802, %r2145, %r1982;
	// end inline asm
	add.s32 	%r2153, %r148, %r3672;
	add.s32 	%r2154, %r2153, 1179648;
	cvt.s64.s32 	%rd288, %r2154;
	add.s64 	%rd289, %rd288, %rd11;
	mul.hi.s64 	%rd290, %rd289, 1024819115206086201;
	shr.u64 	%rd291, %rd290, 63;
	shr.s64 	%rd292, %rd290, 25;
	add.s64 	%rd293, %rd292, %rd291;
	setp.lt.s64 	%p301, %rd289, 0;
	mul.lo.s64 	%rd294, %rd293, 603979776;
	setp.ne.s64 	%p302, %rd294, %rd289;
	and.pred  	%p303, %p301, %p302;
	selp.s64 	%rd295, -1, 0, %p303;
	add.s64 	%rd296, %rd293, %rd295;
	mul.lo.s64 	%rd297, %rd296, -603979776;
	add.s64 	%rd298, %rd297, %rd289;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd300, %rd4, %rd299;
	st.global.u32 	[%rd300], %r2130;
	add.s32 	%r2155, %r147, %r3672;
	add.s32 	%r2156, %r2155, 1179648;
	cvt.s64.s32 	%rd301, %r2156;
	add.s64 	%rd302, %rd301, %rd11;
	mul.hi.s64 	%rd303, %rd302, 1024819115206086201;
	shr.u64 	%rd304, %rd303, 63;
	shr.s64 	%rd305, %rd303, 25;
	add.s64 	%rd306, %rd305, %rd304;
	setp.lt.s64 	%p304, %rd302, 0;
	mul.lo.s64 	%rd307, %rd306, 603979776;
	setp.ne.s64 	%p305, %rd307, %rd302;
	and.pred  	%p306, %p304, %p305;
	selp.s64 	%rd308, -1, 0, %p306;
	add.s64 	%rd309, %rd306, %rd308;
	mul.lo.s64 	%rd310, %rd309, -603979776;
	add.s64 	%rd311, %rd310, %rd302;
	shl.b64 	%rd312, %rd311, 2;
	add.s64 	%rd313, %rd4, %rd312;
	st.global.u32 	[%rd313], %r2149;
$L__BB0_182:                            // %L19299
                                        //   in Loop: Header=BB0_176 Depth=2
	mov.u32 	%r2157, 0;
	mov.u32 	%r3686, %r2157;
	mov.u32 	%r3687, %r2157;
	mov.u32 	%r3688, %r2157;
	mov.u32 	%r3689, %r2157;
	@%p277 bra 	$L__BB0_256;
	bra.uni 	$L__BB0_183;
$L__BB0_256:                            // %oksrem8758
                                        //   in Loop: Header=BB0_176 Depth=2
	ld.shared.u32 	%r3686, [%rd21];
	ld.shared.u32 	%r3687, [%rd22];
	ld.shared.u32 	%r3688, [%rd23];
	ld.shared.u32 	%r3689, [%rd24];
$L__BB0_183:                            // %L20375
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2193, %r2190}, {%r488, %r491}, {%r3686}, {%r2157, %r2157};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2202, %r2199}, {%r488, %r491}, {%r3687}, {%r2157, %r2157};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2211, %r2208}, {%r488, %r491}, {%r3688}, {%r2157, %r2157};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2220, %r2217}, {%r488, %r491}, {%r3689}, {%r2157, %r2157};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2186, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2188, %r2186, %r2190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2191, %r540, %r2193, %r2188;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2195, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2197, %r2195, %r2199;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2200, %r540, %r2202, %r2197;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2204, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2206, %r2204, %r2208;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2209, %r540, %r2211, %r2206;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2213, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2215, %r2213, %r2217;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2218, %r540, %r2220, %r2215;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2222, %r543, %r2193;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2225, %r540, %r2190, %r2222;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r543, %r2202;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r540, %r2199, %r2229;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2236, %r543, %r2211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2239, %r540, %r2208, %r2236;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2243, %r543, %r2220;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2246, %r540, %r2217, %r2243;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2250, %r2251}, {%r584, %r590, %r587, %r593}, {%r2191, %r2225}, {%r2157, %r2157};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2260, %r2261}, {%r584, %r590, %r587, %r593}, {%r2200, %r2232}, {%r2157, %r2157};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2270, %r2271}, {%r584, %r590, %r587, %r593}, {%r2209, %r2239}, {%r2157, %r2157};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2280, %r2281}, {%r584, %r590, %r587, %r593}, {%r2218, %r2246}, {%r2157, %r2157};
	// end inline asm
	@%p277 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_184;
$L__BB0_257:                            // %pass9276
                                        //   in Loop: Header=BB0_176 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r2290, %r2250, %r2250;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2293, %r2251, %r2251, %r2290;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2297, %r2270, %r2270, %r2293;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2301, %r2271, %r2271, %r2297;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2305, %r1802, %r2301, %r2157;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2309, %r2260, %r2260;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2312, %r2261, %r2261, %r2309;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2316, %r2280, %r2280, %r2312;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2320, %r2281, %r2281, %r2316;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2324, %r1802, %r2320, %r2157;
	// end inline asm
	add.s32 	%r2328, %r148, %r3672;
	add.s32 	%r2329, %r2328, 1769472;
	cvt.s64.s32 	%rd314, %r2329;
	add.s64 	%rd315, %rd314, %rd11;
	mul.hi.s64 	%rd316, %rd315, 1024819115206086201;
	shr.u64 	%rd317, %rd316, 63;
	shr.s64 	%rd318, %rd316, 25;
	add.s64 	%rd319, %rd318, %rd317;
	setp.lt.s64 	%p309, %rd315, 0;
	mul.lo.s64 	%rd320, %rd319, 603979776;
	setp.ne.s64 	%p310, %rd320, %rd315;
	and.pred  	%p311, %p309, %p310;
	selp.s64 	%rd321, -1, 0, %p311;
	add.s64 	%rd322, %rd319, %rd321;
	mul.lo.s64 	%rd323, %rd322, -603979776;
	add.s64 	%rd324, %rd323, %rd315;
	shl.b64 	%rd325, %rd324, 2;
	add.s64 	%rd326, %rd4, %rd325;
	st.global.u32 	[%rd326], %r2305;
	add.s32 	%r2330, %r147, %r3672;
	add.s32 	%r2331, %r2330, 1769472;
	cvt.s64.s32 	%rd327, %r2331;
	add.s64 	%rd328, %rd327, %rd11;
	mul.hi.s64 	%rd329, %rd328, 1024819115206086201;
	shr.u64 	%rd330, %rd329, 63;
	shr.s64 	%rd331, %rd329, 25;
	add.s64 	%rd332, %rd331, %rd330;
	setp.lt.s64 	%p312, %rd328, 0;
	mul.lo.s64 	%rd333, %rd332, 603979776;
	setp.ne.s64 	%p313, %rd333, %rd328;
	and.pred  	%p314, %p312, %p313;
	selp.s64 	%rd334, -1, 0, %p314;
	add.s64 	%rd335, %rd332, %rd334;
	mul.lo.s64 	%rd336, %rd335, -603979776;
	add.s64 	%rd337, %rd336, %rd328;
	shl.b64 	%rd338, %rd337, 2;
	add.s64 	%rd339, %rd4, %rd338;
	st.global.u32 	[%rd339], %r2324;
	bra.uni 	$L__BB0_184;
$L__BB0_185:                            // %L20921.preheader
                                        //   in Loop: Header=BB0_149 Depth=1
	add.s32 	%r177, %r147, %r3672;
	add.s32 	%r178, %r148, %r3672;
	mov.u32 	%r2332, 0;
	mov.u32 	%r3690, %r2332;
	bra.uni 	$L__BB0_186;
$L__BB0_194:                            // %L27899
                                        //   in Loop: Header=BB0_186 Depth=2
	add.s32 	%r122, %r122, 4;
	bar.sync 	0;
	add.s32 	%r3690, %r3690, 2359296;
	setp.ne.s32 	%p354, %r3690, 14155776;
	@%p354 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_195;
$L__BB0_186:                            // %L20921
                                        //   Parent Loop BB0_149 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p317, %r3690, 0;
	selp.b32 	%r2870, %r3648, 0, %p317;
	setp.eq.s32 	%p318, %r3690, 2359296;
	selp.b32 	%r2871, %r3652, %r2870, %p318;
	setp.eq.s32 	%p319, %r3690, 4718592;
	selp.b32 	%r2872, %r3656, %r2871, %p319;
	setp.eq.s32 	%p320, %r3690, 7077888;
	selp.b32 	%r2873, %r3660, %r2872, %p320;
	setp.eq.s32 	%p321, %r3690, 9437184;
	selp.b32 	%r2874, %r3664, %r2873, %p321;
	setp.eq.s32 	%p322, %r3690, 11796480;
	selp.b32 	%r2875, %r3668, %r2874, %p322;
	selp.b32 	%r2876, %r3649, 0, %p317;
	selp.b32 	%r2877, %r3653, %r2876, %p318;
	selp.b32 	%r2878, %r3657, %r2877, %p319;
	selp.b32 	%r2879, %r3661, %r2878, %p320;
	selp.b32 	%r2880, %r3665, %r2879, %p321;
	selp.b32 	%r2881, %r3669, %r2880, %p322;
	selp.b32 	%r2882, %r3650, 0, %p317;
	selp.b32 	%r2883, %r3654, %r2882, %p318;
	selp.b32 	%r2884, %r3658, %r2883, %p319;
	selp.b32 	%r2885, %r3662, %r2884, %p320;
	selp.b32 	%r2886, %r3666, %r2885, %p321;
	selp.b32 	%r2887, %r3670, %r2886, %p322;
	selp.b32 	%r2888, %r3651, 0, %p317;
	selp.b32 	%r2889, %r3655, %r2888, %p318;
	selp.b32 	%r2890, %r3659, %r2889, %p319;
	selp.b32 	%r2891, %r3663, %r2890, %p320;
	selp.b32 	%r2892, %r3667, %r2891, %p321;
	selp.b32 	%r2893, %r3671, %r2892, %p322;
	// begin inline asm
	mov.b32 %r2360, {%rs187, %rs187};
	// end inline asm
	// begin inline asm
	mov.b32 %r2371, {%rs189, %rs189};
	// end inline asm
	shr.u32 	%r2894, %r2875, 8;
	xor.b32  	%r2370, %r2894, 8947848;
	// begin inline asm
	lop3.b32 %r2357, %r1215, %r2370, %r2360, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2361, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2362, %r2360, %r2361;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2365, %r2357, %r2362;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2368, %r1226, %r2370, %r2371, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2372, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2373, %r2371, %r2372;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2376, %r2368, %r2373;
	// end inline asm
	// begin inline asm
	mov.b32 %r2406, {%rs187, %rs187};
	// end inline asm
	// begin inline asm
	mov.b32 %r2417, {%rs189, %rs189};
	// end inline asm
	shr.u32 	%r2895, %r2881, 8;
	xor.b32  	%r2416, %r2895, 8947848;
	// begin inline asm
	lop3.b32 %r2403, %r1215, %r2416, %r2406, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2407, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2408, %r2406, %r2407;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2411, %r2403, %r2408;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2414, %r1226, %r2416, %r2417, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2418, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2419, %r2417, %r2418;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2422, %r2414, %r2419;
	// end inline asm
	// begin inline asm
	mov.b32 %r2452, {%rs187, %rs187};
	// end inline asm
	// begin inline asm
	mov.b32 %r2463, {%rs189, %rs189};
	// end inline asm
	shr.u32 	%r2896, %r2887, 8;
	xor.b32  	%r2462, %r2896, 8947848;
	// begin inline asm
	lop3.b32 %r2449, %r1215, %r2462, %r2452, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2453, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2454, %r2452, %r2453;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2457, %r2449, %r2454;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2460, %r1226, %r2462, %r2463, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2464, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2465, %r2463, %r2464;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2468, %r2460, %r2465;
	// end inline asm
	// begin inline asm
	mov.b32 %r2498, {%rs187, %rs187};
	// end inline asm
	// begin inline asm
	mov.b32 %r2509, {%rs189, %rs189};
	// end inline asm
	shr.u32 	%r2897, %r2893, 8;
	xor.b32  	%r2508, %r2897, 8947848;
	// begin inline asm
	lop3.b32 %r2495, %r1215, %r2508, %r2498, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2499, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2500, %r2498, %r2499;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2503, %r2495, %r2500;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2506, %r1226, %r2508, %r2509, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2510, {%rs193, %rs193};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2511, %r2509, %r2510;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2514, %r2506, %r2511;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2365;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2517, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2376;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2520, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2411;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2523, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2422;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2526, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2457;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2529, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2468;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2532, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r88;
    mov.b32 {%r2re, %r2im}, %r2503;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2535, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r89;
    mov.b32 {%r2re, %r2im}, %r2514;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2538, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2604, %r2601}, {%r374, %r377}, {%r2517}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2613, %r2610}, {%r374, %r377}, {%r2520}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2622, %r2619}, {%r374, %r377}, {%r2523}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2631, %r2628}, {%r374, %r377}, {%r2526}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2640, %r2637}, {%r374, %r377}, {%r2529}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2649, %r2646}, {%r374, %r377}, {%r2532}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2658, %r2655}, {%r374, %r377}, {%r2535}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2667, %r2664}, {%r374, %r377}, {%r2538}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2597, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2599, %r2597, %r2601;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2602, %r426, %r2604, %r2599;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2606, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2608, %r2606, %r2610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2611, %r426, %r2613, %r2608;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2615, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2617, %r2615, %r2619;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2620, %r426, %r2622, %r2617;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2624, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2626, %r2624, %r2628;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2629, %r426, %r2631, %r2626;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2633, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2635, %r2633, %r2637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2638, %r426, %r2640, %r2635;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2642, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2644, %r2642, %r2646;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2647, %r426, %r2649, %r2644;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2651, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2653, %r2651, %r2655;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2656, %r426, %r2658, %r2653;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2660, %r429;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2662, %r2660, %r2664;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2665, %r426, %r2667, %r2662;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2669, %r429, %r2604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2672, %r426, %r2601, %r2669;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2676, %r429, %r2613;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2679, %r426, %r2610, %r2676;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2683, %r429, %r2622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2686, %r426, %r2619, %r2683;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2690, %r429, %r2631;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2693, %r426, %r2628, %r2690;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2697, %r429, %r2640;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2700, %r426, %r2637, %r2697;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2704, %r429, %r2649;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2707, %r426, %r2646, %r2704;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2711, %r429, %r2658;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2714, %r426, %r2655, %r2711;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2718, %r429, %r2667;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2721, %r426, %r2664, %r2718;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2725, %r2726}, {%r470, %r476, %r473, %r479}, {%r2602, %r2672}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2735, %r2736}, {%r470, %r476, %r473, %r479}, {%r2611, %r2679}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2745, %r2746}, {%r470, %r476, %r473, %r479}, {%r2620, %r2686}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2755, %r2756}, {%r470, %r476, %r473, %r479}, {%r2629, %r2693}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2765, %r2766}, {%r470, %r476, %r473, %r479}, {%r2638, %r2700}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2775, %r2776}, {%r470, %r476, %r473, %r479}, {%r2647, %r2707}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2785, %r2786}, {%r470, %r476, %r473, %r479}, {%r2656, %r2714}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2795, %r2796}, {%r470, %r476, %r473, %r479}, {%r2665, %r2721}, {%r2332, %r2332};
	// end inline asm
	bar.sync 	0;
	mov.u32 	%r3692, %r2332;
	mov.u32 	%r3693, %r2332;
	mov.u32 	%r3694, %r2332;
	mov.u32 	%r3695, %r2332;
	@%p277 bra 	$L__BB0_258;
	bra.uni 	$L__BB0_187;
$L__BB0_258:                            // %oksrem9581
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3695, [%rd7];
	ld.shared.u32 	%r3694, [%rd8];
	ld.shared.u32 	%r3693, [%rd9];
	ld.shared.u32 	%r3692, [%rd10];
$L__BB0_187:                            // %L22551
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2933, %r2930}, {%r488, %r491}, {%r3695}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2942, %r2939}, {%r488, %r491}, {%r3694}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2951, %r2948}, {%r488, %r491}, {%r3693}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2960, %r2957}, {%r488, %r491}, {%r3692}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2926, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2928, %r2926, %r2930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2931, %r540, %r2933, %r2928;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2935, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2937, %r2935, %r2939;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2940, %r540, %r2942, %r2937;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2944, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2946, %r2944, %r2948;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2949, %r540, %r2951, %r2946;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2953, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2955, %r2953, %r2957;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2958, %r540, %r2960, %r2955;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2962, %r543, %r2933;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2965, %r540, %r2930, %r2962;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2969, %r543, %r2942;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2972, %r540, %r2939, %r2969;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2976, %r543, %r2951;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2979, %r540, %r2948, %r2976;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2983, %r543, %r2960;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2986, %r540, %r2957, %r2983;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2990, %r2991}, {%r584, %r590, %r587, %r593}, {%r2931, %r2965}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3000, %r3001}, {%r584, %r590, %r587, %r593}, {%r2940, %r2972}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3010, %r3011}, {%r584, %r590, %r587, %r593}, {%r2949, %r2979}, {%r2332, %r2332};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3020, %r3021}, {%r584, %r590, %r587, %r593}, {%r2958, %r2986}, {%r2332, %r2332};
	// end inline asm
	@%p277 bra 	$L__BB0_259;
	bra.uni 	$L__BB0_188;
$L__BB0_259:                            // %pass10099
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r3030, %r2990, %r2990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3033, %r2991, %r2991, %r3030;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3037, %r3010, %r3010, %r3033;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3041, %r3011, %r3011, %r3037;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3045, %r1802, %r3041, %r2332;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3049, %r3000, %r3000;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3052, %r3001, %r3001, %r3049;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3056, %r3020, %r3020, %r3052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3060, %r3021, %r3021, %r3056;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3064, %r1802, %r3060, %r2332;
	// end inline asm
	add.s32 	%r3068, %r178, %r3690;
	cvt.s64.s32 	%rd340, %r3068;
	add.s64 	%rd341, %rd340, %rd11;
	mul.hi.s64 	%rd342, %rd341, 1024819115206086201;
	shr.u64 	%rd343, %rd342, 63;
	shr.s64 	%rd344, %rd342, 25;
	add.s64 	%rd345, %rd344, %rd343;
	setp.lt.s64 	%p324, %rd341, 0;
	mul.lo.s64 	%rd346, %rd345, 603979776;
	setp.ne.s64 	%p325, %rd346, %rd341;
	and.pred  	%p326, %p324, %p325;
	selp.s64 	%rd347, -1, 0, %p326;
	add.s64 	%rd348, %rd345, %rd347;
	mul.lo.s64 	%rd349, %rd348, -603979776;
	add.s64 	%rd350, %rd349, %rd341;
	shl.b64 	%rd351, %rd350, 2;
	add.s64 	%rd352, %rd4, %rd351;
	st.global.u32 	[%rd352], %r3045;
	add.s32 	%r3069, %r177, %r3690;
	cvt.s64.s32 	%rd353, %r3069;
	add.s64 	%rd354, %rd353, %rd11;
	mul.hi.s64 	%rd355, %rd354, 1024819115206086201;
	shr.u64 	%rd356, %rd355, 63;
	shr.s64 	%rd357, %rd355, 25;
	add.s64 	%rd358, %rd357, %rd356;
	setp.lt.s64 	%p327, %rd354, 0;
	mul.lo.s64 	%rd359, %rd358, 603979776;
	setp.ne.s64 	%p328, %rd359, %rd354;
	and.pred  	%p329, %p327, %p328;
	selp.s64 	%rd360, -1, 0, %p329;
	add.s64 	%rd361, %rd358, %rd360;
	mul.lo.s64 	%rd362, %rd361, -603979776;
	add.s64 	%rd363, %rd362, %rd354;
	shl.b64 	%rd364, %rd363, 2;
	add.s64 	%rd365, %rd4, %rd364;
	st.global.u32 	[%rd365], %r3064;
$L__BB0_188:                            // %L23081
                                        //   in Loop: Header=BB0_186 Depth=2
	mov.u32 	%r3070, 0;
	mov.u32 	%r3696, %r3070;
	mov.u32 	%r3697, %r3070;
	mov.u32 	%r3698, %r3070;
	mov.u32 	%r3699, %r3070;
	@%p277 bra 	$L__BB0_260;
	bra.uni 	$L__BB0_189;
$L__BB0_260:                            // %oksrem10353
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3699, [%rd13];
	ld.shared.u32 	%r3698, [%rd14];
	ld.shared.u32 	%r3697, [%rd15];
	ld.shared.u32 	%r3696, [%rd16];
$L__BB0_189:                            // %L24157
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3106, %r3103}, {%r488, %r491}, {%r3699}, {%r3070, %r3070};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3115, %r3112}, {%r488, %r491}, {%r3698}, {%r3070, %r3070};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3124, %r3121}, {%r488, %r491}, {%r3697}, {%r3070, %r3070};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3133, %r3130}, {%r488, %r491}, {%r3696}, {%r3070, %r3070};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3099, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3101, %r3099, %r3103;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3104, %r540, %r3106, %r3101;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3108, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3110, %r3108, %r3112;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3113, %r540, %r3115, %r3110;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3117, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3119, %r3117, %r3121;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3122, %r540, %r3124, %r3119;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3126, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3128, %r3126, %r3130;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3131, %r540, %r3133, %r3128;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3135, %r543, %r3106;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3138, %r540, %r3103, %r3135;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3142, %r543, %r3115;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3145, %r540, %r3112, %r3142;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3149, %r543, %r3124;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3152, %r540, %r3121, %r3149;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3156, %r543, %r3133;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3159, %r540, %r3130, %r3156;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3163, %r3164}, {%r584, %r590, %r587, %r593}, {%r3104, %r3138}, {%r3070, %r3070};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3173, %r3174}, {%r584, %r590, %r587, %r593}, {%r3113, %r3145}, {%r3070, %r3070};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3183, %r3184}, {%r584, %r590, %r587, %r593}, {%r3122, %r3152}, {%r3070, %r3070};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3193, %r3194}, {%r584, %r590, %r587, %r593}, {%r3131, %r3159}, {%r3070, %r3070};
	// end inline asm
	@%p277 bra 	$L__BB0_261;
	bra.uni 	$L__BB0_190;
$L__BB0_261:                            // %pass10871
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r3203, %r3163, %r3163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3206, %r3164, %r3164, %r3203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3210, %r3183, %r3183, %r3206;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3214, %r3184, %r3184, %r3210;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3218, %r1802, %r3214, %r3070;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3222, %r3173, %r3173;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3225, %r3174, %r3174, %r3222;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3229, %r3193, %r3193, %r3225;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3233, %r3194, %r3194, %r3229;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3237, %r1802, %r3233, %r3070;
	// end inline asm
	add.s32 	%r3241, %r178, %r3690;
	add.s32 	%r3242, %r3241, 589824;
	cvt.s64.s32 	%rd366, %r3242;
	add.s64 	%rd367, %rd366, %rd11;
	mul.hi.s64 	%rd368, %rd367, 1024819115206086201;
	shr.u64 	%rd369, %rd368, 63;
	shr.s64 	%rd370, %rd368, 25;
	add.s64 	%rd371, %rd370, %rd369;
	setp.lt.s64 	%p332, %rd367, 0;
	mul.lo.s64 	%rd372, %rd371, 603979776;
	setp.ne.s64 	%p333, %rd372, %rd367;
	and.pred  	%p334, %p332, %p333;
	selp.s64 	%rd373, -1, 0, %p334;
	add.s64 	%rd374, %rd371, %rd373;
	mul.lo.s64 	%rd375, %rd374, -603979776;
	add.s64 	%rd376, %rd375, %rd367;
	shl.b64 	%rd377, %rd376, 2;
	add.s64 	%rd378, %rd4, %rd377;
	st.global.u32 	[%rd378], %r3218;
	add.s32 	%r3243, %r177, %r3690;
	add.s32 	%r3244, %r3243, 589824;
	cvt.s64.s32 	%rd379, %r3244;
	add.s64 	%rd380, %rd379, %rd11;
	mul.hi.s64 	%rd381, %rd380, 1024819115206086201;
	shr.u64 	%rd382, %rd381, 63;
	shr.s64 	%rd383, %rd381, 25;
	add.s64 	%rd384, %rd383, %rd382;
	setp.lt.s64 	%p335, %rd380, 0;
	mul.lo.s64 	%rd385, %rd384, 603979776;
	setp.ne.s64 	%p336, %rd385, %rd380;
	and.pred  	%p337, %p335, %p336;
	selp.s64 	%rd386, -1, 0, %p337;
	add.s64 	%rd387, %rd384, %rd386;
	mul.lo.s64 	%rd388, %rd387, -603979776;
	add.s64 	%rd389, %rd388, %rd380;
	shl.b64 	%rd390, %rd389, 2;
	add.s64 	%rd391, %rd4, %rd390;
	st.global.u32 	[%rd391], %r3237;
$L__BB0_190:                            // %L24687
                                        //   in Loop: Header=BB0_186 Depth=2
	mov.u32 	%r3245, 0;
	mov.u32 	%r3700, %r3245;
	mov.u32 	%r3701, %r3245;
	mov.u32 	%r3702, %r3245;
	mov.u32 	%r3703, %r3245;
	@%p277 bra 	$L__BB0_262;
	bra.uni 	$L__BB0_191;
$L__BB0_262:                            // %oksrem11125
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3703, [%rd17];
	ld.shared.u32 	%r3702, [%rd18];
	ld.shared.u32 	%r3701, [%rd19];
	ld.shared.u32 	%r3700, [%rd20];
$L__BB0_191:                            // %L25763
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3281, %r3278}, {%r488, %r491}, {%r3703}, {%r3245, %r3245};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3290, %r3287}, {%r488, %r491}, {%r3702}, {%r3245, %r3245};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3299, %r3296}, {%r488, %r491}, {%r3701}, {%r3245, %r3245};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3308, %r3305}, {%r488, %r491}, {%r3700}, {%r3245, %r3245};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3274, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3276, %r3274, %r3278;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3279, %r540, %r3281, %r3276;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3283, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3285, %r3283, %r3287;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3288, %r540, %r3290, %r3285;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3292, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3294, %r3292, %r3296;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3297, %r540, %r3299, %r3294;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3301, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3303, %r3301, %r3305;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3306, %r540, %r3308, %r3303;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3310, %r543, %r3281;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3313, %r540, %r3278, %r3310;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3317, %r543, %r3290;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3320, %r540, %r3287, %r3317;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3324, %r543, %r3299;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3327, %r540, %r3296, %r3324;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3331, %r543, %r3308;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3334, %r540, %r3305, %r3331;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3338, %r3339}, {%r584, %r590, %r587, %r593}, {%r3279, %r3313}, {%r3245, %r3245};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3348, %r3349}, {%r584, %r590, %r587, %r593}, {%r3288, %r3320}, {%r3245, %r3245};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3358, %r3359}, {%r584, %r590, %r587, %r593}, {%r3297, %r3327}, {%r3245, %r3245};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3368, %r3369}, {%r584, %r590, %r587, %r593}, {%r3306, %r3334}, {%r3245, %r3245};
	// end inline asm
	@%p277 bra 	$L__BB0_263;
	bra.uni 	$L__BB0_192;
$L__BB0_263:                            // %pass11643
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r3378, %r3338, %r3338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3381, %r3339, %r3339, %r3378;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3385, %r3358, %r3358, %r3381;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3389, %r3359, %r3359, %r3385;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3393, %r1802, %r3389, %r3245;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3397, %r3348, %r3348;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3400, %r3349, %r3349, %r3397;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3404, %r3368, %r3368, %r3400;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3408, %r3369, %r3369, %r3404;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3412, %r1802, %r3408, %r3245;
	// end inline asm
	add.s32 	%r3416, %r178, %r3690;
	add.s32 	%r3417, %r3416, 1179648;
	cvt.s64.s32 	%rd392, %r3417;
	add.s64 	%rd393, %rd392, %rd11;
	mul.hi.s64 	%rd394, %rd393, 1024819115206086201;
	shr.u64 	%rd395, %rd394, 63;
	shr.s64 	%rd396, %rd394, 25;
	add.s64 	%rd397, %rd396, %rd395;
	setp.lt.s64 	%p340, %rd393, 0;
	mul.lo.s64 	%rd398, %rd397, 603979776;
	setp.ne.s64 	%p341, %rd398, %rd393;
	and.pred  	%p342, %p340, %p341;
	selp.s64 	%rd399, -1, 0, %p342;
	add.s64 	%rd400, %rd397, %rd399;
	mul.lo.s64 	%rd401, %rd400, -603979776;
	add.s64 	%rd402, %rd401, %rd393;
	shl.b64 	%rd403, %rd402, 2;
	add.s64 	%rd404, %rd4, %rd403;
	st.global.u32 	[%rd404], %r3393;
	add.s32 	%r3418, %r177, %r3690;
	add.s32 	%r3419, %r3418, 1179648;
	cvt.s64.s32 	%rd405, %r3419;
	add.s64 	%rd406, %rd405, %rd11;
	mul.hi.s64 	%rd407, %rd406, 1024819115206086201;
	shr.u64 	%rd408, %rd407, 63;
	shr.s64 	%rd409, %rd407, 25;
	add.s64 	%rd410, %rd409, %rd408;
	setp.lt.s64 	%p343, %rd406, 0;
	mul.lo.s64 	%rd411, %rd410, 603979776;
	setp.ne.s64 	%p344, %rd411, %rd406;
	and.pred  	%p345, %p343, %p344;
	selp.s64 	%rd412, -1, 0, %p345;
	add.s64 	%rd413, %rd410, %rd412;
	mul.lo.s64 	%rd414, %rd413, -603979776;
	add.s64 	%rd415, %rd414, %rd406;
	shl.b64 	%rd416, %rd415, 2;
	add.s64 	%rd417, %rd4, %rd416;
	st.global.u32 	[%rd417], %r3412;
$L__BB0_192:                            // %L26293
                                        //   in Loop: Header=BB0_186 Depth=2
	mov.u32 	%r3420, 0;
	mov.u32 	%r3704, %r3420;
	mov.u32 	%r3705, %r3420;
	mov.u32 	%r3706, %r3420;
	mov.u32 	%r3707, %r3420;
	@%p277 bra 	$L__BB0_264;
	bra.uni 	$L__BB0_193;
$L__BB0_264:                            // %oksrem11897
                                        //   in Loop: Header=BB0_186 Depth=2
	ld.shared.u32 	%r3707, [%rd21];
	ld.shared.u32 	%r3706, [%rd22];
	ld.shared.u32 	%r3705, [%rd23];
	ld.shared.u32 	%r3704, [%rd24];
$L__BB0_193:                            // %L27369
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3456, %r3453}, {%r488, %r491}, {%r3707}, {%r3420, %r3420};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3465, %r3462}, {%r488, %r491}, {%r3706}, {%r3420, %r3420};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3474, %r3471}, {%r488, %r491}, {%r3705}, {%r3420, %r3420};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3483, %r3480}, {%r488, %r491}, {%r3704}, {%r3420, %r3420};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3449, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3451, %r3449, %r3453;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3454, %r540, %r3456, %r3451;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3458, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3460, %r3458, %r3462;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3463, %r540, %r3465, %r3460;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3467, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3469, %r3467, %r3471;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3472, %r540, %r3474, %r3469;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3476, %r543;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3478, %r3476, %r3480;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3481, %r540, %r3483, %r3478;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3485, %r543, %r3456;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3488, %r540, %r3453, %r3485;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3492, %r543, %r3465;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3495, %r540, %r3462, %r3492;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3499, %r543, %r3474;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3502, %r540, %r3471, %r3499;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3506, %r543, %r3483;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3509, %r540, %r3480, %r3506;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3513, %r3514}, {%r584, %r590, %r587, %r593}, {%r3454, %r3488}, {%r3420, %r3420};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3523, %r3524}, {%r584, %r590, %r587, %r593}, {%r3463, %r3495}, {%r3420, %r3420};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3533, %r3534}, {%r584, %r590, %r587, %r593}, {%r3472, %r3502}, {%r3420, %r3420};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3543, %r3544}, {%r584, %r590, %r587, %r593}, {%r3481, %r3509}, {%r3420, %r3420};
	// end inline asm
	@%p277 bra 	$L__BB0_265;
	bra.uni 	$L__BB0_194;
$L__BB0_265:                            // %pass12415
                                        //   in Loop: Header=BB0_186 Depth=2
	// begin inline asm
	mul.rn.f16x2 %r3553, %r3513, %r3513;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3556, %r3514, %r3514, %r3553;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3560, %r3533, %r3533, %r3556;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3564, %r3534, %r3534, %r3560;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3568, %r1802, %r3564, %r3420;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3572, %r3523, %r3523;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3575, %r3524, %r3524, %r3572;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3579, %r3543, %r3543, %r3575;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3583, %r3544, %r3544, %r3579;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3587, %r1802, %r3583, %r3420;
	// end inline asm
	add.s32 	%r3591, %r178, %r3690;
	add.s32 	%r3592, %r3591, 1769472;
	cvt.s64.s32 	%rd418, %r3592;
	add.s64 	%rd419, %rd418, %rd11;
	mul.hi.s64 	%rd420, %rd419, 1024819115206086201;
	shr.u64 	%rd421, %rd420, 63;
	shr.s64 	%rd422, %rd420, 25;
	add.s64 	%rd423, %rd422, %rd421;
	setp.lt.s64 	%p348, %rd419, 0;
	mul.lo.s64 	%rd424, %rd423, 603979776;
	setp.ne.s64 	%p349, %rd424, %rd419;
	and.pred  	%p350, %p348, %p349;
	selp.s64 	%rd425, -1, 0, %p350;
	add.s64 	%rd426, %rd423, %rd425;
	mul.lo.s64 	%rd427, %rd426, -603979776;
	add.s64 	%rd428, %rd427, %rd419;
	shl.b64 	%rd429, %rd428, 2;
	add.s64 	%rd430, %rd4, %rd429;
	st.global.u32 	[%rd430], %r3568;
	add.s32 	%r3593, %r177, %r3690;
	add.s32 	%r3594, %r3593, 1769472;
	cvt.s64.s32 	%rd431, %r3594;
	add.s64 	%rd432, %rd431, %rd11;
	mul.hi.s64 	%rd433, %rd432, 1024819115206086201;
	shr.u64 	%rd434, %rd433, 63;
	shr.s64 	%rd435, %rd433, 25;
	add.s64 	%rd436, %rd435, %rd434;
	setp.lt.s64 	%p351, %rd432, 0;
	mul.lo.s64 	%rd437, %rd436, 603979776;
	setp.ne.s64 	%p352, %rd437, %rd432;
	and.pred  	%p353, %p351, %p352;
	selp.s64 	%rd438, -1, 0, %p353;
	add.s64 	%rd439, %rd436, %rd438;
	mul.lo.s64 	%rd440, %rd439, -603979776;
	add.s64 	%rd441, %rd440, %rd432;
	shl.b64 	%rd442, %rd441, 2;
	add.s64 	%rd443, %rd4, %rd442;
	st.global.u32 	[%rd443], %r3587;
	bra.uni 	$L__BB0_194;
$L__BB0_196:                            // %L27925
	mov.u32 	%r3595, 0;
	st.global.u32 	[%rd6], %r3595;
	ret;
$L__BB0_151:                            // %L7438
	mov.u32 	%r3619, 5;
	st.global.u32 	[%rd6], %r3619;
	mov.u64 	%rd490, exception2371;
	cvta.global.u64 	%rd491, %rd490;
	{ // callseq 110, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd491;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 110
	{ // callseq 111, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 111
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_152:                            // %L7594
	mov.u32 	%r3618, 5;
	st.global.u32 	[%rd6], %r3618;
	mov.u64 	%rd488, exception2371;
	cvta.global.u64 	%rd489, %rd488;
	{ // callseq 108, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd489;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 108
	{ // callseq 109, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 109
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_153:                            // %L7750
	mov.u32 	%r3617, 5;
	st.global.u32 	[%rd6], %r3617;
	mov.u64 	%rd486, exception2371;
	cvta.global.u64 	%rd487, %rd486;
	{ // callseq 106, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd487;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 106
	{ // callseq 107, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 107
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_154:                            // %L7906
	mov.u32 	%r3616, 5;
	st.global.u32 	[%rd6], %r3616;
	mov.u64 	%rd484, exception2371;
	cvta.global.u64 	%rd485, %rd484;
	{ // callseq 104, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd485;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 104
	{ // callseq 105, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 105
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_155:                            // %L8062
	mov.u32 	%r3615, 5;
	st.global.u32 	[%rd6], %r3615;
	mov.u64 	%rd482, exception2371;
	cvta.global.u64 	%rd483, %rd482;
	{ // callseq 102, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd483;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 102
	{ // callseq 103, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 103
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_156:                            // %L8218
	mov.u32 	%r3614, 5;
	st.global.u32 	[%rd6], %r3614;
	mov.u64 	%rd480, exception2371;
	cvta.global.u64 	%rd481, %rd480;
	{ // callseq 100, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd481;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 100
	{ // callseq 101, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 101
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_157:                            // %L8374
	mov.u32 	%r3613, 5;
	st.global.u32 	[%rd6], %r3613;
	mov.u64 	%rd478, exception2371;
	cvta.global.u64 	%rd479, %rd478;
	{ // callseq 98, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd479;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 98
	{ // callseq 99, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 99
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_158:                            // %L8530
	mov.u32 	%r3612, 5;
	st.global.u32 	[%rd6], %r3612;
	mov.u64 	%rd476, exception2371;
	cvta.global.u64 	%rd477, %rd476;
	{ // callseq 96, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd477;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 96
	{ // callseq 97, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 97
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_159:                            // %L8686
	mov.u32 	%r3611, 5;
	st.global.u32 	[%rd6], %r3611;
	mov.u64 	%rd474, exception2371;
	cvta.global.u64 	%rd475, %rd474;
	{ // callseq 94, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd475;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 94
	{ // callseq 95, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 95
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_160:                            // %L8842
	mov.u32 	%r3610, 5;
	st.global.u32 	[%rd6], %r3610;
	mov.u64 	%rd472, exception2371;
	cvta.global.u64 	%rd473, %rd472;
	{ // callseq 92, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd473;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 92
	{ // callseq 93, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 93
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_161:                            // %L8998
	mov.u32 	%r3609, 5;
	st.global.u32 	[%rd6], %r3609;
	mov.u64 	%rd470, exception2371;
	cvta.global.u64 	%rd471, %rd470;
	{ // callseq 90, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd471;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 90
	{ // callseq 91, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 91
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_162:                            // %L9154
	mov.u32 	%r3608, 5;
	st.global.u32 	[%rd6], %r3608;
	mov.u64 	%rd468, exception2371;
	cvta.global.u64 	%rd469, %rd468;
	{ // callseq 88, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd469;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 88
	{ // callseq 89, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 89
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_163:                            // %L9310
	mov.u32 	%r3607, 5;
	st.global.u32 	[%rd6], %r3607;
	mov.u64 	%rd466, exception2371;
	cvta.global.u64 	%rd467, %rd466;
	{ // callseq 86, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd467;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 86
	{ // callseq 87, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 87
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_164:                            // %L9466
	mov.u32 	%r3606, 5;
	st.global.u32 	[%rd6], %r3606;
	mov.u64 	%rd464, exception2371;
	cvta.global.u64 	%rd465, %rd464;
	{ // callseq 84, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd465;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 84
	{ // callseq 85, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 85
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_165:                            // %L9622
	mov.u32 	%r3605, 5;
	st.global.u32 	[%rd6], %r3605;
	mov.u64 	%rd462, exception2371;
	cvta.global.u64 	%rd463, %rd462;
	{ // callseq 82, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd463;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 82
	{ // callseq 83, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 83
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_166:                            // %L9778
	mov.u32 	%r3604, 5;
	st.global.u32 	[%rd6], %r3604;
	mov.u64 	%rd460, exception2371;
	cvta.global.u64 	%rd461, %rd460;
	{ // callseq 80, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd461;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 80
	{ // callseq 81, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 81
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_167:                            // %L9934
	mov.u32 	%r3603, 5;
	st.global.u32 	[%rd6], %r3603;
	mov.u64 	%rd458, exception2371;
	cvta.global.u64 	%rd459, %rd458;
	{ // callseq 78, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd459;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 78
	{ // callseq 79, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 79
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_168:                            // %L10090
	mov.u32 	%r3602, 5;
	st.global.u32 	[%rd6], %r3602;
	mov.u64 	%rd456, exception2371;
	cvta.global.u64 	%rd457, %rd456;
	{ // callseq 76, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd457;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 76
	{ // callseq 77, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 77
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_169:                            // %L10246
	mov.u32 	%r3601, 5;
	st.global.u32 	[%rd6], %r3601;
	mov.u64 	%rd454, exception2371;
	cvta.global.u64 	%rd455, %rd454;
	{ // callseq 74, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd455;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 74
	{ // callseq 75, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 75
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_170:                            // %L10402
	mov.u32 	%r3600, 5;
	st.global.u32 	[%rd6], %r3600;
	mov.u64 	%rd452, exception2371;
	cvta.global.u64 	%rd453, %rd452;
	{ // callseq 72, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd453;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 72
	{ // callseq 73, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 73
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_171:                            // %L10558
	mov.u32 	%r3599, 5;
	st.global.u32 	[%rd6], %r3599;
	mov.u64 	%rd450, exception2371;
	cvta.global.u64 	%rd451, %rd450;
	{ // callseq 70, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd451;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 70
	{ // callseq 71, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 71
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_172:                            // %L10740
	mov.u32 	%r3598, 5;
	st.global.u32 	[%rd6], %r3598;
	mov.u64 	%rd448, exception2371;
	cvta.global.u64 	%rd449, %rd448;
	{ // callseq 68, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd449;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 68
	{ // callseq 69, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 69
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_173:                            // %L10896
	mov.u32 	%r3597, 5;
	st.global.u32 	[%rd6], %r3597;
	mov.u64 	%rd446, exception2371;
	cvta.global.u64 	%rd447, %rd446;
	{ // callseq 66, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd447;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 66
	{ // callseq 67, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 67
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_174:                            // %L11052
	mov.u32 	%r3596, 5;
	st.global.u32 	[%rd6], %r3596;
	mov.u64 	%rd444, exception2371;
	cvta.global.u64 	%rd445, %rd444;
	{ // callseq 64, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd445;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 64
	{ // callseq 65, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 65
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_12:                             // %L307
	mov.u32 	%r3620, 3;
	st.global.u32 	[%rd6], %r3620;
	mov.u64 	%rd492, exception2371;
	cvta.global.u64 	%rd493, %rd492;
	{ // callseq 112, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd493;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 112
	{ // callseq 113, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 113
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_6:                              // %L166
	mov.u32 	%r3621, 2;
	st.global.u32 	[%rd6], %r3621;
	mov.u64 	%rd494, exception2371;
	cvta.global.u64 	%rd495, %rd494;
	{ // callseq 114, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd495;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 114
	{ // callseq 115, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 115
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd31, exception12383;
	cvta.global.u64 	%rd32, %rd31;
	{ // callseq 59, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd32;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 59
	{ // callseq 60, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 60
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_146:                            // %L1143
	add.u64 	%rd30, %SP, 0;
	add.u64 	%rd5, %SPL, 0;
	st.local.v2.u32 	[%rd5], {%r1, %r3};
	st.local.v2.u32 	[%rd5+8], {%r2, %r83};
	st.local.u32 	[%rd5+16], %r84;
	mov.u64 	%rd36, __unnamed_1;
	cvta.global.u64 	%rd37, %rd36;
	{ // callseq 61, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd30;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r604, [retval0+0];
	} // callseq 61
	mov.u32 	%r606, 4;
	st.global.u32 	[%rd6], %r606;
	mov.u64 	%rd39, exception2371;
	cvta.global.u64 	%rd40, %rd39;
	{ // callseq 62, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 62
	{ // callseq 63, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd25;
	st.param.b32 	[param0+8], %r345;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 63
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
