# A MIPS-CPU in Verilog 

## Introduction

計算機組織 Project
透過Verilog 實作ALU及5-Stage-Pipeline(有些資料遺失)

[課堂報告](https://github.com/HouHou0925/JPEG/blob/main/108522039_JPEG.pdf)


## Result


![](https://github.com/HouHou0925/MIPS_CPU/blob/main/ALU/img/alu%20total.jpg)

![](https://github.com/HouHou0925/MIPS_CPU/blob/main/ALU/img/%E6%96%87%E5%AD%97%E7%B5%90%E6%9E%9C.jpg)

![](https://github.com/HouHou0925/MIPS_CPU/blob/main/ALU/img/%E4%BD%8D%E7%A7%BB.jpg)

![](https://github.com/HouHou0925/MIPS_CPU/blob/main/CPU/img/stage.png)

