{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517437119539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517437119539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 22:18:39 2018 " "Processing started: Wed Jan 31 22:18:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517437119539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437119539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SANDBOX -c DEO-CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off SANDBOX -c DEO-CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437119539 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1517437119664 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1517437119664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517437119867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517437119867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plltoto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plltoto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plltoto-rtl " "Found design unit 1: plltoto-rtl" {  } { { "plltoto.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "1 plltoto " "Found entity 1: plltoto" {  } { { "plltoto.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plltoto/plltoto_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file plltoto/plltoto_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 plltoto_0002 " "Found entity 1: plltoto_0002" {  } { { "plltoto/plltoto_0002.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/plltoto/plltoto_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PLL_syn.v " "Can't analyze file -- file PLL_syn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conceptp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file conceptp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conceptP " "Found entity 1: conceptP" {  } { { "conceptP.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/conceptP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_concats.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vector_concats.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vec_concat-impl " "Found design unit 1: vec_concat-impl" {  } { { "vector_concats.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_concats.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "1 vec_concat " "Found entity 1: vec_concat" {  } { { "vector_concats.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_concats.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pal.vhd 4 2 " "Found 4 design units, including 2 entities, in source file pal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAL-versionone " "Found design unit 1: PAL-versionone" {  } { { "PAL.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 onehotmux-impl " "Found design unit 2: onehotmux-impl" {  } { { "PAL.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "1 PAL " "Found entity 1: PAL" {  } { { "PAL.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "2 onehotmux " "Found entity 2: onehotmux" {  } { { "PAL.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expansionif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expansionif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expansionIF-func " "Found design unit 1: expansionIF-func" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "1 expansionIF " "Found entity 1: expansionIF" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sandbox.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sandbox.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SANDBOX " "Found entity 1: SANDBOX" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 6 3 " "Found 6 design units, including 3 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_Rising-behavioral " "Found design unit 1: DFF_Rising-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DFF_Falling-behavioral " "Found design unit 2: DFF_Falling-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DFFQ-behavioral " "Found design unit 3: DFFQ-behavioral" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_Rising " "Found entity 1: DFF_Rising" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF_Falling " "Found entity 2: DFF_Falling" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFFQ " "Found entity 3: DFFQ" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcv1s1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcv1s1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCV1S1-impl " "Found design unit 1: PCV1S1-impl" {  } { { "PCV1S1.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCV1S1 " "Found entity 1: PCV1S1" {  } { { "PCV1S1.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluv1s1_unsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluv1s1_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUV1S1_unsigned-behavioral " "Found design unit 1: ALUV1S1_unsigned-behavioral" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUV1S1_unsigned " "Found entity 1: ALUV1S1_unsigned" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pmemory-SYN " "Found design unit 1: pmemory-SYN" {  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 PMemory " "Found entity 1: PMemory" {  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_primitives.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vector_primitives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_or-behavioral " "Found design unit 1: array_or-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vector_or-behavioral " "Found design unit 2: vector_or-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 array_and-behavioral " "Found design unit 3: array_and-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 vector_and-behavioral " "Found design unit 4: vector_and-behavioral" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_or " "Found entity 1: array_or" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "2 vector_or " "Found entity 2: vector_or" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "3 array_and " "Found entity 3: array_and" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "4 vector_and " "Found entity 4: vector_and" {  } { { "vector_primitives.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_primitives.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-impl " "Found design unit 1: register_file-impl" {  } { { "register_array.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_array.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux vector_muxes.vhd " "Entity \"mux\" obtained from \"vector_muxes.vhd\" instead of from Quartus Prime megafunction library" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vector_muxes.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vector_muxes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-rtl " "Found design unit 1: demux-rtl" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux-rtl " "Found design unit 2: mux-rtl" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Found entity 2: mux" {  } { { "vector_muxes.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/vector_muxes.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file r_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 r_block " "Found entity 1: r_block" {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_port_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_port_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R_P_control-behavioral " "Found design unit 1: R_P_control-behavioral" {  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_P_control " "Found entity 1: R_P_control" {  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global.vhd 2 0 " "Found 2 design units, including 0 entities, in source file global.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global " "Found design unit 1: global" {  } { { "global.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 global-body " "Found design unit 2: global-body" {  } { { "global.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/global.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructiondecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behavioral " "Found design unit 1: ID-behavioral" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllciv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllciv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllciv-SYN " "Found design unit 1: pllciv-SYN" {  } { { "pllciv.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllciv " "Found entity 1: pllciv" {  } { { "pllciv.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437128931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437128931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SANDBOX " "Elaborating entity \"SANDBOX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT2\[7..0\] OUT " "Bus \"OUT2\[7..0\]\" found using same base name as \"OUT\", which might lead to a name conflict." {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } { 160 952 1128 320 "inst4" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT " "Converted elements in bus name \"OUT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT\[7..0\] OUT7..0 " "Converted element name(s) from \"OUT\[7..0\]\" to \"OUT7..0\"" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129040 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT2 " "Converted elements in bus name \"OUT2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT2\[7..0\] OUT27..0 " "Converted element name(s) from \"OUT2\[7..0\]\" to \"OUT27..0\"" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129040 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 376 448 1488 376 "" "" } { 200 448 473 217 "OV" "" } { 216 448 472 233 "ZE" "" } { 232 448 472 249 "EQ" "" } { 216 448 448 232 "" "" } { 232 448 448 248 "" "" } { 248 448 448 376 "" "" } { 232 1448 1521 249 "OV" "" } { 248 1448 1517 265 "ZE" "" } { 264 1448 1520 281 "EQ" "" } { 280 1448 1520 297 "GR" "" } { 240 1488 1488 256 "" "" } { 256 1488 1488 272 "" "" } { 272 1488 1488 288 "" "" } { 288 1488 1488 376 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 264 432 432 280 "" "" } { 248 432 472 265 "AD" "" } { 264 432 472 281 "RW" "" } { 280 432 472 297 "EB" "" } { 440 432 968 440 "" "" } { 280 432 432 296 "" "" } { 296 432 432 440 "" "" } { 448 882 1000 465 "EB" "" } { 464 882 1000 481 "AD" "" } { 480 882 1000 497 "RW" "" } { 440 968 968 464 "" "" } { 464 968 968 480 "" "" } { 480 968 968 496 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expansionIF expansionIF:inst8 " "Elaborating entity \"expansionIF\" for hierarchy \"expansionIF:inst8\"" {  } { { "SANDBOX.bdf" "inst8" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 392 1000 1240 568 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn expansionIF.vhd(55) " "VHDL Process Statement warning at expansionIF.vhd(55): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataIn expansionIF.vhd(57) " "VHDL Process Statement warning at expansionIF.vhd(57): signal \"dataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bufferOut expansionIF.vhd(58) " "VHDL Process Statement warning at expansionIF.vhd(58): signal \"bufferOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bufferIn expansionIF.vhd(52) " "VHDL Process Statement warning at expansionIF.vhd(52): inferring latch(es) for signal or variable \"bufferIn\", which holds its previous value in one or more paths through the process" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[0\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[0\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[1\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[1\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[2\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[2\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[3\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[3\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[4\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[4\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[5\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[5\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[6\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[6\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bufferIn\[7\] expansionIF.vhd(52) " "Inferred latch for \"bufferIn\[7\]\" at expansionIF.vhd(52)" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 "|SANDBOX|expansionIF:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Rising expansionIF:inst8\|DFF_Rising:addressStorage " "Elaborating entity \"DFF_Rising\" for hierarchy \"expansionIF:inst8\|DFF_Rising:addressStorage\"" {  } { { "expansionIF.vhd" "addressStorage" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst5 " "Elaborating entity \"ID\" for hierarchy \"ID:inst5\"" {  } { { "SANDBOX.bdf" "inst5" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 152 472 696 336 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_LAT InstructionDecoder.vhd(30) " "Verilog HDL or VHDL warning at InstructionDecoder.vhd(30): object \"Z_LAT\" assigned a value but never read" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PCOut InstructionDecoder.vhd(302) " "VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable \"PCOut\", which holds its previous value in one or more paths through the process" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EQ_LAT InstructionDecoder.vhd(302) " "VHDL Process Statement warning at InstructionDecoder.vhd(302): inferring latch(es) for signal or variable \"EQ_LAT\", which holds its previous value in one or more paths through the process" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQ_LAT InstructionDecoder.vhd(302) " "Inferred latch for \"EQ_LAT\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[0\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[0\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[1\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[1\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[2\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[2\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[3\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[3\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[4\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[4\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[5\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[5\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[6\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[6\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[7\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[7\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[8\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[8\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[9\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[9\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[10\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[10\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOut\[11\] InstructionDecoder.vhd(302) " "Inferred latch for \"PCOut\[11\]\" at InstructionDecoder.vhd(302)" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ID:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUV1S1_unsigned ALUV1S1_unsigned:inst1 " "Elaborating entity \"ALUV1S1_unsigned\" for hierarchy \"ALUV1S1_unsigned:inst1\"" {  } { { "SANDBOX.bdf" "inst1" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 184 1184 1448 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Greater ALUV1S1_unsigned.vhd(28) " "VHDL Signal Declaration warning at ALUV1S1_unsigned.vhd(28): used implicit default value for signal \"Greater\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ALUV1S1_unsigned.vhd(109) " "VHDL Process Statement warning at ALUV1S1_unsigned.vhd(109): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALUV1S1_unsigned.vhd(109) " "Inferred latch for \"overflow\" at ALUV1S1_unsigned.vhd(109)" {  } { { "ALUV1S1_unsigned.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/ALUV1S1_unsigned.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 "|SANDBOX|ALUV1S1_unsigned:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "r_block r_block:inst4 " "Elaborating entity \"r_block\" for hierarchy \"r_block:inst4\"" {  } { { "SANDBOX.bdf" "inst4" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 160 952 1128 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "OUT2\[7..0\] OUT " "Bus \"OUT2\[7..0\]\" found using same base name as \"OUT\", which might lead to a name conflict." {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } { 376 1088 1264 392 "OUT2\[7..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT " "Converted elements in bus name \"OUT\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT\[7..0\] OUT7..0 " "Converted element name(s) from \"OUT\[7..0\]\" to \"OUT7..0\"" {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 248 1088 1264 264 "OUT\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129056 ""}  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 248 1088 1264 264 "OUT\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "OUT2 " "Converted elements in bus name \"OUT2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "OUT2\[7..0\] OUT27..0 " "Converted element name(s) from \"OUT2\[7..0\]\" to \"OUT27..0\"" {  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 376 1088 1264 392 "OUT2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129056 ""}  } { { "r_block.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 376 1088 1264 392 "OUT2\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux r_block:inst4\|mux:inst4 " "Elaborating entity \"mux\" for hierarchy \"r_block:inst4\|mux:inst4\"" {  } { { "r_block.bdf" "inst4" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 224 800 1056 304 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file r_block:inst4\|register_file:inst7 " "Elaborating entity \"register_file\" for hierarchy \"r_block:inst4\|register_file:inst7\"" {  } { { "r_block.bdf" "inst7" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 224 336 728 304 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Rising r_block:inst4\|register_file:inst7\|DFF_Rising:\\GEN_REG:0:REGX " "Elaborating entity \"DFF_Rising\" for hierarchy \"r_block:inst4\|register_file:inst7\|DFF_Rising:\\GEN_REG:0:REGX\"" {  } { { "register_array.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/register_array.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_P_control r_block:inst4\|R_P_control:inst1 " "Elaborating entity \"R_P_control\" for hierarchy \"r_block:inst4\|R_P_control:inst1\"" {  } { { "r_block.bdf" "inst1" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 408 8 256 520 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_or r_block:inst4\|array_or:inst6 " "Elaborating entity \"array_or\" for hierarchy \"r_block:inst4\|array_or:inst6\"" {  } { { "r_block.bdf" "inst6" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 224 -64 320 304 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux r_block:inst4\|demux:inst2 " "Elaborating entity \"demux\" for hierarchy \"r_block:inst4\|demux:inst2\"" {  } { { "r_block.bdf" "inst2" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/r_block.bdf" { { 128 -320 -48 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllciv pllciv:inst11 " "Elaborating entity \"pllciv\" for hierarchy \"pllciv:inst11\"" {  } { { "SANDBOX.bdf" "inst11" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 448 -112 144 600 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pllciv:inst11\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pllciv:inst11\|altpll:altpll_component\"" {  } { { "pllciv.vhd" "altpll_component" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pllciv:inst11\|altpll:altpll_component " "Elaborated megafunction instantiation \"pllciv:inst11\|altpll:altpll_component\"" {  } { { "pllciv.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pllciv:inst11\|altpll:altpll_component " "Instantiated megafunction \"pllciv:inst11\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pllciv " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pllciv\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129118 ""}  } { { "pllciv.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/pllciv.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517437129118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pllciv_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pllciv_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllciv_altpll " "Found entity 1: pllciv_altpll" {  } { { "db/pllciv_altpll.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437129150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllciv_altpll pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated " "Elaborating entity \"pllciv_altpll\" for hierarchy \"pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PMemory PMemory:inst2 " "Elaborating entity \"PMemory\" for hierarchy \"PMemory:inst2\"" {  } { { "SANDBOX.bdf" "inst2" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 168 208 424 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PMemory:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PMemory:inst2\|altsyncram:altsyncram_component\"" {  } { { "PMemory.vhd" "altsyncram_component" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PMemory:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PMemory:inst2\|altsyncram:altsyncram_component\"" {  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PMemory:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"PMemory:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SANDBOX.mif " "Parameter \"init_file\" = \"SANDBOX.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517437129196 ""}  } { { "PMemory.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PMemory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517437129196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75s3 " "Found entity 1: altsyncram_75s3" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437129243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75s3 PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated " "Elaborating entity \"altsyncram_75s3\" for hierarchy \"PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCV1S1 PCV1S1:inst " "Elaborating entity \"PCV1S1\" for hierarchy \"PCV1S1:inst\"" {  } { { "SANDBOX.bdf" "inst" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 152 -136 168 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFQ PCV1S1:inst\|DFFQ:PC_register_R " "Elaborating entity \"DFFQ\" for hierarchy \"PCV1S1:inst\|DFFQ:PC_register_R\"" {  } { { "PCV1S1.vhd" "PC_register_R" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PCV1S1.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vec_concat vec_concat:inst9 " "Elaborating entity \"vec_concat\" for hierarchy \"vec_concat:inst9\"" {  } { { "SANDBOX.bdf" "inst9" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 384 1464 1704 520 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PAL PAL:inst10 " "Elaborating entity \"PAL\" for hierarchy \"PAL:inst10\"" {  } { { "SANDBOX.bdf" "inst10" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 544 1464 1656 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onehotmux PAL:inst10\|onehotmux:clockmux " "Elaborating entity \"onehotmux\" for hierarchy \"PAL:inst10\|onehotmux:clockmux\"" {  } { { "PAL.vhd" "clockmux" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux PAL:inst10\|mux:outputmux " "Elaborating entity \"mux\" for hierarchy \"PAL:inst10\|mux:outputmux\"" {  } { { "PAL.vhd" "outputmux" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/PAL.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437129259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oa24 " "Found entity 1: altsyncram_oa24" {  } { { "db/altsyncram_oa24.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_oa24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_mgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437130962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437130962 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437131259 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517437131353 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.01.31.22:18:54 Progress: Loading sldaa04331a/alt_sld_fab_wrapper_hw.tcl " "2018.01.31.22:18:54 Progress: Loading sldaa04331a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437134942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437136958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437137099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437138312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437138421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437138546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437138687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437138687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437138687 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517437139390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa04331a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaa04331a/alt_sld_fab.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437139593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437139593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437139640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437139640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437139640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437139640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437139703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437139703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437139765 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437139765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437139765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/ip/sldaa04331a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517437139812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437139812 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux22 " "Found clock multiplexer ID:inst5\|Mux22" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux21 " "Found clock multiplexer ID:inst5\|Mux21" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux20 " "Found clock multiplexer ID:inst5\|Mux20" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux19 " "Found clock multiplexer ID:inst5\|Mux19" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux19"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux18 " "Found clock multiplexer ID:inst5\|Mux18" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux18"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux17 " "Found clock multiplexer ID:inst5\|Mux17" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux17"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux10 " "Found clock multiplexer ID:inst5\|Mux10" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux16 " "Found clock multiplexer ID:inst5\|Mux16" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux15 " "Found clock multiplexer ID:inst5\|Mux15" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux14 " "Found clock multiplexer ID:inst5\|Mux14" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux13 " "Found clock multiplexer ID:inst5\|Mux13" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux12 " "Found clock multiplexer ID:inst5\|Mux12" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux11 " "Found clock multiplexer ID:inst5\|Mux11" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux9 " "Found clock multiplexer ID:inst5\|Mux9" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux25 " "Found clock multiplexer ID:inst5\|Mux25" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux25"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ID:inst5\|Mux23 " "Found clock multiplexer ID:inst5\|Mux23" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1517437140781 "|SANDBOX|ID:inst5|Mux23"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1517437140781 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Data " "bidirectional pin \"Data\" has no driver" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data\[7..0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1517437142154 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[0\] " "Latch expansionIF:inst8\|bufferIn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[1\] " "Latch expansionIF:inst8\|bufferIn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[2\] " "Latch expansionIF:inst8\|bufferIn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[3\] " "Latch expansionIF:inst8\|bufferIn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[4\] " "Latch expansionIF:inst8\|bufferIn\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[5\] " "Latch expansionIF:inst8\|bufferIn\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[6\] " "Latch expansionIF:inst8\|bufferIn\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "expansionIF:inst8\|bufferIn\[7\] " "Latch expansionIF:inst8\|bufferIn\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:inst5\|EQ_LAT " "Latch ID:inst5\|EQ_LAT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1517437142154 ""}  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1517437142154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437142623 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltoto 16 " "Ignored 16 assignments for entity \"plltoto\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1517437143826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1517437143826 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1517437143826 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1517437143826 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltoto_0002 317 " "Ignored 317 assignments for entity \"plltoto_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1517437143826 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 128 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 128 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1517437144779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517437144826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517437144826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3131 " "Implemented 3131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517437145123 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517437145123 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1517437145123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2960 " "Implemented 2960 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517437145123 ""} { "Info" "ICUT_CUT_TM_RAMS" "99 " "Implemented 99 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1517437145123 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1517437145123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517437145123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "779 " "Peak virtual memory: 779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517437145170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 22:19:05 2018 " "Processing ended: Wed Jan 31 22:19:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517437145170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517437145170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517437145170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517437145170 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1517437146311 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1517437146311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1517437146342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517437146342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 22:19:06 2018 " "Processing started: Wed Jan 31 22:19:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517437146342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1517437146342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SANDBOX -c DEO-CV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SANDBOX -c DEO-CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1517437146342 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1517437146436 ""}
{ "Info" "0" "" "Project  = SANDBOX" {  } {  } 0 0 "Project  = SANDBOX" 0 0 "Fitter" 0 0 1517437146436 ""}
{ "Info" "0" "" "Revision = DEO-CV" {  } {  } 0 0 "Revision = DEO-CV" 0 0 "Fitter" 0 0 1517437146436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1517437146561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1517437146561 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DEO-CV EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DEO-CV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1517437146592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517437146623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1517437146623 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllciv_altpll.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1517437146670 ""}  } { { "db/pllciv_altpll.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1517437146670 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1517437146780 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1517437146795 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517437146936 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517437146936 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1517437146936 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1517437146936 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 7953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437146936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 7955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437146936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 7957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437146936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 7959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437146936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 7961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1517437146936 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1517437146936 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1517437146936 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1517437147045 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 66 " "No exact pin location assignment(s) for 36 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1517437147373 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1517437147764 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517437147764 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517437147764 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517437147764 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1517437147764 ""}
{ "Info" "ISTA_SDC_FOUND" "SANDBOX.out.sdc " "Reading SDC File: 'SANDBOX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1517437147780 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[11\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[11\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437147780 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517437147780 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0 " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437147780 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517437147780 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a12~porta_address_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch expansionIF:inst8\|bufferIn\[7\] PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0 " "Latch expansionIF:inst8\|bufferIn\[7\] is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a13~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437147780 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1517437147780 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a13~porta_address_reg0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1517437147811 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1517437147811 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437147811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437147811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Rise) setup and hold " "From ClockIn (Rise) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437147811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Fall) ClockIn (Rise) setup and hold " "From ClockIn (Fall) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437147811 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Fall) setup and hold " "From ClockIn (Rise) to ClockIn (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437147811 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1517437147811 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1517437147811 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517437147811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517437147811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517437147811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      ClockIn " " 100.000      ClockIn" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1517437147811 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1517437147811 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockIn~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node ClockIn~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 504 -384 -208 520 "ClockIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 7923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pllciv:inst11\|altpll:altpll_component\|pllciv_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "db/pllciv_altpll.v" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/pllciv_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|outClockEn " "Destination node expansionIF:inst8\|outClockEn" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a0 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 35 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a1 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 57 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a2 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 79 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a3 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 101 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a4 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 123 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a5 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 145 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a6 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 167 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a7 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 189 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a8 " "Destination node PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_75s3.tdf" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/db/altsyncram_75s3.tdf" 211 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|q_a\[8\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1517437147998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 496 240 304 544 "inst12" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "expansionIF:inst8\|clkO  " "Automatically promoted node expansionIF:inst8\|clkO " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PAL:inst10\|GEN_REG_sOut~0 " "Destination node PAL:inst10\|GEN_REG_sOut~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PAL:inst10\|GEN_REG_sOut~1 " "Destination node PAL:inst10\|GEN_REG_sOut~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memclock~output " "Destination node memclock~output" {  } { { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 776 1128 1304 792 "memclock" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 7874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[81\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[81\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 4971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 27 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "expansionIF:inst8\|clkO" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "expansionIF:inst8\|comb~0  " "Automatically promoted node expansionIF:inst8\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[0\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[0\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[1\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[1\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[2\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[2\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[3\] " "Destination node expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 17 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "expansionIF:inst8\|DFF_Rising:addressStorage\|Q\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ID:inst5\|Mux42~3  " "Automatically promoted node ID:inst5\|Mux42~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[0\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[0\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[0\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[10\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[10\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[10\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[11\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[11\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[11\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[1\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[1\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[1\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[2\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[2\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[2\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[3\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[3\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[3\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[4\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[4\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[4\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[5\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[5\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[5\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[6\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[6\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[6\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[7\] " "Destination node PCV1S1:inst\|DFFQ:PC_register_R\|Q\[7\]" {  } { { "REG.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/REG.vhd" 67 0 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCV1S1:inst\|DFFQ:PC_register_R\|Q\[7\]" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1517437147998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 3132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ID:inst5\|Mux25~0  " "Automatically promoted node ID:inst5\|Mux25~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID:inst5\|Mux24~0 " "Destination node ID:inst5\|Mux24~0" {  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[7\]~1 " "Destination node expansionIF:inst8\|dataOut\[7\]~1" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[7\]~3 " "Destination node expansionIF:inst8\|dataOut\[7\]~3" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[6\]~4 " "Destination node expansionIF:inst8\|dataOut\[6\]~4" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[6\]~6 " "Destination node expansionIF:inst8\|dataOut\[6\]~6" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[5\]~7 " "Destination node expansionIF:inst8\|dataOut\[5\]~7" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[5\]~9 " "Destination node expansionIF:inst8\|dataOut\[5\]~9" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[7\]~10 " "Destination node expansionIF:inst8\|dataOut\[7\]~10" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[4\]~13 " "Destination node expansionIF:inst8\|dataOut\[4\]~13" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "expansionIF:inst8\|dataOut\[3\]~16 " "Destination node expansionIF:inst8\|dataOut\[3\]~16" {  } { { "expansionIF.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/expansionIF.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1517437147998 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1517437147998 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "InstructionDecoder.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/InstructionDecoder.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PAL:inst10\|GEN_REG_sOut~0  " "Automatically promoted node PAL:inst10\|GEN_REG_sOut~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PAL:inst10\|GEN_REG_sOut~1  " "Automatically promoted node PAL:inst10\|GEN_REG_sOut~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 2001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[0\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[10\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[11\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[11\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[12\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[13\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[14\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[15\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[16\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[17\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[17\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r_block:inst4\|R_P_control:inst1\|clkout\[18\]  " "Automatically promoted node r_block:inst4\|R_P_control:inst1\|clkout\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1517437147998 ""}  } { { "reg_port_control.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/reg_port_control.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 1154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1517437147998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1517437148405 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517437148405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1517437148405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517437148405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1517437148420 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1517437148420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1517437148420 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1517437148436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1517437148608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1517437148624 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1517437148624 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 1.2V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 1.2V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "1.2 V. " "I/O standards used: 1.2 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1517437148624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 8 18 8 " "Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 8 input, 18 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1517437148624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1517437148624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1517437148624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 8 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 14 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 19 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1517437148624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1517437148624 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1517437148624 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437148795 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1517437148811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1517437149577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437150250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1517437150297 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1517437151748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437151748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1517437152335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 1.6% " "7e+02 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1517437156524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1517437157118 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1517437157118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1517437161477 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1517437161477 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1517437161477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437161477 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.00 " "Total time spent on timing analysis during the Fitter is 4.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1517437161650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517437161681 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517437162040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1517437162040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1517437162556 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1517437163212 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1517437163525 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ClockIn 3.3-V LVCMOS R8 " "Pin ClockIn uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ClockIn } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ClockIn" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 504 -384 -208 520 "ClockIn" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[15\] 2.5 V M2 " "Pin PORT1IN\[15\] uses I/O standard 2.5 V at M2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[15] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[7\] 2.5 V J2 " "Pin PORT1IN\[7\] uses I/O standard 2.5 V at J2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[7] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[14\] 2.5 V L7 " "Pin PORT1IN\[14\] uses I/O standard 2.5 V at L7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[14] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[13\] 2.5 V T5 " "Pin PORT1IN\[13\] uses I/O standard 2.5 V at T5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[13] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[5\] 3.3-V LVCMOS M15 " "Pin PORT1IN\[5\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[5\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[4\] 3.3-V LVCMOS B9 " "Pin PORT1IN\[4\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[4\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[12\] 2.5 V K2 " "Pin PORT1IN\[12\] uses I/O standard 2.5 V at K2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[12] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[3\] 3.3-V LVCMOS T8 " "Pin PORT1IN\[3\] uses I/O standard 3.3-V LVCMOS at T8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[3\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[11\] 2.5 V K1 " "Pin PORT1IN\[11\] uses I/O standard 2.5 V at K1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[11] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[2\] 3.3-V LVCMOS M1 " "Pin PORT1IN\[2\] uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[2\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[9\] 2.5 V J1 " "Pin PORT1IN\[9\] uses I/O standard 2.5 V at J1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[9] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[1\] 3.3-V LVCMOS E1 " "Pin PORT1IN\[1\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[1\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[8\] 2.5 V L2 " "Pin PORT1IN\[8\] uses I/O standard 2.5 V at L2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[8] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PORT1IN\[0\] 3.3-V LVCMOS J15 " "Pin PORT1IN\[0\] uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PORT1IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PORT1IN\[0\]" } } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 592 1680 1868 608 "PORT1IN" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1517437163540 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1517437163540 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[7\] a permanently disabled " "Pin Data\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[7] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[6\] a permanently disabled " "Pin Data\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[6] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[5\] a permanently disabled " "Pin Data\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[5] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[4\] a permanently disabled " "Pin Data\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[4] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[3\] a permanently disabled " "Pin Data\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[3] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[2\] a permanently disabled " "Pin Data\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[2] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[1\] a permanently disabled " "Pin Data\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[1] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[0\] a permanently disabled " "Pin Data\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Data[0] } } } { "SANDBOX.bdf" "" { Schematic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/SANDBOX.bdf" { { 760 888 1064 776 "Data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1517437163540 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1517437163540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/output_files/DEO-CV.fit.smsg " "Generated suppressed messages file C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/output_files/DEO-CV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1517437163728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1489 " "Peak virtual memory: 1489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517437164561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 22:19:24 2018 " "Processing ended: Wed Jan 31 22:19:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517437164561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517437164561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517437164561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1517437164561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1517437165530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517437165546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 22:19:25 2018 " "Processing started: Wed Jan 31 22:19:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517437165546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1517437165546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SANDBOX -c DEO-CV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SANDBOX -c DEO-CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1517437165546 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1517437165687 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1517437165687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1517437165890 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1517437166843 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1517437166874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "608 " "Peak virtual memory: 608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517437167062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 22:19:27 2018 " "Processing ended: Wed Jan 31 22:19:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517437167062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517437167062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517437167062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1517437167062 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1517437167702 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1517437168171 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1517437168171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1517437168187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517437168187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 22:19:27 2018 " "Processing started: Wed Jan 31 22:19:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517437168187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SANDBOX -c DEO-CV " "Command: quartus_sta SANDBOX -c DEO-CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168187 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1517437168312 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltoto 16 " "Ignored 16 assignments for entity \"plltoto\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1517437168421 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1517437168421 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity plltoto -sip plltoto.sip -library lib_plltoto was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1517437168421 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168421 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "plltoto_0002 317 " "Ignored 317 assignments for entity \"plltoto_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168624 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168843 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517437168937 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1517437168937 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1517437168937 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168937 ""}
{ "Info" "ISTA_SDC_FOUND" "SANDBOX.out.sdc " "Reading SDC File: 'SANDBOX.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168953 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[10\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[10\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437168968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168968 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437168968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168968 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1517437168968 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168968 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437168968 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437168968 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Rise) setup and hold " "From ClockIn (Rise) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437168968 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Fall) ClockIn (Rise) setup and hold " "From ClockIn (Fall) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437168968 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Fall) setup and hold " "From ClockIn (Rise) to ClockIn (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437168968 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437168968 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1517437168968 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517437168984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 31.398 " "Worst-case setup slack is 31.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.398               0.000 ClockIn  " "   31.398               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.204               0.000 altera_reserved_tck  " "   44.204               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1517437169265 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.457 " "Worst-case hold slack is -2.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.457              -2.457 ClockIn  " "   -2.457              -2.457 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.290 " "Worst-case recovery slack is 95.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.290               0.000 altera_reserved_tck  " "   95.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.057 " "Worst-case removal slack is 1.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.057               0.000 altera_reserved_tck  " "    1.057               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 47.306 " "Worst-case minimum pulse width slack is 47.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.306               0.000 ClockIn  " "   47.306               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.491               0.000 altera_reserved_tck  " "   49.491               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437169281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169281 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437169484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437169484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437169484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437169484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.889 ns " "Worst Case Available Settling Time: 342.889 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437169484 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437169484 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169484 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517437169499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437169999 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[10\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[10\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437170156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170156 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437170156 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170156 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1517437170156 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170156 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170156 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170156 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Rise) setup and hold " "From ClockIn (Rise) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170156 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Fall) ClockIn (Rise) setup and hold " "From ClockIn (Fall) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170156 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Fall) setup and hold " "From ClockIn (Rise) to ClockIn (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170156 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.388 " "Worst-case setup slack is 33.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.388               0.000 ClockIn  " "   33.388               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.940               0.000 altera_reserved_tck  " "   44.940               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1517437170343 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.159 " "Worst-case hold slack is -2.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159              -2.159 ClockIn  " "   -2.159              -2.159 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.759 " "Worst-case recovery slack is 95.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.759               0.000 altera_reserved_tck  " "   95.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.954 " "Worst-case removal slack is 0.954" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 altera_reserved_tck  " "    0.954               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 47.647 " "Worst-case minimum pulse width slack is 47.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.647               0.000 ClockIn  " "   47.647               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.441               0.000 altera_reserved_tck  " "   49.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437170608 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437170608 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437170608 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437170608 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.712 ns " "Worst Case Available Settling Time: 343.712 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437170608 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437170608 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170608 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1517437170618 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID:inst5\|EQ_LAT " "Node: ID:inst5\|EQ_LAT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|PCOut\[10\] ID:inst5\|EQ_LAT " "Latch ID:inst5\|PCOut\[10\] is being clocked by ID:inst5\|EQ_LAT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437170727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170727 "|SANDBOX|ID:inst5|EQ_LAT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 " "Node: PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ID:inst5\|EQ_LAT PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0 " "Latch ID:inst5\|EQ_LAT is being clocked by PMemory:inst2\|altsyncram:altsyncram_component\|altsyncram_75s3:auto_generated\|ram_block1a11~porta_address_reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1517437170727 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170727 "|SANDBOX|PMemory:inst2|altsyncram:altsyncram_component|altsyncram_75s3:auto_generated|ram_block1a11~porta_address_reg0"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst11\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1517437170727 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170727 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170727 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170727 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Rise) setup and hold " "From ClockIn (Rise) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170727 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Fall) ClockIn (Rise) setup and hold " "From ClockIn (Fall) to ClockIn (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170727 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ClockIn (Rise) ClockIn (Fall) setup and hold " "From ClockIn (Rise) to ClockIn (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1517437170727 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.522 " "Worst-case setup slack is 38.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.522               0.000 ClockIn  " "   38.522               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.930               0.000 altera_reserved_tck  " "   46.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170774 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1517437170821 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.471 " "Worst-case hold slack is -1.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471              -1.471 ClockIn  " "   -1.471              -1.471 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.129 " "Worst-case recovery slack is 97.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.129               0.000 altera_reserved_tck  " "   97.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.588 " "Worst-case removal slack is 0.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 altera_reserved_tck  " "    0.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 47.565 " "Worst-case minimum pulse width slack is 47.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.565               0.000 ClockIn  " "   47.565               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.294               0.000 altera_reserved_tck  " "   49.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1517437170868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437170868 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437171089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437171089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437171089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437171089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.316 ns " "Worst Case Available Settling Time: 346.316 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437171089 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1517437171089 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437171089 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437171495 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437171511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517437171651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 22:19:31 2018 " "Processing ended: Wed Jan 31 22:19:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517437171651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517437171651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517437171651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437171651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1517437172670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517437172670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 22:19:32 2018 " "Processing started: Wed Jan 31 22:19:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517437172670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1517437172670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SANDBOX -c DEO-CV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SANDBOX -c DEO-CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1517437172670 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1517437172842 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1517437172842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1517437173123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV_6_1200mv_85c_slow.vho C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV_6_1200mv_85c_slow.vho in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437173982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV_6_1200mv_0c_slow.vho C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV_6_1200mv_0c_slow.vho in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437174279 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV_min_1200mv_0c_fast.vho C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV_min_1200mv_0c_fast.vho in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437174576 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV.vho C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV.vho in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437174873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV_6_1200mv_85c_vhd_slow.sdo C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437175248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV_6_1200mv_0c_vhd_slow.sdo C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437175608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV_min_1200mv_0c_vhd_fast.sdo C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437175998 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DEO-CV_vhd.sdo C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/ simulation " "Generated file DEO-CV_vhd.sdo in folder \"C:/Users/lukej/Desktop/EPQ2017tests/EPQ2017SAND/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1517437176623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517437177452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 22:19:37 2018 " "Processing ended: Wed Jan 31 22:19:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517437177452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517437177452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517437177452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1517437177452 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1517437178092 ""}
