
State Machine - |mc2101|uart_bus_wrap:UART|uart_controller:uart_ctrl|current_state
Name current_state.state_bit_1 current_state.state_bit_0 
current_state.IDLE 0 0 
current_state.READ 0 1 
current_state.WRITE 1 0 

State Machine - |mc2101|uart_bus_wrap:UART|uart:uart_periph|uart_tx_core:U_TX|current_state
Name current_state.state_bit_2 current_state.state_bit_1 current_state.state_bit_0 
current_state.S_IDLE 0 0 0 
current_state.S_START_BIT 0 0 1 
current_state.S_DATA_BITS 0 1 1 
current_state.S_PARITY_BIT 1 0 0 
current_state.S_STOP_BIT1 0 1 0 
current_state.S_STOP_BIT2 1 1 0 

State Machine - |mc2101|uart_bus_wrap:UART|uart:uart_periph|uart_rx_core:U_RX|current_state
Name current_state.state_bit_2 current_state.state_bit_1 current_state.state_bit_0 
current_state.S_IDLE 0 0 0 
current_state.S_START_BIT 0 0 1 
current_state.S_DATA_BITS 0 1 1 
current_state.S_PARITY_CHECK 1 0 0 
current_state.S_STOP_1 0 1 0 
current_state.S_STOP_2 1 1 0 

State Machine - |mc2101|gpio_bus_wrap:GPIO|gpio_controller:controller|current_state
Name current_state.state_bit_1 current_state.state_bit_0 
current_state.IDLE 0 0 
current_state.MISAL 0 1 
current_state.READ 1 1 
current_state.WRITE 1 0 

State Machine - |mc2101|ssram_bus_wrap:SRAM|ssram_controller:controller|current_state
Name current_state.state_bit_1 current_state.state_bit_0 
current_state.IDLE 0 0 
current_state.MEM_WR 0 1 
current_state.MEM_RD 1 0 

State Machine - |mc2101|core_bus_wrap:AFTAB|curr_bus_state
Name curr_bus_state.state_bit_1 curr_bus_state.state_bit_0 
curr_bus_state.S_IDLE 0 0 
curr_bus_state.S_READ 0 1 
curr_bus_state.S_WRITE 1 0 

State Machine - |mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_controller:controllerAFTAB|p_state
Name p_state.state_bit_5 p_state.state_bit_4 p_state.state_bit_3 p_state.state_bit_2 p_state.state_bit_1 p_state.state_bit_0 
p_state.fetch 0 0 0 0 0 0 
p_state.getInstr 0 0 0 0 0 1 
p_state.decode 0 0 0 0 1 0 
p_state.loadInstr1 0 0 0 0 1 1 
p_state.loadInstr2 0 0 0 1 0 0 
p_state.getData 0 0 0 1 0 1 
p_state.storeInstr1 0 0 0 1 1 0 
p_state.storeInstr2 0 0 0 1 1 1 
p_state.putData 0 0 1 0 0 0 
p_state.addSub 0 0 1 0 0 1 
p_state.compare 0 0 1 0 1 0 
p_state.logical 0 0 1 0 1 1 
p_state.shift 0 0 1 1 0 0 
p_state.multiplyDivide1 0 0 1 1 0 1 
p_state.multiplyDivide2 0 0 1 1 1 0 
p_state.conditionalBranch 0 0 1 1 1 1 
p_state.JAL 0 1 0 0 0 0 
p_state.JALR 0 1 0 0 0 1 
p_state.LUI 0 1 0 0 1 0 
p_state.checkDelegation 0 1 0 0 1 1 
p_state.updateTrapValue 0 1 0 1 0 0 
p_state.updateMip 0 1 0 1 0 1 
p_state.updateUip 0 1 0 1 1 0 
p_state.updateCause 0 1 0 1 1 1 
p_state.readMstatus 0 1 1 0 0 0 
p_state.updateMstatus 0 1 1 0 0 1 
p_state.updateUstatus 0 1 1 0 1 0 
p_state.updateEpc 0 1 1 0 1 1 
p_state.readTvec1 0 1 1 1 0 0 
p_state.readTvec2 0 1 1 1 0 1 
p_state.CSR 0 1 1 1 1 0 
p_state.mirrorCSR 0 1 1 1 1 1 
p_state.retEpc 1 0 0 0 0 0 
p_state.retReadMstatus 1 0 0 0 0 1 
p_state.retUpdateMstatus 1 0 0 0 1 0 
p_state.retUpdateUstatus 1 0 0 0 1 1 
p_state.ecall 1 0 0 1 0 0 

State Machine - |mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_daru:daru|aftab_daru_controller:Controller|pstate
Name pstate.state_bit_1 pstate.state_bit_0 
pstate.waitforStart 0 0 
pstate.waitforMemready 0 1 
pstate.complete 1 0 

State Machine - |mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_aau:aau|aftab_su_divider:Division|aftab_divider:unsignedDiv|aftab_divider_controller:ControllerDiv|pstate
Name pstate.state_bit_1 pstate.state_bit_0 
pstate.idle_state 0 0 
pstate.step1 0 1 
pstate.step2 1 0 

State Machine - |mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_aau:aau|aftab_booth_multiplier:Multiplication|aftab_booth_multiplier_controller:Controller|pstate
Name pstate.state_bit_1 pstate.state_bit_0 
pstate.Idle 0 0 
pstate.Completed 0 1 
pstate.Init 1 1 
pstate.Count_Shift 1 0 
