Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: wb_encoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "wb_encoder.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "wb_encoder"
Output Format                      : NGC
Target Device                      : xc5vfx70t-3-ff1136

---- Source Options
Top Module Name                    : wb_encoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : off
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Library Search Order               : wb_encoder.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/aalonso/workspace/wishbone/alligator-hdl/wb_encoder/wb_encoder.vhd" in Library work.
Architecture behavioral of Entity wb_encoder is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <wb_encoder> in library <work> (architecture <behavioral>) with generics.
	C_WB_WIDTH = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <wb_encoder> in library <work> (Architecture <behavioral>).
	C_WB_WIDTH = 32
WARNING:Xst:1610 - "/home/aalonso/workspace/wishbone/alligator-hdl/wb_encoder/wb_encoder.vhd" line 107: Width mismatch. <wb_creg> has a width of 32 bits but assigned expression is 64-bit wide.
WARNING:Xst:1610 - "/home/aalonso/workspace/wishbone/alligator-hdl/wb_encoder/wb_encoder.vhd" line 121: Width mismatch. <wb_dreg> has a width of 32 bits but assigned expression is 64-bit wide.
INFO:Xst:2679 - Register <wb_dreg> in unit <wb_encoder> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
Entity <wb_encoder> analyzed. Unit <wb_encoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <wb_ireg> in unit <wb_encoder> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <wb_encoder>.
    Related source file is "/home/aalonso/workspace/wishbone/alligator-hdl/wb_encoder/wb_encoder.vhd".
    Found 32-bit register for signal <wb_data_r>.
    Found 1-bit register for signal <wb_irq_out>.
    Found 1-bit register for signal <r_ack>.
    Found 1-bit register for signal <w_ack>.
    Found 32-bit register for signal <wb_creg>.
    Summary:
	inferred  67 D-type flip-flop(s).
Unit <wb_encoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 3
 32-bit register                                       : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <wb_irq_out> (without init value) has a constant value of 0 in block <wb_encoder>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <wb_irq_out> (without init value) has a constant value of 0 in block <wb_encoder>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <wb_encoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block wb_encoder, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : wb_encoder.ngr
Top Level Output File Name         : wb_encoder
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 103

Cell Usage :
# BELS                             : 45
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT5                        : 34
#      LUT6                        : 6
#      MUXF7                       : 1
# FlipFlops/Latches                : 66
#      FDC                         : 33
#      FDCE                        : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 102
#      IBUF                        : 68
#      OBUF                        : 34
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-3 


Slice Logic Utilization: 
 Number of Slice Registers:              66  out of  44800     0%  
 Number of Slice LUTs:                   43  out of  44800     0%  
    Number used as Logic:                43  out of  44800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     71
   Number with an unused Flip Flop:       5  out of     71     7%  
   Number with an unused LUT:            28  out of     71    39%  
   Number of fully used LUT-FF pairs:    38  out of     71    53%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         103
 Number of bonded IOBs:                 103  out of    640    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
wb_clk_in                          | BUFGP                  | 66    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
wb_rst_in                          | IBUF                   | 66    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 0.918ns (Maximum Frequency: 1089.087MHz)
   Minimum input arrival time before clock: 3.941ns
   Maximum output required time after clock: 3.297ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'wb_clk_in'
  Clock period: 0.918ns (frequency: 1089.087MHz)
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Delay:               0.918ns (Levels of Logic = 1)
  Source:            wb_creg_31 (FF)
  Destination:       wb_data_r_31 (FF)
  Source Clock:      wb_clk_in rising
  Destination Clock: wb_clk_in rising

  Data Path: wb_creg_31 to wb_data_r_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.396   0.436  wb_creg_31 (wb_creg_31)
     LUT5:I3->O            1   0.086   0.000  wb_data_r_mux0000<31>1 (wb_data_r_mux0000<31>)
     FDC:D                    -0.022          wb_data_r_31
    ----------------------------------------
    Total                      0.918ns (0.482ns logic, 0.436ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'wb_clk_in'
  Total number of paths / destination ports: 2310 / 99
-------------------------------------------------------------------------
Offset:              3.941ns (Levels of Logic = 4)
  Source:            wb_addr_in<29> (PAD)
  Destination:       wb_creg_31 (FF)
  Destination Clock: wb_clk_in rising

  Data Path: wb_addr_in<29> to wb_creg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.694   0.850  wb_addr_in_29_IBUF (wb_addr_in_29_IBUF)
     LUT6:I0->O            2   0.086   0.772  w_ack_cmp_eq0000135 (w_ack_cmp_eq0000135)
     LUT5:I0->O           33   0.086   0.857  w_ack_cmp_eq00001257 (wb_data_r_and0000)
     LUT5:I0->O           32   0.086   0.324  wb_creg_not00011 (wb_creg_not0001)
     FDCE:CE                   0.185          wb_creg_31
    ----------------------------------------
    Total                      3.941ns (1.137ns logic, 2.804ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'wb_clk_in'
  Total number of paths / destination ports: 34 / 33
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 2)
  Source:            r_ack (FF)
  Destination:       wb_ack_out (PAD)
  Source Clock:      wb_clk_in rising

  Data Path: r_ack to wb_ack_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.396   0.436  r_ack (r_ack)
     LUT2:I0->O            1   0.086   0.235  wb_ack_out1 (wb_ack_out_OBUF)
     OBUF:I->O                 2.144          wb_ack_out_OBUF (wb_ack_out)
    ----------------------------------------
    Total                      3.297ns (2.626ns logic, 0.671ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.50 secs
 
--> 


Total memory usage is 455064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

