
---------- Begin Simulation Statistics ----------
final_tick                                  213983000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164791                       # Simulator instruction rate (inst/s)
host_mem_usage                                1284576                       # Number of bytes of host memory used
host_op_rate                                   325563                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.17                       # Real time elapsed on the host
host_tick_rate                             1237213846                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28463                       # Number of instructions simulated
sim_ops                                         56295                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000214                       # Number of seconds simulated
sim_ticks                                   213983000                       # Number of ticks simulated
system.cpu.Branches                              6323                       # Number of branches fetched
system.cpu.committedInsts                       28463                       # Number of instructions committed
system.cpu.committedOps                         56295                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        5990                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            24                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        6672                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       38171                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            72                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           213983                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               213982.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                33289                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               17371                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         4823                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   2696                       # Number of float alu accesses
system.cpu.num_fp_insts                          2696                       # number of float instructions
system.cpu.num_fp_register_reads                 3386                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 955                       # number of times the floating registers were written
system.cpu.num_func_calls                        1008                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 55078                       # Number of integer alu accesses
system.cpu.num_int_insts                        55078                       # number of integer instructions
system.cpu.num_int_register_reads              107553                       # number of times the integer registers were read
system.cpu.num_int_register_writes              42231                       # number of times the integer registers were written
system.cpu.num_load_insts                        5985                       # Number of load instructions
system.cpu.num_mem_refs                         12657                       # number of memory refs
system.cpu.num_store_insts                       6672                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   417      0.74%      0.74% # Class of executed instruction
system.cpu.op_class::IntAlu                     42260     75.06%     75.80% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.05%     75.85% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.04%     75.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                      25      0.04%     75.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                        2      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdAlu                      274      0.49%     76.42% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.02%     76.45% # Class of executed instruction
system.cpu.op_class::SimdCvt                      216      0.38%     76.83% # Class of executed instruction
system.cpu.op_class::SimdMisc                     388      0.69%     77.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.52% # Class of executed instruction
system.cpu.op_class::MemRead                     5775     10.26%     87.78% # Class of executed instruction
system.cpu.op_class::MemWrite                    5144      9.14%     96.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 210      0.37%     97.29% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1528      2.71%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      56301                       # Class of executed instruction
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.dynamic_cache.flushTicks                     0                       # Ticks taken to flush
system.dynamic_cache.numFlushes                     0                       # Number of Flushes Taken
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst            37113                       # number of demand (read+write) hits
system.icache.demand_hits::total                37113                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst           37113                       # number of overall hits
system.icache.overall_hits::total               37113                       # number of overall hits
system.icache.demand_misses::.cpu.inst           1058                       # number of demand (read+write) misses
system.icache.demand_misses::total               1058                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          1058                       # number of overall misses
system.icache.overall_misses::total              1058                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst     73074000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total     73074000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst     73074000                       # number of overall miss cycles
system.icache.overall_miss_latency::total     73074000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst        38171                       # number of demand (read+write) accesses
system.icache.demand_accesses::total            38171                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst        38171                       # number of overall (read+write) accesses
system.icache.overall_accesses::total           38171                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.027717                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.027717                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.027717                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.027717                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 69068.052930                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 69068.052930                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 69068.052930                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 69068.052930                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         1058                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          1058                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         1058                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         1058                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst     70958000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total     70958000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst     70958000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total     70958000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.027717                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.027717                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.027717                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.027717                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 67068.052930                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 67068.052930                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 67068.052930                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 67068.052930                       # average overall mshr miss latency
system.icache.replacements                        804                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst           37113                       # number of ReadReq hits
system.icache.ReadReq_hits::total               37113                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          1058                       # number of ReadReq misses
system.icache.ReadReq_misses::total              1058                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst     73074000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total     73074000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst        38171                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total           38171                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.027717                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.027717                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 69068.052930                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 69068.052930                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         1058                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         1058                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst     70958000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total     70958000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.027717                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.027717                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67068.052930                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 67068.052930                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               198.472145                       # Cycle average of tags in use
system.icache.tags.total_refs                   38171                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  1058                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 36.078450                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 80000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   198.472145                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.775282                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.775282                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses                 39229                       # Number of tag accesses
system.icache.tags.data_accesses                39229                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1503                       # Transaction distribution
system.membus.trans_dist::ReadResp               1503                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          151                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port         3157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total         3157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       105856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       105856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  105856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer2.occupancy             2258000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8018250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           61824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           34368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               96192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        61824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          61824                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         9664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             9664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              966                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              537                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1503                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           151                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 151                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          288920148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          160610890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              449531038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     288920148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         288920148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        45162466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              45162466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        45162466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         288920148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         160610890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             494693504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       146.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       966.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       525.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000192862500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 3180                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 111                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1503                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         151                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       151                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                109                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                170                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                129                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 89                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 86                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                30                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               106                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 15                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 37                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       18.33                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      12880750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     7455000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 40837000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8639.00                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27389.00                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      1100                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      102                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  73.78                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 69.86                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1503                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   151                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1490                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          400                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     253.600000                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    167.529095                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    260.066697                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           132     33.00%     33.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          126     31.50%     64.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           63     15.75%     80.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           18      4.50%     84.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           14      3.50%     88.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            9      2.25%     90.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      3.50%     94.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      2.25%     96.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           15      3.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           400                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean             207                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     135.082398                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     256.281746                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32-63              1     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-95              2     28.57%     42.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::96-127             2     28.57%     71.43% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::224-255            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-799            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.857143                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.828387                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.069045                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 4     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     42.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                   95424                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      768                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7552                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    96192                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  9664                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        445.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         35.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     449.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      45.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.76                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.48                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.28                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                      213948000                       # Total gap between requests
system.mem_ctrl.avgGap                      129351.87                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        61824                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        33600                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7552                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 288920147.862213373184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 157021819.490333348513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 35292523.237827301025                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          966                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          537                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          151                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26853500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     13983500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks   3467629500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27798.65                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     26040.04                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  22964433.77                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     73.43                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy                935340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy                481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              3712800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               41760                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy          82822140                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy          12424800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy           117014085                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         546.838230                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE     31577000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT    175386000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               1970640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1036035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              6932940                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              574200                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy          94817220                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy           2323680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy           124249995                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         580.653580                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE      5236250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF      7020000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT    201726750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data            12006                       # number of demand (read+write) hits
system.dcache.demand_hits::total                12006                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data           12006                       # number of overall hits
system.dcache.overall_hits::total               12006                       # number of overall hits
system.dcache.demand_misses::.cpu.data            650                       # number of demand (read+write) misses
system.dcache.demand_misses::total                650                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data           650                       # number of overall misses
system.dcache.overall_misses::total               650                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data     40449000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total     40449000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data     40449000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total     40449000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data        12656                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total            12656                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data        12656                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total           12656                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.051359                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.051359                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.051359                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.051359                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 62229.230769                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 62229.230769                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 62229.230769                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 62229.230769                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks             265                       # number of writebacks
system.dcache.writebacks::total                   265                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data          650                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total           650                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data          650                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total          650                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data     39149000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total     39149000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data     39149000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total     39149000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.051359                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.051359                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.051359                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.051359                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 60229.230769                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 60229.230769                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 60229.230769                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 60229.230769                       # average overall mshr miss latency
system.dcache.replacements                        399                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            5712                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                5712                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           278                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               278                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     15271000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     15271000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         5990                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            5990                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.046411                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.046411                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 54931.654676                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 54931.654676                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          278                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     14715000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     14715000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.046411                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.046411                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52931.654676                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 52931.654676                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data           6294                       # number of WriteReq hits
system.dcache.WriteReq_hits::total               6294                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data          372                       # number of WriteReq misses
system.dcache.WriteReq_misses::total              372                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data     25178000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total     25178000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data         6666                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total           6666                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.055806                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.055806                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 67682.795699                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 67682.795699                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data          372                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total          372                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data     24434000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total     24434000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.055806                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.055806                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65682.795699                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 65682.795699                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               187.938009                       # Cycle average of tags in use
system.dcache.tags.total_refs                   12656                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                   650                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 19.470769                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                167000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   187.938009                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.734133                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.734133                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          251                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                 13306                       # Number of tag accesses
system.dcache.tags.data_accesses                13306                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              92                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             113                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 205                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             92                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            113                       # number of overall hits
system.l2cache.overall_hits::total                205                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           966                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           537                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1503                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          966                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          537                       # number of overall misses
system.l2cache.overall_misses::total             1503                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     65824000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     35525000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    101349000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     65824000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     35525000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    101349000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1058                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          650                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1708                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1058                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          650                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1708                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.913043                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.826154                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.879977                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.913043                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.826154                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.879977                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68140.786749                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66154.562384                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67431.137725                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68140.786749                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66154.562384                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67431.137725                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            151                       # number of writebacks
system.l2cache.writebacks::total                  151                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          966                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          537                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1503                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          966                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          537                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1503                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     63892000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     34451000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     98343000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     63892000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     34451000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     98343000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.913043                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.826154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.879977                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.913043                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.826154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.879977                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 66140.786749                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 64154.562384                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 65431.137725                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 66140.786749                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 64154.562384                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 65431.137725                       # average overall mshr miss latency
system.l2cache.replacements                      1176                       # number of replacements
system.l2cache.ReadReq_hits::.cpu.inst             92                       # number of ReadReq hits
system.l2cache.ReadReq_hits::.cpu.data            113                       # number of ReadReq hits
system.l2cache.ReadReq_hits::total                205                       # number of ReadReq hits
system.l2cache.ReadReq_misses::.cpu.inst          966                       # number of ReadReq misses
system.l2cache.ReadReq_misses::.cpu.data          537                       # number of ReadReq misses
system.l2cache.ReadReq_misses::total             1503                       # number of ReadReq misses
system.l2cache.ReadReq_miss_latency::.cpu.inst     65824000                       # number of ReadReq miss cycles
system.l2cache.ReadReq_miss_latency::.cpu.data     35525000                       # number of ReadReq miss cycles
system.l2cache.ReadReq_miss_latency::total    101349000                       # number of ReadReq miss cycles
system.l2cache.ReadReq_accesses::.cpu.inst         1058                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::.cpu.data          650                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_accesses::total           1708                       # number of ReadReq accesses(hits+misses)
system.l2cache.ReadReq_miss_rate::.cpu.inst     0.913043                       # miss rate for ReadReq accesses
system.l2cache.ReadReq_miss_rate::.cpu.data     0.826154                       # miss rate for ReadReq accesses
system.l2cache.ReadReq_miss_rate::total      0.879977                       # miss rate for ReadReq accesses
system.l2cache.ReadReq_avg_miss_latency::.cpu.inst 68140.786749                       # average ReadReq miss latency
system.l2cache.ReadReq_avg_miss_latency::.cpu.data 66154.562384                       # average ReadReq miss latency
system.l2cache.ReadReq_avg_miss_latency::total 67431.137725                       # average ReadReq miss latency
system.l2cache.ReadReq_mshr_misses::.cpu.inst          966                       # number of ReadReq MSHR misses
system.l2cache.ReadReq_mshr_misses::.cpu.data          537                       # number of ReadReq MSHR misses
system.l2cache.ReadReq_mshr_misses::total         1503                       # number of ReadReq MSHR misses
system.l2cache.ReadReq_mshr_miss_latency::.cpu.inst     63892000                       # number of ReadReq MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_latency::.cpu.data     34451000                       # number of ReadReq MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_latency::total     98343000                       # number of ReadReq MSHR miss cycles
system.l2cache.ReadReq_mshr_miss_rate::.cpu.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2cache.ReadReq_mshr_miss_rate::.cpu.data     0.826154                       # mshr miss rate for ReadReq accesses
system.l2cache.ReadReq_mshr_miss_rate::total     0.879977                       # mshr miss rate for ReadReq accesses
system.l2cache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66140.786749                       # average ReadReq mshr miss latency
system.l2cache.ReadReq_avg_mshr_miss_latency::.cpu.data 64154.562384                       # average ReadReq mshr miss latency
system.l2cache.ReadReq_avg_mshr_miss_latency::total 65431.137725                       # average ReadReq mshr miss latency
system.l2cache.WritebackDirty_hits::.writebacks          265                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          265                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          265                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          265                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              382.745265                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1973                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1672                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.180024                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.983905                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   211.539856                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   128.221504                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.083953                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.413164                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.250433                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.747549                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 3645                       # Number of tag accesses
system.l2cache.tags.data_accesses                3645                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadReq                 1708                       # Transaction distribution
system.l2bar.trans_dist::ReadResp                1708                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty           265                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side         1565                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         2116                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                    3681                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side        58560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        67712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                   126272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy             5290000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               2.5                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy              3033000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy             3250000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    213983000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON    213983000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
