# TIMELINE: Android WebGPU Stack Milestones

- **Pass 1 (Architecture & POC)**: Setup core crates, Naga GLSL->WGSL compiler, basic buffer/texture resources, and initial E2E tests.
- **Pass 2 (Pipeline & Protocol)**: Implemented OASIS Virtio 1.2 commands, compositor matrix pipeline, dynamic VAO layout, depth/stencil attachments, scissor clipping, and APK analysis.
- **Pass 3 (Hardening & Complete Gap Remediation)**:
  - Fixed vertex layout memory leak and supported multi-buffer VBO bindings per attribute slot.
  - Implemented full uniform state machine (`glUniform1f`, `glUniform4fv`, `glUniformMatrix4fv`) and shader uniform buffer bind groups.
  - Fixed Virtio-GPU `ResourceFlush` subrect stride blit to scanout buffer.
  - Implemented Virtio-GPU WASM exports (`virtio_gpu_bridge/src/wasm.rs`) and v86 device driver.
  - Implemented concrete C++ guest drivers in `guest/patches/` (`gralloc.virtio_gpu.cpp`, `hwcomposer.virtio_gpu.cpp`, `egl_webgpu.cpp`, `Android.bp`).
  - Added full uniform reflection into WGSL `layout(std140, set=0, binding=2) uniform UniformBlock` struct.
  - Differentiated `GL_SHORT` normalized (`Snorm16`) vs integer (`Sint16`) attribute vertex formats.
  - Added `VIRTIO_GPU_CMD_TRANSFER_TO_HOST_3D` protocol decoding and dispatch.
  - Added HWC rotation/reflection matrix transformations (90°, 180°, 270°, flip-h, flip-v) and damage scissor clipping in `webgpu_compositor`.
  - Added `wgpu::Surface` target mode to `webgpu_swapchain`.
  - Wired live metrics tracking assertions into full-stack E2E tests.
- **Pass 4 (S9 Real APK Flight & Polish)**:
  - Created checked-in real APK fixtures (`fixtures/unity_cube.apk`, `fixtures/godot_gles2.apk`).
  - Implemented end-to-end APK GPU analyzer & Virtio-GPU Submit3D execution flight test (`crates/apk_gpu_analyzer/tests/apk_real.rs`).
  - Implemented DRM GEM buffer creation/mmap and command stream execbuffer in `guest/patches/egl_webgpu.cpp`.
  - Implemented canvas surface VSync presentation in `crates/webgpu_swapchain/src/swapchain.rs`.
  - Replaced heap attribute allocation with stack buffer in `pipeline.rs`.
- **Pass 5 (Visual Browser Test Bench & Live Chrome Validation)**:
  - Created interactive visual HTML5 test bench (`index.html`) with WebGPU canvas, dark-mode HUD, and 60 FPS Virtio animation loop.
  - Implemented JavaScript Virtio-GPU binary packet builder (`src/virtio_packet_builder.js`) conforming to OASIS 1.2 specification.
  - Implemented automated visual test suite runner (`src/test_suite.js`) with pixel-level RGB assertions.
  - Resolved `std::time::Instant` panic on `wasm32-unknown-unknown` by implementing platform-safe `PlatformInstant` via `js-sys::Date::now()` in `metrics_overlay`.
  - Configured WebGPU adapter limits and memory hints in `gles2wgpu/src/context.rs` to match browser WebAssembly environments.
  - Integrated `console_error_panic_hook` in `virtio_gpu_bridge/src/wasm.rs`.
  - Validated all 4 End-to-End Gates live in Chrome via Chrome DevTools Protocol (100% passed: 4/4):
    - Gate 1: 2D Scanout & Flush (PASSED)
    - Gate 2: 3D Submit GLES (PASSED)
    - Gate 3: Compositor & HUD (PASSED)
    - Gate 4: Real APK Flight Stream (PASSED)
  - Captured verified visual artifact screenshot and generated `walkthrough.md`.

## UPDATED ON : 2026-10-05

### fix (2026-10-05) — Track A1 Kernel Critical Path Halt-Chasing Beyond 150M to 200M Steps

1. **Kernel Halt-Chasing & Emulator Fixes**: Fixed CCMP register decode bit (bit 11 vs 10) resolving runaway `strchr` loop; added UDIV/SDIV decoding to `u1-decode` and `u12-orchestrator`; resolved LDP/LDPSW base register clobber (`rn == rt`) in `u2-ir-lift`; supported 64-bit ADD/SUB extended UXTB, 32/64-bit CLZ, 64-bit MADD/MSUB, and LDXP/LDAXP/STXP/STLXP atomic pairs; booted AOSP kernel to 200M steps halt-free with clean 1 GiB guest RAM panic search.
2. **Tests** (before → after): u1-decode 104 → 105 passed, u2-ir-lift 126 → 127 passed, u12-orchestrator 127 → 133 passed.
3. **Files changed**: `units/u1-decode/src/dp_reg.rs`, `units/u1-decode/src/lib.rs`, `units/u2-ir-lift/src/lib.rs`, `units/u12-orchestrator/src/lib.rs`, `units/u12-orchestrator/src/bin/run_kernel.rs`.

## UPDATED ON : 2026-10-08

### Track 75 (IRQ exception entry — continuation of the T74 WFI/timer branch)

- Added persistent banked `SP_EL1`, EL1 IRQ vector entry, ELR/SPSR/PSTATE updates, ERET restoration, and bounded IRQ entry/return diagnostics. EL1h IRQs use the architecture's `VBAR_EL1 + 0x280` slot; EL1t uses `+0x080` and lower-EL AArch64 uses `+0x480`.
- The first release boot entered the timer vector for INTID 27 and reached the guest GICC IAR/EOIR accesses, then stopped at step 45,730,665 because the active-handler guard rejected a nested timer IRQ before ERET. This isolated a nested-exception gap in the boot path.
- Added nested EL1 IRQ stack tracking so nested entry may overwrite ELR/SPSR and ERET returns unwind in order. Focused IRQ/WFI tests passed (6 passed, 1 ignored); the full orchestrator library suite passed (153 passed, 2 ignored). The second release boot reached the 60M step budget with `IRQ_ENTRIES=4951` and `IRQ_ERET_RETURNS=4949`; UART was 2,562 bytes and `INIT_MARKER=haan` because the kernel command line printed `rdinit=/init`. There was no `STATUS: PASS`, so this marker does not prove `/init` launched. The boot report ended at `PC=0xffffff80082430c0` without a guest halt.
- Runtime logs recorded 5,775 GICC IAR reads for INTID 27 and 5,774 EOIs. The ISR now runs repeatedly and returns through ERET; two entries were still active at the step cap.
