TimeQuest Timing Analyzer report for DEUARC
Wed May 22 22:05:28 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLK'
 27. Slow 1200mV 0C Model Hold: 'CLK'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'CLK'
 40. Fast 1200mV 0C Model Hold: 'CLK'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DEUARC                                                            ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 38.47 MHz ; 38.47 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; CLK   ; -24.992 ; -581.415          ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.080 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -95.306                          ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                            ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                      ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -24.992 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 26.288     ;
; -24.964 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 26.260     ;
; -24.943 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.304      ; 26.242     ;
; -24.927 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 26.223     ;
; -24.898 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 26.194     ;
; -24.801 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.304      ; 26.100     ;
; -24.795 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.304      ; 26.094     ;
; -23.701 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 24.997     ;
; -23.700 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 24.648     ;
; -23.634 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 24.930     ;
; -23.376 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 24.672     ;
; -23.297 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 24.593     ;
; -23.125 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.078     ; 24.042     ;
; -23.092 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.080     ; 24.007     ;
; -22.918 ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.047     ; 23.866     ;
; -22.753 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 24.049     ;
; -22.614 ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]           ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.015      ; 23.624     ;
; -22.471 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.768     ;
; -22.443 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.740     ;
; -22.422 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.305      ; 23.722     ;
; -22.406 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.703     ;
; -22.387 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.301      ; 23.683     ;
; -22.377 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.674     ;
; -22.292 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.589     ;
; -22.280 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.305      ; 23.580     ;
; -22.274 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.305      ; 23.574     ;
; -22.264 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.561     ;
; -22.243 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.305      ; 23.543     ;
; -22.227 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.524     ;
; -22.198 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 23.495     ;
; -22.170 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 23.417     ;
; -22.148 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 23.421     ;
; -22.144 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 23.436     ;
; -22.142 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 23.389     ;
; -22.121 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.255      ; 23.371     ;
; -22.120 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 23.393     ;
; -22.116 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 23.408     ;
; -22.105 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 23.352     ;
; -22.101 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.305      ; 23.401     ;
; -22.099 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.281      ; 23.375     ;
; -22.095 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.305      ; 23.395     ;
; -22.095 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.267      ; 23.390     ;
; -22.090 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.049     ; 23.036     ;
; -22.083 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 23.356     ;
; -22.079 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 23.371     ;
; -22.076 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 23.323     ;
; -22.054 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 23.327     ;
; -22.050 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 23.342     ;
; -21.979 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.255      ; 23.229     ;
; -21.973 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.255      ; 23.223     ;
; -21.957 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.281      ; 23.233     ;
; -21.953 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.267      ; 23.248     ;
; -21.951 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.281      ; 23.227     ;
; -21.947 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.267      ; 23.242     ;
; -21.696 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.243      ; 22.934     ;
; -21.668 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.243      ; 22.906     ;
; -21.661 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 22.576     ;
; -21.647 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.246      ; 22.888     ;
; -21.633 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 22.548     ;
; -21.631 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 22.549     ;
; -21.631 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.243      ; 22.869     ;
; -21.612 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.077     ; 22.530     ;
; -21.602 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.243      ; 22.840     ;
; -21.596 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 22.511     ;
; -21.567 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.080     ; 22.482     ;
; -21.512 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]     ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 22.463     ;
; -21.505 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.246      ; 22.746     ;
; -21.499 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.246      ; 22.740     ;
; -21.470 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.077     ; 22.388     ;
; -21.464 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.077     ; 22.382     ;
; -21.180 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 22.477     ;
; -21.179 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 22.128     ;
; -21.113 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 22.410     ;
; -21.106 ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.294      ; 22.395     ;
; -21.001 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 22.298     ;
; -21.000 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.046     ; 21.949     ;
; -20.934 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 22.231     ;
; -20.879 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 22.126     ;
; -20.878 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.096     ; 21.777     ;
; -20.857 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 22.130     ;
; -20.856 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.070     ; 21.781     ;
; -20.855 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 22.152     ;
; -20.853 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 22.145     ;
; -20.852 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.084     ; 21.796     ;
; -20.812 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 22.059     ;
; -20.790 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 22.063     ;
; -20.786 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 22.078     ;
; -20.776 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.302      ; 22.073     ;
; -20.676 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 21.973     ;
; -20.604 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 21.522     ;
; -20.597 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.302      ; 21.894     ;
; -20.571 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.079     ; 21.487     ;
; -20.554 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 21.801     ;
; -20.532 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 21.805     ;
; -20.528 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 21.820     ;
; -20.518 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.078     ; 21.435     ;
; -20.475 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.252      ; 21.722     ;
; -20.453 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.278      ; 21.726     ;
; -20.449 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.264      ; 21.741     ;
; -20.425 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.077     ; 21.343     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.080 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 2.431      ; 2.668      ;
; 0.080 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 2.431      ; 2.668      ;
; 0.155 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 2.433      ; 2.745      ;
; 0.331 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 2.405      ; 2.893      ;
; 0.556 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.784      ;
; 0.562 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.406      ; 1.125      ;
; 0.608 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.104      ; 0.869      ;
; 0.639 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.871      ;
; 0.713 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.104      ; 0.974      ;
; 0.734 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; -0.500       ; 2.431      ; 2.842      ;
; 0.734 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; -0.500       ; 2.431      ; 2.842      ;
; 0.773 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; -0.500       ; 2.433      ; 2.883      ;
; 0.786 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.382      ;
; 0.855 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.088      ;
; 0.886 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.122      ;
; 0.905 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.142      ;
; 0.917 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.153      ;
; 0.917 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; -0.500       ; 2.405      ; 2.999      ;
; 0.924 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.520      ;
; 0.937 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.442      ; 1.536      ;
; 0.938 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.139      ;
; 0.938 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.139      ;
; 0.953 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.154      ;
; 0.959 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.160      ;
; 0.982 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.109      ; 1.248      ;
; 1.008 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.439      ; 1.604      ;
; 1.044 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; -0.298     ; 0.903      ;
; 1.059 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.277      ;
; 1.078 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.296      ;
; 1.078 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.406      ; 1.641      ;
; 1.081 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.314      ;
; 1.093 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.326      ;
; 1.140 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.373      ;
; 1.143 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.410      ; 1.710      ;
; 1.160 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.125      ; 1.442      ;
; 1.206 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.424      ;
; 1.208 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; -0.223     ; 1.142      ;
; 1.212 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; -0.223     ; 1.146      ;
; 1.219 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.452      ;
; 1.236 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.469      ;
; 1.237 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.438      ;
; 1.246 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.468      ;
; 1.254 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; -0.223     ; 1.188      ;
; 1.262 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ; CLK          ; CLK         ; 0.000        ; -0.223     ; 1.196      ;
; 1.301 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.533      ;
; 1.314 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.547      ;
; 1.322 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ; CLK          ; CLK         ; 0.000        ; 0.410      ; 1.889      ;
; 1.353 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.571      ;
; 1.364 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.597      ;
; 1.368 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.601      ;
; 1.377 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.610      ;
; 1.384 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.108      ; 1.649      ;
; 1.406 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.002      ;
; 1.481 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.714      ;
; 1.485 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.081      ;
; 1.486 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ; CLK          ; CLK         ; 0.000        ; 0.151      ; 1.794      ;
; 1.487 ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.728      ;
; 1.499 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.717      ;
; 1.504 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.100      ;
; 1.509 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.742      ;
; 1.541 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.140      ;
; 1.552 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.148      ;
; 1.552 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.148      ;
; 1.552 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.148      ;
; 1.611 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.210      ;
; 1.613 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.846      ;
; 1.615 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; -0.223     ; 1.549      ;
; 1.620 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.842      ;
; 1.628 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.846      ;
; 1.633 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.232      ;
; 1.654 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.250      ;
; 1.662 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.261      ;
; 1.670 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.269      ;
; 1.671 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.270      ;
; 1.696 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.292      ;
; 1.700 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.918      ;
; 1.701 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.105      ; 1.963      ;
; 1.704 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.300      ;
; 1.726 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.959      ;
; 1.766 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.362      ;
; 1.787 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.383      ;
; 1.797 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.393      ;
; 1.818 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ; CLK          ; CLK         ; 0.000        ; -0.223     ; 1.752      ;
; 1.819 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.415      ;
; 1.819 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.415      ;
; 1.821 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.417      ;
; 1.826 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ; CLK          ; CLK         ; 0.000        ; -0.223     ; 1.760      ;
; 1.830 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.076      ; 2.063      ;
; 1.832 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.431      ;
; 1.835 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.434      ;
; 1.849 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 2.416      ;
; 1.853 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.414      ; 2.424      ;
; 1.853 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.103      ; 2.113      ;
; 1.855 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.412      ; 2.424      ;
; 1.861 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.048      ; 2.066      ;
; 1.869 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.468      ;
; 1.876 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.475      ;
; 1.877 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.442      ; 2.476      ;
; 1.894 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.414      ; 2.465      ;
; 1.906 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; -0.270     ; 1.793      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; 0.162  ; 0.346        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.162  ; 0.346        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.162  ; 0.346        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLK       ; CLK        ; 0.530 ; 0.636 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; 1.845 ; 2.271 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; 1.624 ; 2.042 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; 1.462 ; 1.851 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; 1.845 ; 2.271 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; 1.642 ; 2.032 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLK       ; CLK        ; -0.080 ; -0.254 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; -1.095 ; -1.464 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; -1.258 ; -1.667 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; -1.095 ; -1.464 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; -1.475 ; -1.889 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; -1.279 ; -1.658 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 5.832 ; 5.867 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 5.516 ; 5.519 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 5.817 ; 5.858 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 5.795 ; 5.784 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 5.832 ; 5.867 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 5.399 ; 5.400 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 5.399 ; 5.400 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 5.688 ; 5.725 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 5.667 ; 5.655 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 5.704 ; 5.734 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 42.82 MHz ; 42.82 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK   ; -22.353 ; -517.361         ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.111 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -95.306                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                      ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -22.353 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 23.616     ;
; -22.331 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 23.594     ;
; -22.326 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.271      ; 23.592     ;
; -22.272 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 23.535     ;
; -22.225 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 23.488     ;
; -22.153 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.271      ; 23.419     ;
; -22.114 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.271      ; 23.380     ;
; -21.150 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 22.413     ;
; -21.120 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 22.077     ;
; -21.058 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 22.321     ;
; -20.858 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 22.121     ;
; -20.763 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 22.026     ;
; -20.570 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 21.497     ;
; -20.550 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 21.468     ;
; -20.423 ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.046     ; 21.372     ;
; -20.277 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.540     ;
; -20.193 ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]           ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.013      ; 21.201     ;
; -20.127 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.390     ;
; -20.105 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.368     ;
; -20.100 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.271      ; 21.366     ;
; -20.046 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.309     ;
; -19.999 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.262     ;
; -19.983 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.246     ;
; -19.961 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.224     ;
; -19.956 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.271      ; 21.222     ;
; -19.927 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.271      ; 21.193     ;
; -19.918 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.181     ;
; -19.902 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.165     ;
; -19.888 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.271      ; 21.154     ;
; -19.867 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 21.115     ;
; -19.855 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 21.118     ;
; -19.845 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 21.093     ;
; -19.840 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.231      ; 21.091     ;
; -19.836 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 21.060     ;
; -19.816 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 21.065     ;
; -19.814 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 21.038     ;
; -19.809 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.232      ; 21.036     ;
; -19.794 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 21.043     ;
; -19.789 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.257      ; 21.041     ;
; -19.786 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 21.034     ;
; -19.783 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.271      ; 21.049     ;
; -19.755 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 20.979     ;
; -19.744 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.271      ; 21.010     ;
; -19.739 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 20.987     ;
; -19.735 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 20.984     ;
; -19.708 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 20.932     ;
; -19.704 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.042     ; 20.657     ;
; -19.688 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 20.937     ;
; -19.667 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.231      ; 20.918     ;
; -19.636 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.232      ; 20.863     ;
; -19.628 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.231      ; 20.879     ;
; -19.616 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.257      ; 20.868     ;
; -19.597 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.232      ; 20.824     ;
; -19.577 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.257      ; 20.829     ;
; -19.399 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.222      ; 20.616     ;
; -19.382 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.305     ;
; -19.377 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.222      ; 20.594     ;
; -19.372 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.225      ; 20.592     ;
; -19.360 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.283     ;
; -19.355 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.069     ; 20.281     ;
; -19.318 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.222      ; 20.535     ;
; -19.301 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.224     ;
; -19.289 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 20.216     ;
; -19.271 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.222      ; 20.488     ;
; -19.254 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.177     ;
; -19.199 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.225      ; 20.419     ;
; -19.182 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.069     ; 20.108     ;
; -19.178 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]     ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.037     ; 20.136     ;
; -19.160 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.225      ; 20.380     ;
; -19.143 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.069     ; 20.069     ;
; -18.924 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 20.187     ;
; -18.894 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.038     ; 19.851     ;
; -18.832 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 20.095     ;
; -18.807 ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.263      ; 20.065     ;
; -18.780 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 20.043     ;
; -18.750 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 19.707     ;
; -18.688 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 19.951     ;
; -18.664 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 19.912     ;
; -18.634 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.078     ; 19.576     ;
; -18.633 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 19.857     ;
; -18.632 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 19.895     ;
; -18.613 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 19.862     ;
; -18.603 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 19.521     ;
; -18.583 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.052     ; 19.526     ;
; -18.572 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 19.820     ;
; -18.541 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 19.765     ;
; -18.537 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.268      ; 19.800     ;
; -18.521 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 19.770     ;
; -18.488 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 19.751     ;
; -18.393 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.268      ; 19.656     ;
; -18.372 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 19.620     ;
; -18.344 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 19.271     ;
; -18.341 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 19.565     ;
; -18.324 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.077     ; 19.242     ;
; -18.321 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 19.570     ;
; -18.277 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.228      ; 19.525     ;
; -18.246 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.229      ; 19.470     ;
; -18.226 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.254      ; 19.475     ;
; -18.212 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.068     ; 19.139     ;
; -18.200 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.068     ; 19.127     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.111 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 2.240      ; 2.495      ;
; 0.111 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 2.240      ; 2.495      ;
; 0.163 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 2.242      ; 2.549      ;
; 0.305 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 2.216      ; 2.665      ;
; 0.515 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.724      ;
; 0.522 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.360      ; 1.026      ;
; 0.537 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.095      ; 0.776      ;
; 0.592 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.805      ;
; 0.639 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.095      ; 0.878      ;
; 0.733 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.268      ;
; 0.773 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.985      ;
; 0.780 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; -0.500       ; 2.240      ; 2.684      ;
; 0.780 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; -0.500       ; 2.240      ; 2.684      ;
; 0.820 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.047      ; 1.036      ;
; 0.828 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; -0.500       ; 2.242      ; 2.734      ;
; 0.836 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.047      ; 1.052      ;
; 0.842 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.047      ; 1.058      ;
; 0.848 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.383      ;
; 0.869 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.052      ;
; 0.871 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.054      ;
; 0.875 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.413      ;
; 0.882 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.065      ;
; 0.889 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.072      ;
; 0.895 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.137      ;
; 0.926 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.461      ;
; 0.948 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; -0.500       ; 2.216      ; 2.828      ;
; 0.949 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; -0.265     ; 0.828      ;
; 0.954 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.153      ;
; 0.979 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.178      ;
; 0.987 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.199      ;
; 0.997 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.209      ;
; 1.001 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.360      ; 1.505      ;
; 1.017 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.229      ;
; 1.039 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.113      ; 1.296      ;
; 1.053 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.559      ;
; 1.073 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.024      ;
; 1.081 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.032      ;
; 1.091 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.290      ;
; 1.101 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.313      ;
; 1.112 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.063      ;
; 1.116 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.328      ;
; 1.120 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.321      ;
; 1.126 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.077      ;
; 1.143 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 1.326      ;
; 1.176 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.067      ; 1.387      ;
; 1.193 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.405      ;
; 1.222 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.421      ;
; 1.224 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ; CLK          ; CLK         ; 0.000        ; 0.362      ; 1.730      ;
; 1.231 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.443      ;
; 1.238 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.450      ;
; 1.243 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.455      ;
; 1.268 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.510      ;
; 1.294 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.829      ;
; 1.320 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.532      ;
; 1.335 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ; CLK          ; CLK         ; 0.000        ; 0.140      ; 1.619      ;
; 1.352 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.551      ;
; 1.355 ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.574      ;
; 1.366 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.901      ;
; 1.378 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.913      ;
; 1.380 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.592      ;
; 1.423 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.958      ;
; 1.423 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.958      ;
; 1.424 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 1.959      ;
; 1.427 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.394      ; 1.965      ;
; 1.454 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.405      ;
; 1.462 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.674      ;
; 1.467 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.005      ;
; 1.470 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.671      ;
; 1.478 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.677      ;
; 1.490 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.028      ;
; 1.518 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.056      ;
; 1.527 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.065      ;
; 1.528 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.066      ;
; 1.531 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.066      ;
; 1.539 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.055      ; 1.738      ;
; 1.550 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.762      ;
; 1.555 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.090      ;
; 1.555 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.795      ;
; 1.569 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.104      ;
; 1.593 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.128      ;
; 1.611 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.146      ;
; 1.625 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.576      ;
; 1.632 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.844      ;
; 1.642 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.177      ;
; 1.642 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.177      ;
; 1.644 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.179      ;
; 1.646 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.181      ;
; 1.657 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ; CLK          ; CLK         ; 0.000        ; -0.193     ; 1.608      ;
; 1.674 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.212      ;
; 1.675 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ; CLK          ; CLK         ; 0.000        ; 0.340      ; 2.184      ;
; 1.682 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.093      ; 1.919      ;
; 1.684 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.222      ;
; 1.688 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.874      ;
; 1.689 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.374      ; 2.207      ;
; 1.691 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; -0.238     ; 1.597      ;
; 1.703 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.372      ; 2.219      ;
; 1.707 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.245      ;
; 1.713 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.251      ;
; 1.714 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.394      ; 2.252      ;
; 1.735 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.391      ; 2.270      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.174  ; 0.358        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLK       ; CLK        ; 0.486 ; 0.650 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; 1.585 ; 1.916 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; 1.366 ; 1.736 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; 1.230 ; 1.539 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; 1.585 ; 1.916 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; 1.392 ; 1.707 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLK       ; CLK        ; -0.111 ; -0.300 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; -0.906 ; -1.202 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; -1.044 ; -1.405 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; -0.906 ; -1.202 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; -1.258 ; -1.580 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; -1.072 ; -1.379 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 5.537 ; 5.522 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 5.238 ; 5.216 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 5.519 ; 5.513 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 5.502 ; 5.488 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 5.537 ; 5.522 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 5.133 ; 5.109 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 5.133 ; 5.109 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 5.403 ; 5.395 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 5.387 ; 5.372 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 5.422 ; 5.405 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; CLK   ; -14.100 ; -303.291         ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.068 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -78.782                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                      ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.100 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 15.247     ;
; -14.086 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 15.233     ;
; -14.057 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 15.204     ;
; -14.036 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.162      ; 15.185     ;
; -14.034 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.162      ; 15.183     ;
; -14.034 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.159      ; 15.180     ;
; -14.028 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.162      ; 15.177     ;
; -13.433 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.028     ; 14.392     ;
; -13.431 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.159      ; 14.577     ;
; -13.317 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 14.464     ;
; -13.254 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 14.401     ;
; -13.118 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 14.265     ;
; -13.050 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 13.993     ;
; -13.029 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.049     ; 13.967     ;
; -12.935 ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.031     ; 13.891     ;
; -12.820 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 13.967     ;
; -12.803 ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]           ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.007     ; 13.783     ;
; -12.661 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3] ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 13.808     ;
; -12.600 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 13.748     ;
; -12.586 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 13.734     ;
; -12.557 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 13.705     ;
; -12.536 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.163      ; 13.686     ;
; -12.534 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.163      ; 13.684     ;
; -12.534 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 13.681     ;
; -12.528 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.163      ; 13.678     ;
; -12.525 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.160      ; 13.672     ;
; -12.511 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.160      ; 13.658     ;
; -12.482 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.160      ; 13.629     ;
; -12.461 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.162      ; 13.610     ;
; -12.460 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.144      ; 13.613     ;
; -12.459 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.162      ; 13.608     ;
; -12.459 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.159      ; 13.605     ;
; -12.453 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.162      ; 13.602     ;
; -12.448 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.029     ; 13.406     ;
; -12.446 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.144      ; 13.599     ;
; -12.435 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.133      ; 13.555     ;
; -12.424 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.147      ; 13.558     ;
; -12.421 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.133      ; 13.541     ;
; -12.417 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.144      ; 13.570     ;
; -12.410 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.147      ; 13.544     ;
; -12.396 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.146      ; 13.551     ;
; -12.394 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.146      ; 13.549     ;
; -12.394 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.143      ; 13.546     ;
; -12.392 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.133      ; 13.512     ;
; -12.388 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.146      ; 13.543     ;
; -12.381 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.147      ; 13.515     ;
; -12.371 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.135      ; 13.493     ;
; -12.369 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.135      ; 13.491     ;
; -12.369 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.132      ; 13.488     ;
; -12.363 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.135      ; 13.485     ;
; -12.360 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.149      ; 13.496     ;
; -12.358 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.149      ; 13.494     ;
; -12.358 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.146      ; 13.491     ;
; -12.352 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.149      ; 13.488     ;
; -12.198 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 13.141     ;
; -12.165 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.128      ; 13.280     ;
; -12.151 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.128      ; 13.266     ;
; -12.139 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.047     ; 13.079     ;
; -12.125 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.047     ; 13.065     ;
; -12.122 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.128      ; 13.237     ;
; -12.101 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.130      ; 13.218     ;
; -12.099 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.130      ; 13.216     ;
; -12.099 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.127      ; 13.213     ;
; -12.096 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.047     ; 13.036     ;
; -12.093 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.130      ; 13.210     ;
; -12.075 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.045     ; 13.017     ;
; -12.073 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.045     ; 13.015     ;
; -12.073 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8] ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.048     ; 13.012     ;
; -12.067 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]     ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.026     ; 13.028     ;
; -12.067 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                   ; CLK          ; CLK         ; 1.000        ; -0.045     ; 13.009     ;
; -11.933 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.027     ; 12.893     ;
; -11.931 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.160      ; 13.078     ;
; -11.869 ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.155      ; 13.011     ;
; -11.858 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.028     ; 12.817     ;
; -11.856 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.159      ; 13.002     ;
; -11.817 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 12.965     ;
; -11.793 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.044     ; 12.758     ;
; -11.791 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.143      ; 12.943     ;
; -11.768 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.055     ; 12.700     ;
; -11.766 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.132      ; 12.885     ;
; -11.757 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.041     ; 12.703     ;
; -11.755 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.146      ; 12.888     ;
; -11.754 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 12.902     ;
; -11.742 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.160      ; 12.889     ;
; -11.679 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.160      ; 12.826     ;
; -11.677 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.144      ; 12.830     ;
; -11.652 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.133      ; 12.772     ;
; -11.641 ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.147      ; 12.775     ;
; -11.618 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.161      ; 12.766     ;
; -11.614 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.144      ; 12.767     ;
; -11.589 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.133      ; 12.709     ;
; -11.578 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5] ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.147      ; 12.712     ;
; -11.550 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.043     ; 12.494     ;
; -11.544 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]          ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; -0.044     ; 12.487     ;
; -11.543 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; 0.160      ; 12.690     ;
; -11.529 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.048     ; 12.468     ;
; -11.498 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; -0.060     ; 12.425     ;
; -11.496 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0] ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.127      ; 12.610     ;
; -11.478 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4] ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.144      ; 12.631     ;
; -11.475 ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]          ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 1.000        ; -0.044     ; 12.418     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.068 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 1.419      ; 1.571      ;
; 0.068 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 1.419      ; 1.571      ;
; 0.085 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 1.421      ; 1.590      ;
; 0.202 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 1.400      ; 1.686      ;
; 0.288 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.593      ;
; 0.291 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.416      ;
; 0.318 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.460      ;
; 0.332 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.475      ;
; 0.378 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.520      ;
; 0.410 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.239      ; 0.733      ;
; 0.454 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.582      ;
; 0.473 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.042      ; 0.619      ;
; 0.476 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.621      ;
; 0.481 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ; CLK          ; CLK         ; 0.000        ; 0.041      ; 0.626      ;
; 0.485 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.239      ; 0.808      ;
; 0.496 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.623      ;
; 0.502 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.629      ;
; 0.508 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.635      ;
; 0.508 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.635      ;
; 0.510 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.242      ; 0.836      ;
; 0.514 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.239      ; 0.837      ;
; 0.517 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.662      ;
; 0.542 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10] ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; -0.158     ; 0.468      ;
; 0.564 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.684      ;
; 0.569 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.689      ;
; 0.572 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.700      ;
; 0.577 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.705      ;
; 0.581 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.221      ; 0.886      ;
; 0.610 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.738      ;
; 0.615 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.923      ;
; 0.628 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ; CLK          ; CLK         ; 0.000        ; 0.066      ; 0.778      ;
; 0.642 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.770      ;
; 0.647 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.767      ;
; 0.652 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ; CLK          ; CLK         ; 0.000        ; -0.121     ; 0.615      ;
; 0.652 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.614      ;
; 0.665 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.627      ;
; 0.665 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.793      ;
; 0.669 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.791      ;
; 0.672 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.634      ;
; 0.687 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.023      ; 0.814      ;
; 0.693 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.821      ;
; 0.695 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.822      ;
; 0.712 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]  ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ; CLK          ; CLK         ; 0.000        ; 0.224      ; 1.020      ;
; 0.725 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.845      ;
; 0.725 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.853      ;
; 0.728 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.856      ;
; 0.729 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]      ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.873      ;
; 0.738 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.866      ;
; 0.754 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.077      ;
; 0.787 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.110      ;
; 0.787 ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.922      ;
; 0.795 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.923      ;
; 0.797 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.120      ;
; 0.798 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.918      ;
; 0.801 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.929      ;
; 0.826 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.149      ;
; 0.826 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.149      ;
; 0.827 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.150      ;
; 0.828 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.991      ;
; 0.829 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.155      ;
; 0.836 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; -0.500       ; 1.419      ; 1.859      ;
; 0.836 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; -0.500       ; 1.419      ; 1.859      ;
; 0.844 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; -0.500       ; 1.421      ; 1.869      ;
; 0.858 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.986      ;
; 0.874 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]  ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.996      ;
; 0.878 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.201      ;
; 0.880 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.842      ;
; 0.897 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.017      ;
; 0.900 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.043      ;
; 0.902 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.228      ;
; 0.907 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.233      ;
; 0.911 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.234      ;
; 0.911 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.039      ;
; 0.923 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.246      ;
; 0.926 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.252      ;
; 0.934 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.054      ;
; 0.934 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.260      ;
; 0.935 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.261      ;
; 0.954 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.277      ;
; 0.959 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.285      ;
; 0.961 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.284      ;
; 0.962 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.229      ; 1.275      ;
; 0.962 ; CLK                                                                                                                             ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; CLK          ; CLK         ; -0.500       ; 1.400      ; 1.966      ;
; 0.964 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.287      ;
; 0.968 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.294      ;
; 0.968 ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.096      ;
; 0.979 ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 1.121      ;
; 0.987 ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]           ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.029      ; 1.100      ;
; 0.989 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.315      ;
; 0.993 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.316      ;
; 0.993 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.316      ;
; 0.994 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.317      ;
; 0.995 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.321      ;
; 0.995 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.229      ; 1.308      ;
; 0.996 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ; CLK          ; CLK         ; 0.000        ; 0.242      ; 1.322      ;
; 1.001 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ; CLK          ; CLK         ; 0.000        ; -0.122     ; 0.963      ;
; 1.004 ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]      ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; -0.143     ; 0.945      ;
; 1.013 ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.229      ; 1.326      ;
; 1.024 ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]        ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ; CLK          ; CLK         ; 0.000        ; -0.121     ; 0.987      ;
; 1.031 ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]  ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ; CLK          ; CLK         ; 0.000        ; 0.239      ; 1.354      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|ADDRESS_REGISTER:inst7|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INPUT_REGISTER:inst15|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|OUTPUT_REGISTER:inst21|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|PROGRAM_COUNTER:inst5|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|Q_REGISTER:inst16|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_2:inst13|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_3:inst14|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Control_Unit:inst4|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                                    ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_address_reg0     ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_we_reg           ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[0]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[1]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[2]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|q_a[3]                              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[0]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[10]                         ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[1]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[2]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[3]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[4]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[5]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[6]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[7]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[8]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_rom:instruction_memory|altrom:srom|altsyncram:rom_block|altsyncram_pc11:auto_generated|q_a[9]                          ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|lpm_ram_dq:data_memory|altram:sram|altsyncram:ram_block|altsyncram_r4a1:auto_generated|ram_block1a0~porta_datain_reg0      ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.086 ; 0.098        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_1:inst12|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|REGISTER_0:inst11|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|V_REGISTER:inst17|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]                             ;
; -0.081 ; 0.103        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst|INSTRUCTION_REGISTER:inst6|lpm_counter:LPM_COUNTER_component|cntr_7sj:auto_generated|counter_reg_bit[10]                   ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLK       ; CLK        ; 0.319 ; 0.596 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; 1.036 ; 1.608 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; 0.890 ; 1.477 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; 0.789 ; 1.355 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; 1.036 ; 1.608 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; 0.870 ; 1.435 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLK       ; CLK        ; -0.068 ; -0.356 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; -0.581 ; -1.135 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; -0.684 ; -1.263 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; -0.581 ; -1.135 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; -0.824 ; -1.389 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; -0.663 ; -1.223 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 3.481 ; 3.560 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 3.283 ; 3.349 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 3.464 ; 3.554 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 3.440 ; 3.540 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 3.481 ; 3.560 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 3.214 ; 3.277 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 3.214 ; 3.277 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 3.388 ; 3.474 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 3.366 ; 3.462 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 3.406 ; 3.482 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -24.992  ; 0.068 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -24.992  ; 0.068 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -581.415 ; 0.0   ; 0.0      ; 0.0     ; -95.306             ;
;  CLK             ; -581.415 ; 0.000 ; N/A      ; N/A     ; -95.306             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CLK       ; CLK        ; 0.530 ; 0.650 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; 1.845 ; 2.271 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; 1.624 ; 2.042 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; 1.462 ; 1.851 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; 1.845 ; 2.271 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; 1.642 ; 2.032 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CLK       ; CLK        ; -0.068 ; -0.254 ; Rise       ; CLK             ;
; INPUT[*]  ; CLK        ; -0.581 ; -1.135 ; Rise       ; CLK             ;
;  INPUT[0] ; CLK        ; -0.684 ; -1.263 ; Rise       ; CLK             ;
;  INPUT[1] ; CLK        ; -0.581 ; -1.135 ; Rise       ; CLK             ;
;  INPUT[2] ; CLK        ; -0.824 ; -1.389 ; Rise       ; CLK             ;
;  INPUT[3] ; CLK        ; -0.663 ; -1.223 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 5.832 ; 5.867 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 5.516 ; 5.519 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 5.817 ; 5.858 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 5.795 ; 5.784 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 5.832 ; 5.867 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; OUTPUT[*]  ; CLK        ; 3.214 ; 3.277 ; Rise       ; CLK             ;
;  OUTPUT[0] ; CLK        ; 3.214 ; 3.277 ; Rise       ; CLK             ;
;  OUTPUT[1] ; CLK        ; 3.388 ; 3.474 ; Rise       ; CLK             ;
;  OUTPUT[2] ; CLK        ; 3.366 ; 3.462 ; Rise       ; CLK             ;
;  OUTPUT[3] ; CLK        ; 3.406 ; 3.482 ; Rise       ; CLK             ;
+------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OUTPUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTPUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTPUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTPUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; INPUT[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUTPUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUTPUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTPUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 620033   ; 4        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 620033   ; 4        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 22 22:05:27 2019
Info: Command: quartus_sta DEUARC -c DEUARC
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DEUARC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Warning (332125): Found combinational loop of 14 nodes
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result3w~11|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~24|datab"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~24|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~25|dataa"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~25|combout"
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result3w~11|datab"
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[3]~6|datab"
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[3]~6|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~21|dataa"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~21|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~25|datab"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~23|datab"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~23|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[3]~25|datac"
Warning (332125): Found combinational loop of 15 nodes
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result2w~7|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~31|datac"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~31|combout"
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result2w~7|datac"
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[2]~4|datab"
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[2]~4|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~27|datac"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~27|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~28|datab"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~28|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~29|datab"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~29|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~31|datad"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~28|datac"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[2]~29|datac"
Warning (332125): Found combinational loop of 15 nodes
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result1w~7|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~34|dataa"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~34|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~35|dataa"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~35|combout"
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result1w~7|dataa"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~33|datab"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~33|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~34|datab"
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[1]~2|dataa"
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[1]~2|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~32|datad"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~32|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~33|datac"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[1]~35|datac"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[0]~0|dataa"
    Warning (332126): Node "inst1|adder|LPM_ADD_SUB_component|auto_generated|result_int[0]~0|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[0]~38|datac"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[0]~38|combout"
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result0w~7|datab"
    Warning (332126): Node "inst|inst18|LPM_MUX_component|auto_generated|muxlut_result0w~7|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[0]~36|dataa"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[0]~36|combout"
    Warning (332126): Node "inst1|inst5|LPM_MUX_component|auto_generated|result_node[0]~38|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -24.992
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.992      -581.415 CLK 
Info (332146): Worst-case hold slack is 0.080
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.080         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -95.306 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -22.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -22.353      -517.361 CLK 
Info (332146): Worst-case hold slack is 0.111
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.111         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -95.306 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.100
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.100      -303.291 CLK 
Info (332146): Worst-case hold slack is 0.068
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.068         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -78.782 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 62 warnings
    Info: Peak virtual memory: 562 megabytes
    Info: Processing ended: Wed May 22 22:05:28 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


