<dec f='linux-5.3.1/arch/x86/include/asm/cacheflush.h' l='9' type='void clflush_cache_range(void * addr, unsigned int size)'/>
<def f='linux-5.3.1/arch/x86/mm/pageattr.c' l='299' ll='304' type='void clflush_cache_range(void * vaddr, unsigned int size)'/>
<dec f='linux-5.3.1/arch/x86/mm/pageattr.c' l='305' type='void clflush_cache_range(void * , unsigned int )'/>
<use f='linux-5.3.1/arch/x86/mm/pageattr.c' l='305' c='clflush_cache_range'/>
<use f='linux-5.3.1/arch/x86/mm/pageattr.c' l='305' u='a'/>
<use f='linux-5.3.1/arch/x86/mm/pageattr.c' l='309' u='c' c='arch_invalidate_pmem'/>
<doc f='linux-5.3.1/arch/x86/mm/pageattr.c' l='291'>/**
 * clflush_cache_range - flush a cache range with clflush
 * @vaddr:	virtual start address
 * @size:	number of bytes to flush
 *
 * CLFLUSHOPT is an unordered instruction which needs fencing with MFENCE or
 * SFENCE to avoid ordering issues.
 */</doc>
<use f='linux-5.3.1/include/linux/intel-iommu.h' l='584' u='c' c='__iommu_flush_cache'/>
<use f='linux-5.3.1/drivers/iommu/intel-iommu.c' l='824' u='c' c='domain_flush_cache'/>
<use f='linux-5.3.1/drivers/iommu/intel-pasid.c' l='458' u='c' c='intel_pasid_tear_down_entry'/>
<use f='linux-5.3.1/drivers/iommu/intel-pasid.c' l='515' u='c' c='intel_pasid_setup_first_level'/>
<use f='linux-5.3.1/drivers/iommu/intel-pasid.c' l='588' u='c' c='intel_pasid_setup_second_level'/>
<use f='linux-5.3.1/drivers/iommu/intel-pasid.c' l='631' u='c' c='intel_pasid_setup_pass_through'/>
