Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/rst_in.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/ip/qsys_top/rst_in --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: rst_in: "Transforming system: rst_in"
Info: rst_in: "Naming system components in system: rst_in"
Info: rst_in: "Processing generation queue"
Info: rst_in: "Generating: rst_in"
Info: rst_in: Done "rst_in" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
