#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jul 14 12:10:52 2025
# Process ID: 67584
# Current directory: /media/tanawin/tanawin1701e/project6/customHdlIps/magicSeq
# Command line: vivado
# Log file: /media/tanawin/tanawin1701e/project6/customHdlIps/magicSeq/vivado.log
# Journal file: /media/tanawin/tanawin1701e/project6/customHdlIps/magicSeq/vivado.jou
# Running On: kathryn2, OS: Linux, CPU Frequency: 984.473 MHz, CPU Physical cores: 10, Host memory: 16439 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/home/tanawin/.Xilinx/Vivado/Vivado_init.tcl'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /media/tanawin/tanawin1701e/project6/hardwares/zcu102dfx4ml/zcu102dfxCtrl2Renew.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/tanawin/tanawin1701e/project6/hardwares/zcu102dfx4ml/zcu102dfxCtrl2Renew.ipdefs/icapWrapper'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/tanawin/tanawin1701e/project6/hardwares/zcu102dfx4ml/zcu102dfxCtrl2Renew.ipdefs/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/tanawin/tanawin1701e/project6/hls4mlCustomIps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/tanawin/tanawin1701e/project6/customIps/vsubStream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/tanawin/tanawin1701e/project6/customHdlIps/magicSeq/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_MagicSeqTop_0_2

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 8187.266 ; gain = 590.102 ; free physical = 3369 ; free virtual = 61601
open_bd_design {/media/tanawin/tanawin1701e/project6/hardwares/zcu102dfx4ml/zcu102dfxCtrl2Renew.srcs/sources_1/bd/system/system.bd}
Reading block design file </media/tanawin/tanawin1701e/project6/hardwares/zcu102dfx4ml/zcu102dfxCtrl2Renew.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.5 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:dfx_controller:1.0 - dfx_controller_0
Adding component instance block -- user.org:user:icapWrap:1.0 - icapWrap_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:dfx_decoupler:1.0 - dfx_decoupler_0
Adding component instance block -- xilinx.com:ip:dfx_decoupler:1.0 - dfx_decoupler_1
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding Block Design Container - par0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- user.org:user:MagicSeqTop:1.0 - MagicSeqTop_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_HIGH from address space /dfx_controller_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM from address space /dfx_controller_0/Data.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <system> from block design file </media/tanawin/tanawin1701e/project6/hardwares/zcu102dfx4ml/zcu102dfxCtrl2Renew.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
group_bd_cells hier_0 [get_bd_cells icapWrap_0]
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_MagicSeqTop_0_2

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 12:12:14 2025...
