INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sources_1/new/final_id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sources_1/new/latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sources_1/new/register.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sim_1/new/ID_Stage_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_Stage_Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jinyeobo/OneDrive/SPR 2025/ECE 4300/lab2/lab2.srcs/sim_1/new/controlTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlTB
