
SIMULATION REPORT          Generated on Sun May 14 19:35:50 2023


Design simulated: C:/Git/zahapat/FQEnv/simulator/work.fifo_cdcc_tb
Number of signals/nets in design: 164
Number of processes in design: 37
Number of instances from user libraries in design: 4
Number of executable statements in design: 274

Simulator Parameters:

    Current directory: C:/Git/zahapat/FQEnv/simulator
    Project file: C:/Git/zahapat/FQEnv/simulator/project.mpf
    Project root directory: .
    Simulation time resolution: 1ns

List of Design units used:

    Module: fifo_write_gray_ctrl , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/fifo_cdcc/hdl/fifo_write_gray_ctrl.v
    Timescale: 1ns / 1ns
    Occurrences: 1

    Module: fifo_cdcc , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/fifo_cdcc/hdl/fifo_cdcc.v
    Timescale: 1ns / 1ns
    Occurrences: 1

    Module: fifo_cdcc_tb , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/fifo_cdcc/sim/fifo_cdcc_tb.sv
    Timescale: 1ns / 1ns
    Occurrences: 1

    Module: std , acc : <novopt>
    Library: C:/intelFPGA/20.1/modelsim_ase/sv_std
    Source File: $MODEL_TECH/../verilog_src/std/std.sv
    Occurrences: 1

    Module: fifo_read_gray_ctrl , acc : <novopt>
    Library: C:/Git/zahapat/FQEnv/simulator/work
    Source File: C:/Git/zahapat/FQEnv/modules/fifo_cdcc/hdl/fifo_read_gray_ctrl.v
    Timescale: 1ns / 1ns
    Occurrences: 1

