// Seed: 2097562500
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
  always @(id_1 or id_6) id_3 = 1 <-> id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  assign id_5 = 1;
  assign #id_18 id_7 = (id_4) ^ 1 && 1;
  module_0(
      id_4, id_17, id_6, id_2, id_2, id_14, id_4, id_11
  );
endmodule
