
---------- Begin Simulation Statistics ----------
final_tick                               594144466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79554                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701360                       # Number of bytes of host memory used
host_op_rate                                    79819                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7699.68                       # Real time elapsed on the host
host_tick_rate                               77164781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612544522                       # Number of instructions simulated
sim_ops                                     614582118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.594144                       # Number of seconds simulated
sim_ticks                                594144466000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.899669                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78275348                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92197471                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6957784                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124022188                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12549716                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12652696                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          102980                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159985906                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062183                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018205                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4898303                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143207617                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20053157                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058513                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63379979                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580281304                       # Number of instructions committed
system.cpu0.commit.committedOps             581300799                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1048405326                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554462                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387101                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    780450074     74.44%     74.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159433799     15.21%     89.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37283412      3.56%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33206696      3.17%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10922486      1.04%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1950050      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1924926      0.18%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3180726      0.30%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20053157      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1048405326                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887747                       # Number of function calls committed.
system.cpu0.commit.int_insts                561276219                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179951131                       # Number of loads committed
system.cpu0.commit.membars                    2037592                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037601      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322228840     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180969324     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70911346     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581300799                       # Class of committed instruction
system.cpu0.commit.refs                     251880705                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580281304                       # Number of Instructions Simulated
system.cpu0.committedOps                    581300799                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.025137                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.025137                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            198432772                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2069850                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77344418                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657456995                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               394969239                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                456955760                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4906759                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7041978                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4077154                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159985906                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114617665                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    659635498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2653872                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669540728                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          320                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13932578                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136141                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         392739379                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90825064                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569749                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1059341684                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.632998                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879618                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               578275539     54.59%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               359262151     33.91%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73174067      6.91%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36838089      3.48%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6743806      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3856485      0.36%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  165853      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021574      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1059341684                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      115807699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4976312                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150920504                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.543214                       # Inst execution rate
system.cpu0.iew.exec_refs                   286611646                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80091278                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              155838131                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205921067                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021660                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2446647                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81117734                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          644660938                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206520368                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3724888                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            638357763                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1055824                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4452983                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4906759                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6697060                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       113958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11520641                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29573                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9111                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4129607                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25969936                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9188160                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9111                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       859306                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4117006                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271504539                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630618061                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849545                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230655360                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.536628                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630721905                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               776921901                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404294399                       # number of integer regfile writes
system.cpu0.ipc                              0.493794                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.493794                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038511      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346877802     54.02%     54.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140121      0.64%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018075      0.16%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208660246     32.50%     87.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79347830     12.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             642082652                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                81                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1465024                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002282                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 305503     20.85%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                978212     66.77%     87.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               181306     12.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             641509095                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2345079124                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630617994                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        708029020                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 641601493                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                642082652                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059445                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63360135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           107250                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           932                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14192557                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1059341684                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.606115                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.821752                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          595905568     56.25%     56.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          322093659     30.41%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114235274     10.78%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20463333      1.93%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4181301      0.39%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1708095      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             512048      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             148769      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              93637      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1059341684                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546384                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9851146                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2119088                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205921067                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81117734                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    896                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1175149383                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13140268                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169930044                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370566568                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6810624                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               400708414                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10390498                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18730                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            795034777                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             652132282                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419762193                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                454700750                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11461591                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4906759                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28921554                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49195620                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       795034721                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        174163                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2838                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14817889                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2836                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1673021923                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1300310636                       # The number of ROB writes
system.cpu0.timesIdled                       12246680                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  852                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            74.370518                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4635115                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6232463                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           813520                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7952986                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            265425                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         404021                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          138596                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8949800                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3155                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           482414                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095563                       # Number of branches committed
system.cpu1.commit.bw_lim_events               866451                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054444                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4838450                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263218                       # Number of instructions committed
system.cpu1.commit.committedOps              33281319                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198506357                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167659                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.820794                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184898086     93.14%     93.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6821701      3.44%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2232577      1.12%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1982407      1.00%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       506052      0.25%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       171865      0.09%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       958424      0.48%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68794      0.03%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       866451      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198506357                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320824                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047989                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248594                       # Number of loads committed
system.cpu1.commit.membars                    2035975                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035975      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082806     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266521     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895879      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281319                       # Class of committed instruction
system.cpu1.commit.refs                      12162412                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263218                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281319                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.190432                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.190432                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178632527                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334435                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4438105                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40219389                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5436829                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12524395                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                482637                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               619273                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2343556                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8949800                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5065258                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    193030784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54387                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      41211474                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1627486                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044811                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5575416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4900540                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206343                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199419944                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.211764                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.649162                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               174007986     87.26%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14809829      7.43%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6199975      3.11%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2987089      1.50%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1145231      0.57%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  141412      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128221      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199419944                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         303297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              517969                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7778632                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.183647                       # Inst execution rate
system.cpu1.iew.exec_refs                    13108437                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946295                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              152706583                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10161434                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018638                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           587664                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2982561                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38111885                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10162142                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           579013                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36678513                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                763709                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1689684                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                482637                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3648607                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        33515                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          162093                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5047                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          181                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          442                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       912840                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        68743                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           181                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94013                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        423956                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21823157                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36308662                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859313                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18752923                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.181795                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36319284                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                45051142                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24775704                       # number of integer regfile writes
system.cpu1.ipc                              0.161540                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161540                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036082      5.46%      5.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22037564     59.15%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11246807     30.19%     94.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936929      5.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37257526                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1180814                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031693                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 251092     21.26%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                818731     69.34%     90.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               110988      9.40%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36402243                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275213511                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36308650                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42942567                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35057146                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37257526                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054739                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4830565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            97728                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           295                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1734478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199419944                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.186829                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651585                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          177052595     88.78%     88.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14433310      7.24%     96.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4327018      2.17%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1479606      0.74%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1470916      0.74%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             251344      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             287496      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              75270      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42389      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199419944                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.186546                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6181431                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          532249                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10161434                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2982561                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       199723241                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   988558380                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163359973                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413002                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6883028                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6661970                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1330399                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8312                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48475340                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39301256                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27080867                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 12967588                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7326956                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                482637                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15925022                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4667865                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48475328                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22754                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               587                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13914468                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           586                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235759389                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77155573                       # The number of ROB writes
system.cpu1.timesIdled                           4006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4122599                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1047996                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5689971                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              24491                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1209328                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5517911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11014468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88951                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        26370                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36253189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2985658                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72481489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3012028                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4041069                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1607343                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3889110                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              398                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            276                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1475813                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1475807                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4041069                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           458                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16531343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16531343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    455950016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               455950016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              562                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5518014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5518014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5518014                       # Request fanout histogram
system.membus.respLayer1.occupancy        28629902193                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18628627277                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   594144466000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   594144466000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1314027300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1362977229.124840                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     13927000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3538865500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   587574329500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6570136500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98686181                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98686181                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98686181                       # number of overall hits
system.cpu0.icache.overall_hits::total       98686181                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15931484                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15931484                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15931484                       # number of overall misses
system.cpu0.icache.overall_misses::total     15931484                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 228408549995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 228408549995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 228408549995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 228408549995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114617665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114617665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114617665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114617665                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138997                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138997                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138997                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138997                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14336.928688                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14336.928688                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14336.928688                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14336.928688                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3188                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.061224                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14873269                       # number of writebacks
system.cpu0.icache.writebacks::total         14873269                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1058181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1058181                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1058181                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1058181                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14873303                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14873303                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14873303                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14873303                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 202261620497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 202261620497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 202261620497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 202261620497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129764                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129764                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129764                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129764                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13598.971291                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13598.971291                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13598.971291                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13598.971291                       # average overall mshr miss latency
system.cpu0.icache.replacements              14873269                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98686181                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98686181                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15931484                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15931484                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 228408549995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 228408549995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114617665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114617665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138997                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138997                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14336.928688                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14336.928688                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1058181                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1058181                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14873303                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14873303                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 202261620497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 202261620497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129764                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13598.971291                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13598.971291                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999898                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113559201                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14873269                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.635120                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999898                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244108631                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244108631                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    232389731                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       232389731                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    232389731                       # number of overall hits
system.cpu0.dcache.overall_hits::total      232389731                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28896972                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28896972                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28896972                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28896972                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 814171511230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 814171511230                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 814171511230                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 814171511230                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261286703                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261286703                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261286703                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261286703                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.110595                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.110595                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.110595                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.110595                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28174.976646                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28174.976646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28174.976646                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28174.976646                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      6622288                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       362106                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           128068                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4350                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.709155                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.242759                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20281472                       # number of writebacks
system.cpu0.dcache.writebacks::total         20281472                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9009426                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9009426                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9009426                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9009426                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19887546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19887546                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19887546                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19887546                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 376577203831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 376577203831                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 376577203831                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 376577203831                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076114                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076114                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076114                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076114                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18935.327860                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18935.327860                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18935.327860                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18935.327860                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20281472                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167776202                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167776202                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22600987                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22600987                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 517737992000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 517737992000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190377189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190377189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.118717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22907.760267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22907.760267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5373520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5373520                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17227467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17227467                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 280180470000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 280180470000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16263.590579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16263.590579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64613529                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64613529                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6295985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6295985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 296433519230                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 296433519230                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70909514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70909514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.088789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.088789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47082.945596                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47082.945596                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3635906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3635906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2660079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2660079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  96396733831                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  96396733831                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037514                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037514                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36238.297370                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36238.297370                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     54567500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     54567500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1902                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.414826                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.414826                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 69160.329531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69160.329531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          775                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          775                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007361                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007361                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65535.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       610000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       610000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1855                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.075472                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.075472                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4357.142857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4357.142857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       472000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       472000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074394                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074394                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3420.289855                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3420.289855                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611479                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611479                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406726                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31284214500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31284214500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399454                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399454                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 76917.173970                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 76917.173970                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406726                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30877488500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30877488500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399454                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399454                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 75917.173970                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 75917.173970                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.962719                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253295296                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20293960                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.481314                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.962719                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998835                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998835                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544911322                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544911322                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14634442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18859035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2262                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              152460                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33648199                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14634442                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18859035                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2262                       # number of overall hits
system.l2.overall_hits::.cpu1.data             152460                       # number of overall hits
system.l2.overall_hits::total                33648199                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            238858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1420766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914600                       # number of demand (read+write) misses
system.l2.demand_misses::total                2576863                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           238858                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1420766                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2639                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914600                       # number of overall misses
system.l2.overall_misses::total               2576863                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  19475633994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141824115921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    243071498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94058051222                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255600872635                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  19475633994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141824115921                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    243071498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94058051222                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255600872635                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14873300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20279801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1067060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36225062                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14873300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20279801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1067060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36225062                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.016060                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.070058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.538462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.857121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071135                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.016060                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.070058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.538462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.857121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071135                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81536.452595                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99822.290174                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92107.426298                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102840.642053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99190.710812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81536.452595                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99822.290174                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92107.426298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102840.642053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99190.710812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             155220                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5487                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.288682                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2916638                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1607343                       # number of writebacks
system.l2.writebacks::total                   1607343                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          52917                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               56094                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         52917                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              56094                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       238835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1367849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2616                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       911469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2520769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       238835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1367849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2616                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       911469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3046607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5567376                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  17085959494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 124388164067                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    215964498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84726995749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 226417083808                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  17085959494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 124388164067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    215964498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84726995749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 288879053765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 515296137573                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.016058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.533769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.854187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.016058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.533769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.854187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153689                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71538.758951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90937.058160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82555.236239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92956.530336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89820.639578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71538.758951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90937.058160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82555.236239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92956.530336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94819.927140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92556.374416                       # average overall mshr miss latency
system.l2.replacements                        8406319                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4937410                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4937410                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4937410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4937410                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31202678                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31202678                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31202678                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31202678                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3046607                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3046607                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 288879053765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 288879053765                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94819.927140                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94819.927140                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           98                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.877551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.872549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2069.767442                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         2000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1721000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        61500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1782500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.877551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.872549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20011.627907                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20028.089888                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       505000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       544000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20148.148148                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2210913                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            82071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2292984                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         842075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         662507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1504582                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82403932741                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66604392953                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  149008325694                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3052988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3797566                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.275820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97858.186909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100533.870515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99036.360726                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27042                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2175                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29217                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       815033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       660332                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1475365                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72133423298                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  59841210962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131974634260                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.266962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.886854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.388503                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88503.684266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90622.915385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89452.192685                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14634442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2262                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14636704                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       238858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2639                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           241497                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  19475633994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    243071498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19718705492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14873300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14878201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.016060                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.538462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81536.452595                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92107.426298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81651.968728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       238835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2616                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       241451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  17085959494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    215964498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  17301923992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.016058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.533769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71538.758951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82555.236239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71658.116935                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16648122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        70389                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16718511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       578691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       252093                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          830784                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  59420183180                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  27453658269                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86873841449                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17226813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       322482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17549295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.781727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102680.330574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108902.898014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104568.505711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        25875                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          956                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        26831                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       552816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       251137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       803953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52254740769                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  24885784787                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  77140525556                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.032090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.778763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94524.653355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99092.466610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95951.536416                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           54                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                58                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          620                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             628                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11924493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        88000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12012493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          674                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           686                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.919881                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.915452                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19233.053226                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        11000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19128.173567                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          170                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          173                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          450                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          455                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8909495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        98000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9007495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.667656                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.416667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.663265                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19798.877778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19796.692308                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999830                       # Cycle average of tags in use
system.l2.tags.total_refs                    75302370                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8406547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.957586                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.726328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.857391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.581394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.808018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.020925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.526974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.212209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.219077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 587334331                       # Number of tag accesses
system.l2.tags.data_accesses                587334331                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      15285376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      87577024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        167424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58337024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    191713216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          353080064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     15285376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       167424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15452800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102869952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102869952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         238834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1368391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         911516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2995519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5516876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1607343                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1607343                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         25726699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        147400218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           281790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         98186598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    322671045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             594266351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     25726699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       281790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26008489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173139628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173139628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173139628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        25726699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       147400218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          281790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        98186598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    322671045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            767405980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1544034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    238834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1289678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    895991.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2991635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004980960750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94460                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94460                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9889991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1453560                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5516876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1607343                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5516876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1607343                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  98122                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63309                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            229138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            227361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            261198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1111308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            478842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            355526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            311307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            319038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            282889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           269451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           249448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           245131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           238027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           238647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           236462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            114642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            178166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            143172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            129551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68227                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 214887838644                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27093770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            316489476144                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39656.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58406.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4078489                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  977416                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5516876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1607343                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1565376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  822235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  374174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  304796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  266418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  234178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  216560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  202059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  182551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  163381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 176143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 347840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 186354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 112435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  98582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  82708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  60025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  21208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  95799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  95949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  96490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 100196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1906847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    233.692415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.753518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.701454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1055335     55.34%     55.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       382820     20.08%     75.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       102686      5.39%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        60722      3.18%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48971      2.57%     86.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36796      1.93%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        23283      1.22%     89.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21212      1.11%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       175022      9.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1906847                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.365446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    345.967999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94455     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94460                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.345681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.322317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80797     85.54%     85.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1392      1.47%     87.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7798      8.26%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2957      3.13%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1056      1.12%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              302      0.32%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               87      0.09%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               46      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94460                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              346800256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6279808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                98816832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               353080064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102869952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       583.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    594.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  594144381500                       # Total gap between requests
system.mem_ctrls.avgGap                      83397.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     15285376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82539392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       167424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     57343424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    191464640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     98816832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 25726699.270476751029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 138921418.482083439827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 281790.052051078063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96514277.724502101541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 322252669.100851297379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166317853.072454601526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       238834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1368391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       911516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2995519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1607343                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   7232746976                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  68403743142                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    106479333                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  47053114864                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 193693391829                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14217847891769                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30283.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49988.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40703.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51620.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64661.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8845559.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6185610480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3287703375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14844724020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3703370760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46900719840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     130951769790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     117876300480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       323750198745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.901480                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 304752292620                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19839560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 269552613380                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7429384200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3948780990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         23845179540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4356377100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46900719840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     218403158520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      44233025760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       349116625950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.595519                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112410140191                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19839560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 461894765809                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5810379541.176471                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28061888184.180546                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 224941823500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100262205000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 493882261000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5058792                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5058792                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5058792                       # number of overall hits
system.cpu1.icache.overall_hits::total        5058792                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6466                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6466                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6466                       # number of overall misses
system.cpu1.icache.overall_misses::total         6466                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    350698500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    350698500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    350698500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    350698500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5065258                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5065258                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5065258                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5065258                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001277                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001277                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001277                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001277                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54237.318280                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54237.318280                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54237.318280                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54237.318280                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    77.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4869                       # number of writebacks
system.cpu1.icache.writebacks::total             4869                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1565                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1565                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4901                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4901                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4901                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4901                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    275887500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    275887500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    275887500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    275887500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000968                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000968                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000968                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000968                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56292.083248                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56292.083248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56292.083248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56292.083248                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4869                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5058792                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5058792                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6466                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6466                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    350698500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    350698500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5065258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5065258                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54237.318280                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54237.318280                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4901                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4901                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    275887500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    275887500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56292.083248                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56292.083248                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.412685                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4808369                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4869                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           987.547546                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        400701500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.412685                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.950396                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.950396                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10135417                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10135417                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9071303                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9071303                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9071303                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9071303                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2674603                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2674603                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2674603                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2674603                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 262379605927                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 262379605927                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 262379605927                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 262379605927                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11745906                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11745906                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11745906                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11745906                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227705                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227705                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227705                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227705                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98100.393190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98100.393190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98100.393190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98100.393190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1783817                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       260392                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            32578                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3247                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.755264                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.194641                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1066901                       # number of writebacks
system.cpu1.dcache.writebacks::total          1066901                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2019948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2019948                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2019948                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2019948                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       654655                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       654655                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       654655                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       654655                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  63211016121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  63211016121                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  63211016121                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  63211016121                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055735                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055735                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055735                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055735                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96556.225983                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96556.225983                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96556.225983                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96556.225983                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1066901                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8231374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8231374                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1619076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1619076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 131739606500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 131739606500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9850450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9850450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164366                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164366                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81367.154167                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81367.154167                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1295643                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1295643                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       323433                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       323433                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  28990328500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28990328500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032834                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 89633.180597                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89633.180597                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       839929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        839929                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1055527                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1055527                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 130639999427                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 130639999427                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.556872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.556872                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 123767.558222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123767.558222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       724305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       724305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331222                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331222                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34220687621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34220687621                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174745                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103316.469380                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103316.469380                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4318500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4318500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.313175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.313175                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29782.758621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29782.758621                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1276000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1276000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.321016                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.321016                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9179.856115                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9179.856115                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1138000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1138000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.318707                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.318707                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8246.376812                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8246.376812                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592198                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592198                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425729                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425729                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35153684500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35153684500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418231                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418231                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82572.914929                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82572.914929                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425729                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425729                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34727955500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34727955500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418231                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418231                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81572.914929                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81572.914929                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.358888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10743395                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1080246                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.945323                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        400713000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.358888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948715                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948715                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26609732                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26609732                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 594144466000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32429112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6544753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31289081                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6798976                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5570990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             409                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           276                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3822670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3822670                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14878203                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17550910                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          686                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          686                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44619870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60856458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3214522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108705521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1903780352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2595920640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       625280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136573056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4636899328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14004586                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104580096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         50231391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062771                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244707                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47104697     93.78%     93.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3100307      6.17%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  26385      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           50231391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72468120226                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30441587384                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22331781751                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1620865321                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7366969                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2438796528500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77242                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703212                       # Number of bytes of host memory used
host_op_rate                                    77318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31956.76                       # Real time elapsed on the host
host_tick_rate                               57723369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468414647                       # Number of instructions simulated
sim_ops                                    2470847742                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.844652                       # Number of seconds simulated
sim_ticks                                1844652062500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.614069                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164456097                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           165093243                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12870519                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186194637                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            311761                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         327084                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15323                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196655454                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10403                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        198129                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12853223                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124141221                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33283317                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         601520                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      252820943                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           928203774                       # Number of instructions committed
system.cpu0.commit.committedOps             928401965                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3631793187                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.255632                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.210372                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3402769307     93.69%     93.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     81871330      2.25%     95.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20102393      0.55%     96.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9952716      0.27%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8765210      0.24%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5451983      0.15%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     39298107      1.08%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     30298824      0.83%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33283317      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3631793187                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 317542285                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              675189                       # Number of function calls committed.
system.cpu0.commit.int_insts                761439316                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246477245                       # Number of loads committed
system.cpu0.commit.membars                     392516                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       393527      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468610222     50.47%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13631      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     117803955     12.69%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.21% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36544759      3.94%     67.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8350752      0.90%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12200387      1.31%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141126947     15.20%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        713359      0.08%     85.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105548427     11.37%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     24950882      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        928401965                       # Class of committed instruction
system.cpu0.commit.refs                     272339615                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  928203774                       # Number of Instructions Simulated
system.cpu0.committedOps                    928401965                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.974223                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.974223                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3219802638                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                17423                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143786493                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1281743522                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               100786056                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                266937789                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13628815                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25703                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             70358348                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196655454                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79445247                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3570885280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1619809                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          149                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1464043760                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          132                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27292260                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.053310                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86981904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164767858                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.396879                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3671513646                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.398839                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.002626                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2829734144     77.07%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               603264824     16.43%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                44114246      1.20%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               131355327      3.58%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5892102      0.16%     98.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  643599      0.02%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43584891      1.19%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12910048      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14465      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3671513646                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358814105                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315436123                       # number of floating regfile writes
system.cpu0.idleCycles                       17375349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14950136                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146510361                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.420881                       # Inst execution rate
system.cpu0.iew.exec_refs                   812765689                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27914206                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1425786190                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            310597257                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            262816                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17330378                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32935852                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1179598879                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            784851483                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12844577                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1552583444                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12637429                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            921606241                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13628815                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            948023859                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52010797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          389078                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       939892                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64120012                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7073482                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        939892                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7003656                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7946480                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                830220869                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1032125590                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839264                       # average fanout of values written-back
system.cpu0.iew.wb_producers                696774208                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.279793                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1036406257                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1605512999                       # number of integer regfile reads
system.cpu0.int_regfile_writes              546937203                       # number of integer regfile writes
system.cpu0.ipc                              0.251621                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251621                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           396646      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            541434733     34.59%     34.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14145      0.00%     34.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     34.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124933102      7.98%     42.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     42.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47826497      3.06%     45.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8747498      0.56%     46.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.78%     46.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13561727      0.87%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           482250259     30.81%     78.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725949      0.05%     78.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      306322221     19.57%     98.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27070123      1.73%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1565428020                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              630354573                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1171486370                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    342212264                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         518878529                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  189835130                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.121267                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7360821      3.88%      3.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                75980      0.04%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               147449      0.08%      4.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               54605      0.03%      4.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56261598     29.64%     33.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              243396      0.13%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92714269     48.84%     82.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9759      0.01%     82.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         32962597     17.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4656      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1124511931                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5824600208                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689913326                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        912855396                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1178837744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1565428020                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             761135                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      251196917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3881761                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        159615                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    206197327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3671513646                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.426371                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.191209                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3076644165     83.80%     83.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          223927761      6.10%     89.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111943207      3.05%     92.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           66340781      1.81%     94.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          105089803      2.86%     97.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           54226421      1.48%     99.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           16004577      0.44%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7622725      0.21%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9714206      0.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3671513646                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.424363                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17666282                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10912954                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           310597257                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32935852                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              364158539                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             187042976                       # number of misc regfile writes
system.cpu0.numCycles                      3688888995                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      415242                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2570338845                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            778645358                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             164193919                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               133628794                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             555786873                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8648458                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1748677319                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1236428432                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1037356903                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                288712881                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2196779                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13628815                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            664703285                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               258711550                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        493245168                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1255432151                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        501026                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12427                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                425638321                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12250                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4779682481                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2402214563                       # The number of ROB writes
system.cpu0.timesIdled                         163740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3097                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.715994                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              164051259                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           164518502                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12696392                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        185430545                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            279328                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         287107                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7779                       # Number of indirect misses.
system.cpu1.branchPred.lookups              195683216                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4372                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        194708                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12687867                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 123987895                       # Number of branches committed
system.cpu1.commit.bw_lim_events             33031802                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         595029                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      249604638                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           927666351                       # Number of instructions committed
system.cpu1.commit.committedOps             927863659                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3628515086                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.255714                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.211318                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3400347649     93.71%     93.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     81218702      2.24%     95.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     19897208      0.55%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9903086      0.27%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8657948      0.24%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5404208      0.15%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     39147346      1.08%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     30907137      0.85%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     33031802      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3628515086                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 317376490                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              607643                       # Number of function calls committed.
system.cpu1.commit.int_insts                761192106                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246569242                       # Number of loads committed
system.cpu1.commit.membars                     390407                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       390407      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       468728221     50.52%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117877021     12.70%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36311360      3.91%     67.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8275488      0.89%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12084160      1.30%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140911873     15.19%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        455020      0.05%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105852077     11.41%     97.32% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24834304      2.68%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        927863659                       # Class of committed instruction
system.cpu1.commit.refs                     272053274                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  927666351                       # Number of Instructions Simulated
system.cpu1.committedOps                    927863659                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.957719                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.957719                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3220622826                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8536                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143522854                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1276886063                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97081879                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                266453292                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13453437                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17796                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             70127976                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  195683216                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78303540                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3571327704                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1576953                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1457591276                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26923924                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053299                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          82949744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         164330587                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.397008                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3667739410                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.397489                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.999452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2828078948     77.11%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               602284412     16.42%     93.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43792787      1.19%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               131327566      3.58%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5805825      0.16%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  628741      0.02%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                43084524      1.17%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12732297      0.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4310      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3667739410                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                358099875                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               315108248                       # number of floating regfile writes
system.cpu1.idleCycles                        3703357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14762278                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146082454                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.421557                       # Inst execution rate
system.cpu1.iew.exec_refs                   809227449                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27513888                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1432236048                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            309880879                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            257206                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17078981                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32457488                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1175860724                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            781713561                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12666141                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1547721284                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12839127                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            919907500                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13453437                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            946589231                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     51765299                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          376991                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          290                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       928044                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     63311637                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6973456                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        928044                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6901293                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7860985                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                830230141                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1030267138                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839420                       # average fanout of values written-back
system.cpu1.iew.wb_producers                696912143                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280616                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1034483788                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1601031152                       # number of integer regfile reads
system.cpu1.int_regfile_writes              546131899                       # number of integer regfile writes
system.cpu1.ipc                              0.252671                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252671                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           392892      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            540614461     34.65%     34.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124915406      8.01%     42.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           47446380      3.04%     45.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8667667      0.56%     46.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.78%     47.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13431944      0.86%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           479646138     30.74%     78.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             460603      0.03%     78.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      305733579     19.59%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26934625      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1560387425                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              629066315                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1168857490                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    341750583                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         516222736                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  189379694                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.121367                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7412492      3.91%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                74448      0.04%      3.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               118083      0.06%      4.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               54267      0.03%      4.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56368749     29.76%     33.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              240417      0.13%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92172487     48.67%     82.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   81      0.00%     82.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         32933866     17.39%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4804      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1120307912                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5812880652                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    688516555                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        908561415                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1175109386                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1560387425                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             751338                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      247997065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3844188                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        156309                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    203570067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3667739410                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.425436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.190570                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3074840644     83.83%     83.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          223405694      6.09%     89.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111386861      3.04%     92.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           66254503      1.81%     94.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          104550936      2.85%     97.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           53798488      1.47%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           16044000      0.44%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7681956      0.21%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9776328      0.27%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3667739410                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.425007                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17454063                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10783297                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           309880879                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32457488                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              363464695                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             186690109                       # number of misc regfile writes
system.cpu1.numCycles                      3671442767                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17726476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2574250743                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            778602781                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             163550847                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               129841922                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             553008265                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8549484                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1742627872                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1231990616                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1034081137                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                288065433                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2195990                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13453437                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            661739702                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               255478356                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        490836979                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1251790893                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        388173                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11336                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                424212754                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11332                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4772918899                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2394209721                       # The number of ROB writes
system.cpu1.timesIdled                          36491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         95597216                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             28009405                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           141132532                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             105901                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35240524                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    178264813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     352109781                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8358574                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4179947                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139771815                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    118457131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279454078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      122637078                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          175893405                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4250454                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1338                       # Transaction distribution
system.membus.trans_dist::CleanEvict        169598395                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           305109                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2055828                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2054356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     175893406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    530057542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              530057542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  11660771392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             11660771392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           232114                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         178259594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               178259594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           178259594                       # Request fanout histogram
system.membus.respLayer1.occupancy       920719916022                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             49.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        418098312625                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1144                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    363473.776224                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   239338.603054                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          572    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1521500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1844444155500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    207907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     79277387                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        79277387                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     79277387                       # number of overall hits
system.cpu0.icache.overall_hits::total       79277387                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       167859                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        167859                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       167859                       # number of overall misses
system.cpu0.icache.overall_misses::total       167859                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12936296999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12936296999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12936296999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12936296999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79445246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79445246                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79445246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79445246                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002113                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002113                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002113                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002113                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77066.448621                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77066.448621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77066.448621                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77066.448621                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10177                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              150                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.846667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       153104                       # number of writebacks
system.cpu0.icache.writebacks::total           153104                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14755                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14755                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14755                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14755                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       153104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       153104                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       153104                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       153104                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11905419999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11905419999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11905419999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11905419999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001927                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001927                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001927                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001927                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77760.345902                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77760.345902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77760.345902                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77760.345902                       # average overall mshr miss latency
system.cpu0.icache.replacements                153104                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     79277387                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       79277387                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       167859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       167859                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12936296999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12936296999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79445246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79445246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002113                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77066.448621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77066.448621                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14755                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14755                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       153104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       153104                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11905419999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11905419999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001927                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77760.345902                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77760.345902                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79430772                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           153136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           518.694311                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        159043596                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       159043596                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    142557961                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142557961                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    142557961                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142557961                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    163221453                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     163221453                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    163221453                       # number of overall misses
system.cpu0.dcache.overall_misses::total    163221453                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 11872390151817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 11872390151817                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 11872390151817                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 11872390151817                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    305779414                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    305779414                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    305779414                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    305779414                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.533788                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.533788                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.533788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.533788                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72737.927114                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72737.927114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72737.927114                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72737.927114                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2391485261                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       873705                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53436403                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12369                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.753859                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.636672                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69517408                       # number of writebacks
system.cpu0.dcache.writebacks::total         69517408                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     93506774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     93506774                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     93506774                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     93506774                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69714679                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69714679                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69714679                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69714679                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6089002298981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6089002298981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6089002298981                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6089002298981                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.227990                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.227990                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.227990                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.227990                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87341.753363                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87341.753363                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87341.753363                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87341.753363                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69517337                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    124472768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      124472768                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    155649172                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    155649172                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 11575799256500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 11575799256500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    280121940                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    280121940                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.555648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.555648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74371.094351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74371.094351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     87313403                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     87313403                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68335769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68335769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5992939137000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5992939137000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.243950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.243950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87698.422432                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87698.422432                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18085193                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18085193                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7572281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7572281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 296590895317                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 296590895317                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25657474                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25657474                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.295130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.295130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39167.972678                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39167.972678                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6193371                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6193371                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1378910                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1378910                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  96063161981                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  96063161981                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053743                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053743                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69666.012996                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69666.012996                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5878                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5878                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1610                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1610                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66714000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66714000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.215011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.215011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41437.267081                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41437.267081                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1455                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1455                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          155                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          155                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1982000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1982000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020700                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12787.096774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12787.096774                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4365                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4365                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2344                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2344                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11685000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11685000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.349381                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.349381                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4985.068259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4985.068259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2344                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2344                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9341000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9341000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.349381                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.349381                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3985.068259                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3985.068259                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6829                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6829                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191300                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191300                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   5066177498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   5066177498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       198129                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       198129                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.965533                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.965533                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 26482.893351                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 26482.893351                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191300                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191300                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4874877498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4874877498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.965533                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.965533                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 25482.893351                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 25482.893351                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.938283                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          212647481                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69771282                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.047779                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.938283                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998071                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998071                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        681754730                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       681754730                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10272365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            10330477                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20616556                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8777                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10272365                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4937                       # number of overall hits
system.l2.overall_hits::.cpu1.data           10330477                       # number of overall hits
system.l2.overall_hits::total                20616556                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            144328                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          59250968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             33246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          59044702                       # number of demand (read+write) misses
system.l2.demand_misses::total              118473244                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           144328                       # number of overall misses
system.l2.overall_misses::.cpu0.data         59250968                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            33246                       # number of overall misses
system.l2.overall_misses::.cpu1.data         59044702                       # number of overall misses
system.l2.overall_misses::total             118473244                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11561531486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5836174589047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2761579492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5818260089412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11668757789437                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11561531486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5836174589047                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2761579492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5818260089412                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11668757789437                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          153105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69523333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69375179                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139089800                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         153105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69523333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69375179                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139089800                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.942673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.852246                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.870702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851093                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.851775                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.942673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.852246                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.870702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851093                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.851775                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80105.949545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98499.227710                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83065.015100                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98539.917932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98492.768455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80105.949545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98499.227710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83065.015100                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98539.917932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98492.768455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           22949138                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1026260                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.361914                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  60617805                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4250394                       # number of writebacks
system.l2.writebacks::total                   4250394                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1569775                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1507839                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3078223                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1569775                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1507839                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3078223                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       143953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     57681193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        33012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     57536863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         115395021                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       143953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     57681193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        33012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     57536863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     67417144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        182812165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10100708498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5170975961415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2419976496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5157429255097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 10340925901506                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10100708498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5170975961415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2419976496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5157429255097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5950991450857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 16291917352363                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.940224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.829667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.864573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.829358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.829644                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.940224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.829667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.864573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.829358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.314346                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70166.710649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89647.521011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73305.964377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89636.955965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89613.276309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70166.710649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89647.521011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73305.964377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89636.955965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88271.188866                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89118.343696                       # average overall mshr miss latency
system.l2.replacements                      291581994                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5340149                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5340149                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           60                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             60                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5340209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5340209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000011                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           60                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           60                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    125797979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125797979                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1338                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1338                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    125799317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125799317                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000011                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1338                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1338                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000011                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     67417144                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       67417144                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5950991450857                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5950991450857                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88271.188866                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88271.188866                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9188                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9338                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18526                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         41176                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         39756                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              80932                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    425764479                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    431406974                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    857171453                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        50364                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        49094                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            99458                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.817568                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.809793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.813730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10340.112663                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10851.367693                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10591.255041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         3618                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3617                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            7235                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        37558                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        36139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         73697                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    960074276                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    931486846                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1891561122                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.745731                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.736118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.740986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25562.444113                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25775.114032                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25666.731644                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          145                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       200500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       154000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       354500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            232                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.865854                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.931034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2823.943662                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1062.068966                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1641.203704                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          143                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          211                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1367500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2947500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4315000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.829268                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.953333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909483                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20110.294118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20611.888112                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20450.236967                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           318120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           239181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                557301                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1021019                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1037308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2058327                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  91611966747                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  91982482394                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  183594449141                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1339139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1276489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2615628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.762444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.812626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.786934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89726.015625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88674.224429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89195.958242                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2792                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2771                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5563                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1018227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1034537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2052764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  81246766752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  81461063404                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 162707830156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.760359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.810455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.784807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79792.390844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78741.565941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79262.803788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       144328                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        33246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           177574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11561531486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2761579492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14323110978                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       153105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         191288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.942673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.870702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.928307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80105.949545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83065.015100                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80659.955726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          375                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          234                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           609                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       143953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        33012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       176965                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10100708498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2419976496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12520684994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.940224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.864573                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925123                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70166.710649                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73305.964377                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70752.323872                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9954245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10091296                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20045541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     58229949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     58007394                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       116237343                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5744562622300                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5726277607018                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11470840229318                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68184194                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68098690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136282884                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.854009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.851814                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98653.059481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98716.339628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98684.638975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1566983                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1505068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3072051                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56662966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56502326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    113165292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 5089729194663                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 5075968191693                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 10165697386356                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.831028                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.829712                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.830371                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89824.616570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89836.446586                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89830.523182                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   329729331                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 291582058                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.130829                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.797104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.044053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.550860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.646961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.940689                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.039857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.420948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2454244682                       # Number of tag accesses
system.l2.tags.data_accesses               2454244682                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       9212928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3692299456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       2112768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3683019648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4002011904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11388656704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      9212928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      2112768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11325696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    272029056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       272029056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         143952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       57692179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          33012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       57547182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     62531436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           177947761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4250454                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4250454                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4994399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2001623792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1145348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1996593137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2169521280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6173877955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4994399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1145348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6139746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      147469033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147469033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      147469033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4994399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2001623792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1145348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1996593137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2169521280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6321346988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3272939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    143953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  57187376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     33012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  57007021.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  61980471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003767782250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       204034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       204034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           274968595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3085373                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   177947762                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4251792                       # Number of write requests accepted
system.mem_ctrls.readBursts                 177947762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4251792                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1595929                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                978853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6452126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5749372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5329640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4959197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5498157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5769650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          30996166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          26404777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          20764359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          15435377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11239144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9395313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7931061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7267040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6089757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7070697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            211714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            248686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            256763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            210884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            211340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            248960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            256546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           271828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           173926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           168739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           169110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 6208707253742                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               881759165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            9515304122492                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35206.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53956.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                147882103                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3012399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             177947762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4251792                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10082069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                18145980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                23802800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                23849359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                18294952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14034308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10853533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 8685203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7223831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6383515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6761068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               11088108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                6358366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3563726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2828666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2149766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1451911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 679357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  91210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  24105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 191061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 206824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 209906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 211218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 213714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 214246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 209658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 207750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 207183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 206845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 206309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 206093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     28730273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    400.134922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.569840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.066309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9242441     32.17%     32.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5767499     20.07%     52.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2456912      8.55%     60.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1630316      5.67%     66.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1245044      4.33%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       983692      3.42%     74.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       806592      2.81%     77.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       657931      2.29%     79.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      5939846     20.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     28730273                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       204034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     864.325294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    230.202882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2476.706437                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       189058     92.66%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         6640      3.25%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         2400      1.18%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1653      0.81%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1010      0.50%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287          626      0.31%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          501      0.25%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          744      0.36%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          471      0.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          234      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          123      0.06%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          220      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          139      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           25      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719           38      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767           80      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           45      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           27      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        204034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       204034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038379                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.313290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           199834     97.94%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1270      0.62%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2056      1.01%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              604      0.30%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              184      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               58      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        204034                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11286517312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               102139456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               209467840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11388656768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            272114688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6118.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6173.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        48.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    47.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1844652123500                       # Total gap between requests
system.mem_ctrls.avgGap                      10124.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      9212992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3659992064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      2112768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3648449344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3966750144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    209467840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4994433.469211487100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1984109707.409930467606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1145347.701580443652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1977852310.562767744064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2150405610.163678169250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113554119.098273038864                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       143953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     57692179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        33012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     57547182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     62531436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4251792                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4150125242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2775685820500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1049800877                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2768598610345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3965819765528                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 45966683956971                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28829.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48111.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31800.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48110.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63421.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10811131.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         107829458100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          57312735150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        608276220720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8490617100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     145615591680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     834296533530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5780890080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1767602046360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        958.230597                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7829211988                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61597120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1775225730512                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          97304634000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          51718650885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        650875859760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8594103600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     145615591680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     834635819190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5495175840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1794239834955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        972.671146                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6933874545                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61597120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1776121067955                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2572                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6939644.133644                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9552459.727487                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1287    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     71097500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1287                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1835720740500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8931322000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78262200                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78262200                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78262200                       # number of overall hits
system.cpu1.icache.overall_hits::total       78262200                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41340                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41340                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41340                       # number of overall misses
system.cpu1.icache.overall_misses::total        41340                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3119507500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3119507500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3119507500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3119507500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78303540                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78303540                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78303540                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78303540                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000528                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000528                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000528                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000528                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75459.784712                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75459.784712                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75459.784712                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75459.784712                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    38.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38183                       # number of writebacks
system.cpu1.icache.writebacks::total            38183                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3157                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3157                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3157                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3157                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38183                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38183                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38183                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38183                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2878174000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2878174000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2878174000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2878174000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000488                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000488                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75378.414478                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75378.414478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75378.414478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75378.414478                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38183                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78262200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78262200                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41340                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41340                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3119507500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3119507500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78303540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78303540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000528                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000528                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75459.784712                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75459.784712                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3157                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3157                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38183                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38183                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2878174000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2878174000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75378.414478                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75378.414478                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78555707                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38215                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2055.624938                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156645263                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156645263                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    141517906                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       141517906                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    141517906                       # number of overall hits
system.cpu1.dcache.overall_hits::total      141517906                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    163548733                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     163548733                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    163548733                       # number of overall misses
system.cpu1.dcache.overall_misses::total    163548733                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 11892446112892                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 11892446112892                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 11892446112892                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 11892446112892                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    305066639                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    305066639                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    305066639                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    305066639                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.536108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.536108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.536108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.536108                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 72714.999956                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 72714.999956                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 72714.999956                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72714.999956                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2381832608                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       892541                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53166115                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12542                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.799824                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.164168                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69361641                       # number of writebacks
system.cpu1.dcache.writebacks::total         69361641                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     93986081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     93986081                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     93986081                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     93986081                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69562652                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69562652                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69562652                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69562652                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6071236949568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6071236949568                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6071236949568                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6071236949568                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.228024                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.228024                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.228024                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.228024                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87277.249717                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87277.249717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87277.249717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87277.249717                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69361565                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    123626915                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      123626915                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    156157829                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    156157829                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 11600095963000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 11600095963000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    279784744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    279784744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.558136                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.558136                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74284.434135                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74284.434135                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     87908375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     87908375                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68249454                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68249454                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5975950568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5975950568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243936                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87560.415773                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87560.415773                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17890991                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17890991                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7390904                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7390904                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 292350149892                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 292350149892                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25281895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25281895                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.292340                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.292340                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 39555.398080                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39555.398080                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6077706                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6077706                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1313198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1313198                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  95286381068                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  95286381068                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051942                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051942                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 72560.559084                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 72560.559084                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6457                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6457                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1616                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1616                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     58135000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     58135000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.200173                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200173                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35974.628713                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35974.628713                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1302                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1302                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          314                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          314                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2905500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038895                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038895                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9253.184713                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9253.184713                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2929                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2929                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     16059000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     16059000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7244                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7244                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.404335                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.404335                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5482.758621                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5482.758621                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2927                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2927                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13132000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13132000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404059                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404059                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4486.504954                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4486.504954                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3938                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3938                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       190770                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       190770                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   5031140000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   5031140000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       194708                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       194708                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979775                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979775                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 26372.804948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 26372.804948                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       190769                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       190769                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4840370000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4840370000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979770                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979770                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 25372.937951                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 25372.937951                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.912006                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          211451208                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69621144                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.037169                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.912006                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997250                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997250                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        680174444                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       680174444                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1844652062500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136776492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9590603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133729770                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       287332034                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        114541143                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             406                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          325061                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5271                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         330332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2807308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2807308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        191288                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136585205                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       459313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209028825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       114549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208571320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418174007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19597312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8898609088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4887424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8879157952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17802251776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       406848620                       # Total snoops (count)
system.tol2bus.snoopTraffic                 303667264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        546257057                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.248260                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449367                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              414823131     75.94%     75.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1              127253979     23.30%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4179947      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          546257057                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       279037986613                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      104933314940                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229866577                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104707735599                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57424699                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           609297                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
