#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr 17 18:58:48 2024
# Process ID: 10020
# Current directory: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12808 C:\Users\ay140\Desktop\New_Folder\Boids_FPGA\project_1.xpr
# Log file: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/vivado.log
# Journal file: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/VGA_files/RAM.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Apr 17 18:59:13 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Apr 17 19:00:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Apr 17 19:02:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Apr 17 19:03:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:05:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-13:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1329.203 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B06657A
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Apr 17 19:09:34 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Apr 17 19:10:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Apr 17 19:12:18 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:13:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:18:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:18:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:18:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:18:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:22:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:22:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:23:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:23:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:25:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:25:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:26:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:26:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:30:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:30:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:36:09 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:36:09 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:42:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:42:21 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:44:36 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:44:36 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:52:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:52:31 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 19:56:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 19:56:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3424.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/master.xdc]
Finished Parsing XDC File [C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3540.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3662.297 ; gain = 557.125
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Apr 17 20:03:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4140.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/master.xdc]
Finished Parsing XDC File [C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4140.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4235.488 ; gain = 0.301
[Wed Apr 17 20:04:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:05:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:06:45 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:06:45 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:09:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:09:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:14:26 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:14:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:20:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:20:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:23:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:23:03 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:29:15 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:29:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:33:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:33:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:36:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:36:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:43:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:43:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:46:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:46:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:51:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:51:10 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 20:58:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 20:58:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 21:01:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 21:01:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 21:02:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/synth_1/runme.log
[Wed Apr 17 21:02:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ay140/Desktop/New_Folder/Boids_FPGA/project_1.runs/impl_1/Wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 17 21:09:58 2024...
