{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07306,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09759,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.026941,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0258882,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00198395,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0258882,
	"finish__design__instance__count__class:buffer": 461,
	"finish__design__instance__area__class:buffer": 830.186,
	"finish__design__instance__count__class:clock_buffer": 123,
	"finish__design__instance__area__class:clock_buffer": 147.098,
	"finish__design__instance__count__class:timing_repair_buffer": 92,
	"finish__design__instance__area__class:timing_repair_buffer": 86.982,
	"finish__design__instance__count__class:inverter": 37,
	"finish__design__instance__area__class:inverter": 27.132,
	"finish__design__instance__count__class:clock_inverter": 43,
	"finish__design__instance__area__class:clock_inverter": 28.462,
	"finish__design__instance__count__class:sequential_cell": 591,
	"finish__design__instance__area__class:sequential_cell": 2711.87,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2839,
	"finish__design__instance__area__class:multi_input_combinational_cell": 5282.76,
	"finish__design__instance__count": 4186,
	"finish__design__instance__area": 9114.49,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.00199896,
	"finish__clock__skew__setup": 0.035529,
	"finish__clock__skew__hold": 0.035529,
	"finish__timing__drv__max_slew_limit": 0.622212,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.709264,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0172376,
	"finish__power__switching__total": 0.0125664,
	"finish__power__leakage__total": 0.000191545,
	"finish__power__total": 0.0299956,
	"finish__design__io": 147,
	"finish__design__die__area": 1.50984e+06,
	"finish__design__core__area": 1.5024e+06,
	"finish__design__instance__count": 10321,
	"finish__design__instance__area": 10746.4,
	"finish__design__instance__count__stdcell": 10321,
	"finish__design__instance__area__stdcell": 10746.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00715282,
	"finish__design__instance__utilization__stdcell": 0.00715282,
	"finish__design__rows": 875,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 875,
	"finish__design__sites": 5648125,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5648125,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}