

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Mon Jan 26 21:32:20 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    78669|    78669|  0.787 ms|  0.787 ms|  78670|  78670|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_top_kernel_Pipeline_VITIS_LOOP_31_2_fu_596                  |top_kernel_Pipeline_VITIS_LOOP_31_2                  |       66|       66|  0.660 us|  0.660 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6_fu_604  |top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6  |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_39_3_fu_674                  |top_kernel_Pipeline_VITIS_LOOP_39_3                  |      109|      109|  1.090 us|  1.090 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_63_7_fu_684                  |top_kernel_Pipeline_VITIS_LOOP_63_7                  |       66|       66|  0.660 us|  0.660 us|     65|     65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9_fu_816  |top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9  |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_1  |    45824|    45824|       179|          -|          -|   256|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    119|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    7079|   6205|    -|
|Memory           |       22|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    145|    -|
|Register         |        -|    -|      56|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|    7|    7135|   6469|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    1|       5|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_top_kernel_Pipeline_VITIS_LOOP_31_2_fu_596                  |top_kernel_Pipeline_VITIS_LOOP_31_2                  |        0|   0|    34|   214|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_39_3_fu_674                  |top_kernel_Pipeline_VITIS_LOOP_39_3                  |        0|   0|  3705|  2894|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6_fu_604  |top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6  |        0|   0|  1576|  1858|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_63_7_fu_684                  |top_kernel_Pipeline_VITIS_LOOP_63_7                  |        0|   5|  1652|   572|    0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9_fu_816  |top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9  |        0|   2|   112|   667|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|   7|  7079|  6205|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|         Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |tmp_U  |tmp_RAM_T2P_BRAM_1R1W  |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                       |       22|  0|   0|    0|  16384|   24|     1|       393216|
    +-------+-----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_902_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln36_fu_933_p2     |         +|   0|  0|  32|          25|          17|
    |and_ln36_fu_965_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_fu_896_p2    |      icmp|   0|  0|  17|           9|          10|
    |denom_1_fu_985_p3      |    select|   0|  0|  24|           1|          24|
    |select_ln36_fu_977_p3  |    select|   0|  0|  24|           1|          23|
    |xor_ln36_1_fu_971_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln36_fu_959_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 119|          48|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_address0    |  14|          3|   14|         42|
    |A_ce0         |  14|          3|    1|          3|
    |ap_NS_fsm     |  59|         11|    1|         11|
    |i_fu_76       |   9|          2|    9|         18|
    |tmp_address0  |  20|          4|   14|         56|
    |tmp_ce0       |  20|          4|    1|          4|
    |tmp_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 145|         29|   41|        136|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  10|   0|   10|          0|
    |denom_1_reg_2296                                                             |  24|   0|   24|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_31_2_fu_596_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_39_3_fu_674_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_56_6_fu_604_ap_start_reg  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_63_7_fu_684_ap_start_reg                  |   1|   0|    1|          0|
    |grp_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9_fu_816_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_76                                                                      |   9|   0|    9|          0|
    |tmp_s_reg_2290                                                               |   8|   0|   14|          6|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  56|   0|   62|          6|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|    top_kernel|  return value|
|A_address0  |  out|   14|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   24|   ap_memory|             A|         array|
|C_address0  |  out|   14|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   24|   ap_memory|             C|         array|
+------------+-----+-----+------------+--------------+--------------+

