INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP1/problematique/app1.srcs/sources_1/new/Add1BitA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1BitA'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP1/problematique/app1.srcs/sources_1/new/Add1BitB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1BitB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP1/problematique/app1.srcs/sources_1/new/Add4Bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4Bits'
