
---------- Begin Simulation Statistics ----------
final_tick                               392918829000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138015                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656888                       # Number of bytes of host memory used
host_op_rate                                   138020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   724.56                       # Real time elapsed on the host
host_tick_rate                              542287956                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.392919                       # Number of seconds simulated
sim_ticks                                392918829000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003676                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.929188                       # CPI: cycles per instruction
system.cpu.discardedOps                         21172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       271124605                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.254505                       # IPC: instructions per cycle
system.cpu.numCycles                        392918829                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995472     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892238     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115854     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003676                       # Class of committed instruction
system.cpu.tickCycles                       121794224                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2958878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5934799                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5844                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2991811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          659                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5985305                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            659                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606395                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604408                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               826                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602447                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601470                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.837828                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     543                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             357                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                172                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     42821850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42821850                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42821878                       # number of overall hits
system.cpu.dcache.overall_hits::total        42821878                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5973353                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5973353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5973378                       # number of overall misses
system.cpu.dcache.overall_misses::total       5973378                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 574214298000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 574214298000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 574214298000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 574214298000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795256                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122417                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122417                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122417                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122417                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 96129.309284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96129.309284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 96128.906960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96128.906960                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2985618                       # number of writebacks
system.cpu.dcache.writebacks::total           2985618                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2980756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2980756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2980756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2980756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2992597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2992597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2992622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2992622                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 298700763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 298700763000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 298703227000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 298703227000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061330                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99813.226773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99813.226773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99813.216303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99813.216303                       # average overall mshr miss latency
system.cpu.dcache.replacements                2991599                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35690847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35690847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11815                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    546077000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    546077000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702662                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000331                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 46218.958950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46218.958950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11805                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11805                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    521514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    521514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44177.382465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44177.382465                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7131003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7131003                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5961538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5961538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 573668221000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 573668221000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.455339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.455339                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96228.225166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96228.225166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2980746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2980746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2980792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2980792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 298179249000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 298179249000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.227671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.227671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100033.564569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100033.564569                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.471698                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.471698                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2464000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2464000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.471698                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.471698                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        98560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        98560                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        97000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        95000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        95000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.608631                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45814527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2992623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.309154                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.608631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          267                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51787907                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51787907                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49664612                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37087427                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13160994                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9634902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9634902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9634902                       # number of overall hits
system.cpu.icache.overall_hits::total         9634902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            871                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::total           871                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81202000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81202000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81202000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81202000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9635773                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9635773                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9635773                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9635773                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000090                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000090                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000090                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000090                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93228.473020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93228.473020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93228.473020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93228.473020                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          871                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          871                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          871                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          871                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     79460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     79460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     79460000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     79460000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91228.473020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91228.473020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91228.473020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91228.473020                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9634902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9634902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           871                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81202000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9635773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9635773                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000090                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93228.473020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93228.473020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          871                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     79460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     79460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91228.473020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91228.473020                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           659.913950                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9635773                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               871                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11062.885189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   659.913950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.322224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.322224                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          660                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          660                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9636644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9636644                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 392918829000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003676                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17566                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 100                       # number of overall hits
system.l2.overall_hits::.cpu.data               17466                       # number of overall hits
system.l2.overall_hits::total                   17566                       # number of overall hits
system.l2.demand_misses::.cpu.inst                771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2975158                       # number of demand (read+write) misses
system.l2.demand_misses::total                2975929                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               771                       # number of overall misses
system.l2.overall_misses::.cpu.data           2975158                       # number of overall misses
system.l2.overall_misses::total               2975929                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     74720000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 288940399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     289015119000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     74720000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 288940399000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    289015119000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2992624                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2993495                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2992624                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2993495                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.885189                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994132                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.885189                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994132                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96913.099870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97117.665348                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97117.612349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96913.099870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97117.665348                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97117.612349                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2958624                       # number of writebacks
system.l2.writebacks::total                   2958624                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2975152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2975922                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2975152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2975922                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 229436875000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229496144000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 229436875000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229496144000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.884041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.884041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76972.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77117.698524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77117.661014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76972.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77117.698524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77117.661014                       # average overall mshr miss latency
system.l2.replacements                        2959537                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2985618                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2985618                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2985618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2985618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          204                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              204                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          204                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          204                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5811                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5811                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2974981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2974981                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 288923110000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  288923110000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2980792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2980792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97117.632012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97117.632012                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2974981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2974981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 229423510000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 229423510000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77117.638734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77117.638734                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                100                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     74720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74720000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.885189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.885189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96913.099870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96913.099870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          770                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.884041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76972.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76972.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17289000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11832                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.014959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.014959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97677.966102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97677.966102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.014452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.014452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78157.894737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78157.894737                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16339.418907                       # Cycle average of tags in use
system.l2.tags.total_refs                     5979453                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2975921                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.009278                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.277342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16335.141565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997279                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14934843                       # Number of tag accesses
system.l2.tags.data_accesses                 14934843                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1480049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2975151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001142622500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92311                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92311                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8917272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1388588                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2975921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2958624                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2975921                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2958624                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1478575                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               2975921                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2958624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2975768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.237794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.052458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.905357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        92310    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92311                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031133                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.254787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            90787     98.35%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1523      1.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92311                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95229472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94675968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    242.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  392918760000                       # Total gap between requests
system.mem_ctrls.avgGap                      66208.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95204832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     47360736                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 62710.153297336634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 242301526.354187518358                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 120535674.303355917335                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          770                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2975151                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2958624                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19768250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  76915335250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 9619563116750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25673.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25852.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3251363.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95204832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95229472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94675968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94675968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          770                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2975151                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2975921                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2958624                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2958624                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        62710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    242301526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        242364237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        62710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        62710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    240955538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       240955538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    240955538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        62710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    242301526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       483319775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2975921                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1480023                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       186026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       185936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       185989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       185893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       185937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       186012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       186120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       186150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       186255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       186140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       185897                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       185890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       185958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       185888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       185905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       185925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92519                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             21136584750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14879605000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        76935103500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7102.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25852.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2734764                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1374483                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       346695                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   822.567109                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   704.835306                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   312.029913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12052      3.48%      3.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19944      5.75%      9.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        15670      4.52%     13.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        17075      4.93%     18.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        17894      5.16%     23.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        15477      4.46%     28.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15763      4.55%     32.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        17576      5.07%     37.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       215244     62.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       346695                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             190458944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94721472                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              484.728473                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              241.071349                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1241203320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       659715210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10624769820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3865222080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 31016578320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  91176414540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  74100692160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  212684595450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.293977                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 190378349500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13120380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 189420099500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1234213260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       655992315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10623306120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860497980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 31016578320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  90913908450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  74321749920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  212626246365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.145475                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 190970936250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13120380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 188827512750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                941                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2958624                       # Transaction distribution
system.membus.trans_dist::CleanEvict              254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2974980                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2974980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           941                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8910720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8910720                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189905440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189905440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2975921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2975921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2975921                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         11852047000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9716832500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             12703                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5944242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          211                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2980792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2980791                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           871                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11832                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1953                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8976846                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8978799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        34624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    191303712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              191338336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2959537                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94675968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5953032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033036                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5946528     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6504      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5953032                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 392918829000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8971134000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1742999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5985252993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
