// Seed: 913368277
`define pp_2 (  pp_3  ,  pp_4  )  0
module module_0 (
    input id_0,
    output reg id_1
);
  reg id_2;
  always @(posedge 1 or posedge 1'h0) begin
    id_2 <= 1'b0;
  end
  assign id_1 = 1'b0;
  task id_3;
    begin
      id_1 <= (1 < 1);
    end
  endtask
  logic id_4, id_5, id_6, id_7, id_8, id_9 = id_5;
endmodule
