INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/Mealy_exp/Mealy_exp.srcs/sources_1/new/Mealy_exp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_mealy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/Mealy_exp/Mealy_exp.srcs/sim_1/new/Mealy_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mealy_sim
