<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ConvergingVLIWScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;14.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="classllvm_1_1ConvergingVLIWScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::ConvergingVLIWScheduler Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="VLIWMachineScheduler_8h_source.html">llvm/CodeGen/VLIWMachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__inherit__graph.png" border="0" usemap="#allvm_1_1ConvergingVLIWScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1ConvergingVLIWScheduler_inherit__map" id="allvm_1_1ConvergingVLIWScheduler_inherit__map">
<area shape="rect" title=" " alt="" coords="31,79,242,105"/>
<area shape="rect" href="classllvm_1_1HexagonConvergingVLIWScheduler.html" title=" " alt="" coords="5,153,268,178"/>
<area shape="poly" title=" " alt="" coords="139,119,139,152,134,152,134,119"/>
<area shape="rect" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="42,5,231,31"/>
<area shape="poly" title=" " alt="" coords="139,46,139,79,134,79,134,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ConvergingVLIWScheduler__coll__graph.png" border="0" usemap="#allvm_1_1ConvergingVLIWScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1ConvergingVLIWScheduler_coll__map" id="allvm_1_1ConvergingVLIWScheduler_coll__map">
<area shape="rect" title=" " alt="" coords="2859,467,3069,492"/>
<area shape="rect" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="2588,5,2776,31"/>
<area shape="poly" title=" " alt="" coords="2791,23,2815,33,2837,48,2879,98,2912,155,2935,217,2950,280,2960,339,2965,393,2966,466,2961,466,2959,393,2954,340,2945,281,2930,219,2907,158,2875,101,2833,52,2813,38,2789,28"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="61,332,134,358"/>
<area shape="poly" title=" " alt="" coords="101,317,114,272,135,216,167,160,188,135,212,113,248,90,281,74,312,66,343,62,408,63,490,66,2683,66,2719,70,2752,81,2782,97,2810,119,2834,145,2857,175,2894,240,2922,309,2942,374,2963,466,2958,467,2937,375,2917,311,2889,242,2852,178,2830,149,2806,123,2779,102,2750,85,2718,75,2683,71,490,71,408,68,343,67,313,71,283,79,250,95,215,118,192,139,171,163,140,219,119,274,107,319"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="1703,895,1854,920"/>
<area shape="poly" title=" " alt="" coords="149,335,277,326,361,326,453,331,549,345,645,368,737,404,780,427,821,454,831,466,834,479,837,491,845,502,870,518,894,526,941,529,989,531,1015,538,1042,553,1051,563,1055,572,1058,581,1066,588,1090,599,1119,606,1191,614,1275,615,1365,614,1454,614,1535,618,1603,633,1630,644,1651,660,1670,688,1676,716,1673,744,1665,772,1658,800,1654,828,1659,855,1675,882,1688,892,1703,900,1701,904,1685,897,1671,885,1654,857,1649,828,1653,799,1660,771,1668,743,1670,716,1665,690,1647,664,1628,649,1602,638,1535,624,1453,619,1365,619,1275,621,1190,620,1118,612,1088,604,1063,592,1054,584,1050,574,1046,566,1039,558,1013,543,988,536,940,534,893,531,868,523,842,506,832,493,829,480,826,468,818,457,777,431,735,408,643,373,548,350,453,337,361,331,277,331,149,341"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1308,869,1477,895"/>
<area shape="poly" title=" " alt="" coords="121,367,162,406,187,425,215,440,271,455,345,463,520,467,610,468,694,474,766,485,796,495,821,507,830,516,834,525,838,534,845,543,871,558,895,567,941,573,988,578,1014,586,1042,600,1055,613,1066,625,1092,639,1116,646,1162,651,1184,654,1206,660,1227,672,1248,693,1261,715,1265,736,1259,778,1254,818,1259,837,1272,856,1288,869,1308,877,1306,882,1286,874,1268,860,1254,839,1249,818,1254,777,1260,736,1256,716,1244,696,1224,676,1204,665,1183,659,1162,656,1115,651,1090,644,1063,630,1051,616,1039,604,1012,591,987,583,940,579,894,572,869,563,842,547,833,537,829,527,826,519,818,511,794,500,765,491,693,479,610,474,520,472,344,468,270,460,213,445,184,429,158,410,117,371"/>
<area shape="rect" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="423,513,560,539"/>
<area shape="poly" title=" " alt="" coords="113,370,129,400,152,434,181,466,215,492,252,504,305,513,423,522,422,527,304,518,250,510,212,497,177,470,148,437,125,403,108,373"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="448,779,535,804"/>
<area shape="poly" title=" " alt="" coords="119,369,157,433,176,472,192,513,198,541,199,565,195,609,195,649,202,669,216,691,240,715,267,735,298,751,330,763,394,779,448,787,447,792,393,785,328,768,296,756,265,739,236,719,212,694,197,671,190,650,189,608,194,565,193,541,187,515,171,474,152,435,114,372"/>
<area shape="rect" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html" title="Each Scheduling boundary is associated with ready queues." alt="" coords="2577,398,2787,439"/>
<area shape="poly" title=" " alt="" coords="126,321,165,294,213,270,287,241,348,223,410,214,490,212,2378,212,2427,217,2473,233,2517,256,2557,284,2623,345,2667,396,2663,399,2619,349,2554,288,2514,261,2471,238,2426,223,2378,217,490,217,410,219,349,228,289,246,215,275,168,299,128,325"/>
<area shape="rect" href="classllvm_1_1ScheduleHazardRecognizer.html" title="HazardRecognizer &#45; This determines whether or not an instruction can be issued this cycle,..." alt="" coords="604,107,819,132"/>
<area shape="poly" title=" " alt="" coords="109,317,125,288,148,254,177,220,212,193,259,169,309,150,361,136,413,125,514,113,603,111,603,116,515,119,414,130,362,141,311,155,262,174,215,198,181,224,152,257,130,290,113,320"/>
<area shape="rect" href="classllvm_1_1VLIWResourceModel.html" title=" " alt="" coords="2054,339,2231,364"/>
<area shape="poly" title=" " alt="" coords="147,325,214,306,299,285,394,269,490,262,1780,262,1851,265,1907,274,2030,308,2110,336,2108,341,2029,313,1906,279,1851,270,1780,267,490,267,394,274,300,290,216,311,149,331"/>
<area shape="rect" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMILive to provide more context and override the top&#45;level schedule() d..." alt="" coords="2280,560,2474,586"/>
<area shape="poly" title=" " alt="" coords="2488,580,2567,581,2655,576,2746,563,2834,537,2936,491,2938,495,2836,542,2747,568,2656,582,2567,586,2488,585"/>
<area shape="poly" title=" " alt="" coords="2416,550,2639,437,2641,441,2419,555"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="2055,1083,2230,1108"/>
<area shape="poly" title=" " alt="" coords="2153,1068,2367,585,2372,587,2158,1070"/>
<area shape="poly" title=" " alt="" coords="1819,925,2116,1080,2114,1084,1817,930"/>
<area shape="poly" title=" " alt="" coords="1492,886,1703,900,1703,905,1492,891"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="874,777,1010,803"/>
<area shape="poly" title=" " alt="" coords="1025,786,1077,789,1133,796,1191,808,1247,828,1260,838,1271,848,1320,866,1318,871,1269,852,1256,842,1245,833,1190,814,1132,801,1076,794,1025,791"/>
<area shape="poly" title=" " alt="" coords="575,522,636,528,703,543,736,555,767,570,796,589,821,612,834,631,838,650,834,686,831,722,834,739,845,756,859,768,875,776,872,781,856,772,841,760,829,741,825,722,829,685,833,650,829,633,817,616,793,593,764,574,734,559,701,548,636,533,575,528"/>
<area shape="poly" title=" " alt="" coords="516,502,555,473,603,449,671,429,729,418,781,413,830,413,934,418,994,419,1065,417,2053,354,2053,360,1065,422,994,425,934,424,830,418,781,418,729,423,672,434,605,454,558,477,519,506"/>
<area shape="rect" href="classllvm_1_1MCInstrInfo.html" title="Interface to description of machine instruction set." alt="" coords="36,527,159,552"/>
<area shape="poly" title=" " alt="" coords="173,534,422,526,422,531,173,540"/>
<area shape="poly" title=" " alt="" coords="549,801,844,862,954,885,1065,900,1244,912,1422,915,1703,909,1703,914,1422,920,1244,917,1064,905,953,890,843,867,548,806"/>
<area shape="poly" title=" " alt="" coords="538,770,604,753,726,748,930,751,1132,764,1206,776,1231,783,1248,791,1259,805,1261,821,1263,835,1272,848,1289,860,1308,868,1306,873,1286,865,1268,852,1258,837,1256,821,1254,807,1244,795,1229,788,1204,781,1131,770,930,756,726,753,604,758,539,776"/>
<area shape="poly" title=" " alt="" coords="549,789,873,788,873,793,549,794"/>
<area shape="poly" title=" " alt="" coords="454,763,466,755,491,752,513,754,527,760,530,770,524,780,520,777,525,769,523,764,512,759,491,757,468,760,457,767"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="75,1144,120,1170"/>
<area shape="poly" title=" " alt="" coords="119,1180,255,1357,337,1453,374,1490,404,1515,445,1535,490,1540,1780,1540,1858,1535,1890,1528,1919,1518,1945,1503,1972,1484,2028,1428,2058,1389,2082,1344,2101,1297,2115,1250,2132,1166,2138,1109,2143,1109,2137,1166,2120,1251,2106,1299,2087,1346,2062,1391,2032,1432,1975,1488,1948,1508,1921,1522,1892,1533,1859,1540,1780,1545,490,1545,443,1540,401,1519,370,1494,333,1457,251,1361,115,1183"/>
<area shape="poly" title=" " alt="" coords="134,1145,1064,898,1191,885,1307,880,1307,885,1192,890,1065,903,135,1150"/>
<area shape="poly" title=" " alt="" coords="116,1131,157,1088,184,1066,212,1048,257,1030,294,1024,332,1021,378,1010,450,985,510,960,610,912,710,863,842,812,879,801,880,806,844,817,712,868,612,917,513,965,452,990,379,1015,332,1026,295,1030,258,1035,215,1053,187,1070,161,1092,120,1134"/>
<area shape="poly" title=" " alt="" coords="110,1129,150,1070,179,1040,212,1015,236,1004,258,1000,299,1003,338,1003,357,997,377,984,388,970,392,955,394,938,400,918,441,853,477,803,481,807,445,855,405,921,399,939,397,956,393,972,380,988,359,1002,338,1008,299,1008,259,1005,238,1009,215,1019,183,1044,155,1074,115,1132"/>
<area shape="poly" title=" " alt="" coords="123,1179,159,1228,178,1259,192,1291,199,1337,199,1398,203,1456,207,1480,216,1497,245,1529,274,1553,304,1570,334,1581,367,1587,404,1590,490,1590,1595,1590,1738,1594,1867,1600,1984,1603,2091,1597,2141,1589,2190,1577,2238,1560,2285,1536,2332,1506,2378,1469,2425,1424,2472,1370,2509,1316,2537,1265,2554,1215,2564,1166,2568,1117,2566,1070,2553,973,2536,874,2526,770,2528,715,2535,658,2550,598,2574,536,2591,506,2611,479,2653,437,2657,441,2615,483,2595,509,2579,538,2555,600,2541,659,2533,716,2532,770,2541,874,2558,972,2571,1069,2573,1118,2570,1166,2560,1216,2541,1267,2514,1319,2476,1373,2429,1428,2382,1473,2335,1511,2288,1541,2240,1564,2192,1582,2142,1595,2091,1603,1984,1608,1867,1605,1738,1599,1595,1595,490,1595,403,1595,367,1592,333,1586,302,1575,271,1558,242,1533,211,1500,202,1482,197,1457,194,1398,193,1337,187,1292,173,1261,155,1231,118,1183"/>
<area shape="rect" href="classllvm_1_1SmallVectorTemplateBase.html" title="SmallVectorTemplateBase&lt;TriviallyCopyable = false&gt; &#45; This is where we put method implementations that..." alt="" coords="403,1303,580,1344"/>
<area shape="poly" title=" " alt="" coords="135,1169,442,1300,440,1305,132,1174"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="866,979,1018,1004"/>
<area shape="poly" title=" " alt="" coords="1033,997,1136,995,1192,988,1245,975,1284,958,1321,936,1375,893,1378,897,1324,940,1287,962,1247,980,1193,993,1137,1000,1033,1002"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="468,1132,515,1158"/>
<area shape="poly" title=" " alt="" coords="521,1121,559,1098,603,1078,636,1070,665,1067,715,1070,764,1070,789,1063,818,1048,825,1041,829,1032,833,1023,842,1013,864,1002,867,1006,845,1018,838,1026,834,1034,830,1044,821,1053,791,1068,764,1075,715,1076,665,1073,637,1075,605,1083,562,1103,524,1126"/>
<area shape="rect" href="classllvm_1_1LiveIntervals.html" title=" " alt="" coords="1092,1088,1219,1114"/>
<area shape="poly" title=" " alt="" coords="528,1137,604,1128,875,1109,1091,1100,1091,1105,875,1114,604,1133,529,1142"/>
<area shape="rect" href="structllvm_1_1SmallVectorStorage.html" title="Storage for the SmallVector elements." alt="" coords="1071,1166,1240,1207"/>
<area shape="poly" title=" " alt="" coords="530,1144,1041,1174,1071,1176,1070,1182,1040,1179,529,1149"/>
<area shape="rect" href="structllvm_1_1SmallVectorStorage.html" title="Storage for the SmallVector elements." alt="" coords="857,1233,1027,1273"/>
<area shape="poly" title=" " alt="" coords="529,1158,605,1187,737,1218,857,1239,856,1244,736,1223,603,1192,527,1163"/>
<area shape="rect" href="structllvm_1_1SmallVectorStorage.html" title="Storage for the SmallVector elements." alt="" coords="1071,1331,1240,1372"/>
<area shape="poly" title=" " alt="" coords="514,1168,553,1211,578,1234,605,1254,662,1284,723,1307,786,1325,850,1337,970,1351,1070,1353,1070,1358,970,1356,849,1343,785,1330,722,1312,660,1288,603,1258,575,1238,549,1215,510,1171"/>
<area shape="rect" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted." alt="" coords="861,827,1023,852"/>
<area shape="poly" title=" " alt="" coords="1038,845,1246,865,1307,871,1307,876,1246,870,1037,851"/>
<area shape="rect" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="861,451,1023,476"/>
<area shape="poly" title=" " alt="" coords="1038,466,1298,480,1672,494,2108,503,2332,503,2553,500,2858,484,2859,490,2553,505,2333,509,2108,508,1672,500,1298,485,1037,472"/>
<area shape="poly" title=" " alt="" coords="1019,480,1042,494,1056,511,1067,529,1092,550,1116,565,1163,586,1208,609,1228,628,1248,656,1260,683,1263,709,1256,757,1252,780,1251,803,1257,825,1272,848,1288,862,1308,872,1306,876,1286,867,1268,852,1252,827,1246,803,1247,780,1251,756,1258,709,1255,684,1244,658,1224,632,1204,614,1161,591,1114,570,1089,555,1063,532,1051,514,1039,497,1016,484"/>
<area shape="poly" title=" " alt="" coords="1038,458,2576,418,2576,424,1038,464"/>
<area shape="poly" title=" " alt="" coords="1037,446,1064,442,1211,429,1336,424,1549,423,1651,422,1760,417,1884,405,2029,382,2103,362,2105,368,2030,387,1885,410,1761,422,1651,427,1549,429,1336,429,1212,435,1065,447,1038,451"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="858,614,1026,655"/>
<area shape="poly" title=" " alt="" coords="1038,607,1163,584,1237,575,1317,568,1400,567,1485,571,1569,582,1650,602,1718,625,1774,649,1822,673,1864,701,1904,734,1943,772,2032,871,2072,928,2103,988,2139,1081,2134,1083,2098,990,2067,931,2028,874,1939,775,1900,738,1861,706,1819,678,1772,653,1716,630,1649,607,1568,587,1485,576,1400,572,1317,574,1238,580,1163,590,1039,613"/>
<area shape="poly" title=" " alt="" coords="1041,623,1094,625,1149,635,1202,654,1226,669,1248,687,1259,702,1263,718,1261,749,1258,779,1262,793,1272,806,1291,813,1333,822,1458,843,1650,873,1674,881,1716,892,1714,897,1673,886,1649,878,1457,848,1332,827,1289,818,1268,810,1257,795,1253,779,1255,748,1258,718,1254,704,1244,691,1223,673,1200,659,1148,640,1093,631,1041,628"/>
<area shape="poly" title=" " alt="" coords="983,662,1066,722,1092,730,1116,732,1161,728,1182,727,1204,729,1225,737,1248,754,1257,765,1262,778,1261,802,1260,826,1264,837,1272,848,1289,861,1308,870,1306,875,1286,866,1268,852,1259,840,1255,827,1256,802,1256,779,1253,768,1244,757,1223,742,1202,734,1182,732,1161,734,1116,738,1091,735,1063,727,980,666"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper.html" title=" " alt="" coords="5,581,190,621"/>
<area shape="poly" title=" " alt="" coords="205,594,483,593,651,598,820,612,858,617,857,622,819,617,651,604,483,598,205,600"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="407,614,576,655"/>
<area shape="poly" title=" " alt="" coords="205,607,407,624,406,630,204,613"/>
<area shape="poly" title=" " alt="" coords="590,632,858,632,858,637,590,637"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="843,1449,1041,1505"/>
<area shape="poly" title=" " alt="" coords="1056,1488,1220,1499,1321,1502,1429,1501,1543,1494,1658,1481,1773,1460,1883,1430,1928,1416,1963,1402,1994,1382,2028,1350,2052,1319,2072,1286,2104,1216,2125,1153,2136,1108,2141,1109,2130,1154,2109,1218,2077,1288,2056,1322,2032,1353,1997,1386,1966,1406,1930,1421,1884,1435,1774,1466,1659,1487,1543,1500,1430,1506,1321,1507,1220,1505,1055,1493"/>
<area shape="poly" title=" " alt="" coords="976,1436,1010,1389,1038,1335,1044,1297,1045,1247,1049,1198,1054,1177,1063,1163,1085,1147,1109,1142,1132,1143,1156,1148,1179,1153,1201,1155,1223,1150,1244,1135,1258,1117,1263,1099,1261,1061,1255,1021,1258,999,1268,976,1288,949,1313,926,1362,893,1365,898,1316,930,1292,952,1272,978,1263,1000,1261,1021,1266,1061,1269,1100,1263,1119,1248,1139,1225,1155,1202,1160,1178,1159,1155,1154,1132,1148,1109,1147,1088,1152,1067,1167,1059,1180,1054,1198,1050,1247,1049,1298,1043,1336,1014,1392,980,1439"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="413,1449,570,1505"/>
<area shape="poly" title=" " alt="" coords="584,1474,843,1474,843,1480,584,1480"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="884,1028,1000,1054"/>
<area shape="poly" title=" " alt="" coords="1015,1044,1065,1046,1156,1051,1195,1051,1246,1046,1361,1029,1449,1009,1649,949,1740,918,1742,923,1650,954,1451,1014,1362,1034,1246,1051,1195,1056,1155,1056,1065,1051,1015,1049"/>
<area shape="poly" title=" " alt="" coords="1015,1041,1145,1038,1205,1031,1245,1018,1253,1009,1257,999,1260,988,1268,975,1319,927,1368,893,1371,898,1323,931,1272,979,1265,990,1262,1001,1258,1012,1247,1022,1206,1036,1146,1044,1015,1046"/>
<area shape="poly" title=" " alt="" coords="1234,1103,1324,1101,1432,1090,1488,1079,1544,1062,1598,1041,1648,1013,1656,1006,1660,998,1671,979,1713,944,1752,919,1755,923,1716,949,1675,983,1665,1001,1660,1009,1651,1018,1600,1046,1546,1067,1490,1084,1433,1095,1325,1107,1234,1108"/>
<area shape="rect" title=" " alt="" coords="1305,661,1479,701"/>
<area shape="poly" title=" " alt="" coords="1494,673,1536,677,1578,687,1617,705,1651,731,1664,750,1669,770,1664,808,1659,846,1663,864,1675,882,1688,892,1704,899,1702,904,1685,897,1671,885,1658,866,1654,846,1659,808,1664,770,1659,752,1647,735,1615,709,1576,692,1535,683,1494,678"/>
<area shape="rect" title=" " alt="" coords="1270,726,1514,767"/>
<area shape="poly" title=" " alt="" coords="1529,747,1562,754,1594,765,1624,780,1651,800,1659,811,1663,822,1664,843,1665,863,1668,872,1675,881,1704,898,1701,903,1672,886,1663,875,1659,864,1659,843,1658,823,1655,813,1647,804,1621,784,1592,770,1560,759,1528,752"/>
<area shape="rect" href="classllvm_1_1RegisterClassInfo.html" title=" " alt="" coords="1699,1057,1858,1083"/>
<area shape="poly" title=" " alt="" coords="1873,1074,2055,1087,2054,1092,1872,1079"/>
<area shape="rect" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="1701,1107,1856,1132"/>
<area shape="poly" title=" " alt="" coords="1871,1118,1948,1117,2029,1112,2071,1106,2072,1112,2030,1117,1948,1122,1871,1124"/>
<area shape="rect" href="classllvm_1_1BitVector.html" title=" " alt="" coords="1725,1156,1832,1182"/>
<area shape="poly" title=" " alt="" coords="1847,1163,1934,1155,2029,1137,2073,1123,2112,1106,2114,1111,2075,1128,2030,1142,1935,1160,1847,1168"/>
<area shape="rect" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="1712,1205,1845,1231"/>
<area shape="poly" title=" " alt="" coords="1859,1213,1943,1202,1987,1192,2029,1177,2058,1162,2085,1143,2126,1107,2130,1111,2088,1147,2061,1167,2031,1182,1988,1197,1944,1208,1860,1219"/>
<area shape="rect" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx." alt="" coords="1704,1395,1853,1420"/>
<area shape="poly" title=" " alt="" coords="1824,1386,1923,1335,1978,1299,2028,1259,2063,1219,2093,1177,2132,1108,2137,1110,2098,1180,2067,1223,2032,1262,1981,1304,1926,1339,1827,1391"/>
<area shape="rect" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="1315,1379,1469,1404"/>
<area shape="poly" title=" " alt="" coords="1484,1393,1704,1402,1704,1407,1484,1398"/>
<area shape="rect" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="1338,1428,1446,1454"/>
<area shape="poly" title=" " alt="" coords="1461,1441,1550,1440,1649,1434,1728,1418,1729,1423,1650,1439,1551,1446,1461,1446"/>
<area shape="rect" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="1692,571,1865,596"/>
<area shape="poly" title=" " alt="" coords="1880,581,1969,589,2006,598,2031,611,2045,627,2058,648,2079,703,2098,771,2113,845,2133,988,2143,1082,2137,1083,2128,989,2107,846,2093,772,2074,705,2053,650,2041,630,2028,615,2004,603,1969,594,1880,586"/>
<area shape="rect" title=" " alt="" coords="1673,845,1884,871"/>
<area shape="poly" title=" " alt="" coords="1869,873,1885,880,1926,901,1966,927,2038,985,2095,1040,2132,1080,2128,1084,2091,1044,2034,989,1963,931,1923,906,1883,885,1867,878"/>
<area shape="poly" title=" " alt="" coords="2793,440,2902,463,2901,469,2792,445"/>
<area shape="rect" href="classllvm_1_1ReadyQueue.html" title="Helpers for implementing custom MachineSchedStrategy classes." alt="" coords="2312,385,2442,411"/>
<area shape="poly" title=" " alt="" coords="2456,401,2577,409,2576,414,2456,406"/>
<area shape="poly" title=" " alt="" coords="834,119,1329,125,1967,129,2378,129,2432,131,2474,141,2512,161,2554,193,2579,217,2600,243,2636,300,2661,355,2677,397,2672,399,2656,357,2631,303,2596,247,2575,221,2551,198,2509,165,2472,146,2431,137,2378,134,1967,134,1329,130,834,124"/>
<area shape="poly" title=" " alt="" coords="2246,345,2392,349,2473,356,2553,369,2596,380,2635,395,2633,400,2594,385,2552,374,2473,362,2392,354,2246,351"/>
<area shape="rect" href="classllvm_1_1DFAPacketizer.html" title=" " alt="" coords="1707,303,1850,328"/>
<area shape="poly" title=" " alt="" coords="1865,321,2054,340,2053,345,1864,327"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="1712,993,1845,1033"/>
<area shape="poly" title=" " alt="" coords="1826,982,1856,959,1882,931,1891,916,1895,903,1905,872,1940,803,1971,752,1999,700,2027,630,2036,594,2038,565,2041,535,2051,499,2069,458,2091,420,2129,363,2133,366,2095,423,2074,461,2056,500,2046,536,2044,565,2041,595,2032,631,2004,702,1975,755,1945,806,1910,874,1900,905,1895,919,1886,934,1859,963,1829,986"/>
<area shape="rect" href="classllvm_1_1SmallVectorImpl.html" title="This class consists of common code factored out of the SmallVector class to reduce code duplication b..." alt="" coords="1065,1213,1246,1239"/>
<area shape="poly" title=" " alt="" coords="1237,1207,1245,1205,1269,1198,1355,1187,1467,1177,1523,1170,1574,1160,1617,1147,1648,1128,1655,1119,1659,1109,1659,1088,1659,1066,1663,1054,1671,1043,1690,1029,1711,1020,1713,1025,1693,1034,1675,1047,1668,1057,1665,1067,1665,1088,1664,1110,1660,1121,1651,1132,1619,1151,1576,1165,1524,1175,1468,1183,1356,1192,1271,1203,1247,1210,1238,1212"/>
<area shape="poly" title=" " alt="" coords="513,1289,551,1246,575,1227,603,1212,641,1202,691,1196,814,1195,948,1202,1065,1213,1064,1218,947,1207,814,1200,691,1201,642,1207,605,1217,578,1231,554,1250,517,1293"/>
<area shape="rect" href="classllvm_1_1SmallVectorImpl.html" title="This class consists of common code factored out of the SmallVector class to reduce code duplication b..." alt="" coords="851,1297,1033,1323"/>
<area shape="poly" title=" " alt="" coords="560,1346,605,1357,665,1366,712,1369,759,1367,819,1357,871,1341,915,1321,917,1326,873,1346,820,1362,760,1372,712,1375,664,1371,603,1362,559,1351"/>
<area shape="rect" href="classllvm_1_1SmallVectorImpl.html" title="This class consists of common code factored out of the SmallVector class to reduce code duplication b..." alt="" coords="1065,1393,1246,1419"/>
<area shape="poly" title=" " alt="" coords="541,1349,572,1363,605,1374,728,1397,852,1409,968,1412,1064,1409,1064,1415,968,1417,852,1414,727,1403,603,1379,570,1368,539,1353"/>
<area shape="rect" href="classllvm_1_1SmallVectorTemplateCommon.html" title="This is the part of SmallVectorTemplateBase which does not depend on whether the type T is a POD." alt="" coords="9,1303,186,1344"/>
<area shape="poly" title=" " alt="" coords="201,1321,402,1321,402,1326,201,1326"/>
<area shape="poly" title=" " alt="" coords="1244,1159,1245,1158,1269,1150,1328,1138,1379,1133,1468,1131,1509,1128,1552,1120,1597,1104,1648,1076,1655,1069,1659,1061,1663,1052,1672,1043,1711,1023,1713,1028,1675,1047,1668,1055,1664,1063,1660,1072,1651,1080,1599,1109,1553,1125,1510,1134,1468,1137,1379,1138,1328,1143,1271,1155,1247,1163,1246,1164"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title="This is a &#39;vector&#39; (really, a variable&#45;sized array), optimized for the case when the array is small." alt="" coords="1326,1213,1458,1253"/>
<area shape="poly" title=" " alt="" coords="1473,1231,1576,1224,1620,1215,1648,1200,1661,1183,1665,1164,1660,1126,1655,1085,1659,1064,1671,1043,1690,1028,1711,1019,1713,1023,1692,1033,1675,1047,1664,1066,1660,1085,1666,1125,1671,1165,1666,1185,1651,1205,1622,1220,1577,1229,1473,1236"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="1712,1293,1845,1333"/>
<area shape="poly" title=" " alt="" coords="1473,1242,1650,1276,1712,1291,1711,1296,1649,1281,1472,1248"/>
<area shape="poly" title=" " alt="" coords="1035,1292,1325,1242,1326,1247,1036,1297"/>
<area shape="poly" title=" " alt="" coords="1041,1247,1246,1238,1325,1234,1326,1239,1246,1243,1041,1252"/>
<area shape="poly" title=" " alt="" coords="1860,1320,1991,1333,2141,1340,2683,1340,2700,1337,2716,1331,2746,1308,2775,1272,2802,1224,2826,1166,2848,1101,2886,958,2915,809,2937,671,2959,492,2964,493,2942,672,2921,810,2891,959,2853,1103,2831,1168,2806,1226,2780,1275,2750,1312,2718,1336,2701,1343,2683,1345,2141,1345,1991,1338,1859,1326"/>
<area shape="poly" title=" " alt="" coords="1234,1386,1245,1381,1256,1372,1269,1364,1306,1353,1355,1344,1476,1329,1712,1313,1712,1318,1477,1334,1356,1349,1307,1358,1271,1369,1259,1377,1247,1386,1236,1391"/>
<area shape="poly" title=" " alt="" coords="1241,1325,1270,1320,1392,1308,1514,1303,1712,1307,1712,1312,1514,1309,1392,1313,1270,1325,1241,1330"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Store the state used by <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a> heuristics, required for the lifetime of one invocation of <a class="el" href="#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy.">pickNode()</a>.  <a href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Each Scheduling boundary is associated with ready queues.  <a href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a06d6a6e5e48d6e1b0021bd1af2a12e98" id="r_a06d6a6e5e48d6e1b0021bd1af2a12e98"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="#a06d6a6e5e48d6e1b0021bd1af2a12e98a40f7f0675083aaa0ae6f43946859c03b">TopQID</a> = 1
, <a class="el" href="#a06d6a6e5e48d6e1b0021bd1af2a12e98a0644396ca457428e0f89e799f32a1906">BotQID</a> = 2
, <a class="el" href="#a06d6a6e5e48d6e1b0021bd1af2a12e98a2ec88327b6f9d8705576e81f14e6a2fc">LogMaxQID</a> = 2
 }</td></tr>
<tr class="memdesc:a06d6a6e5e48d6e1b0021bd1af2a12e98"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f" title="Queue id of node.">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both)  <a href="#a06d6a6e5e48d6e1b0021bd1af2a12e98">More...</a><br /></td></tr>
<tr class="separator:a06d6a6e5e48d6e1b0021bd1af2a12e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aeb7ccdb955d8d00eb2e06f255a5da223" id="r_aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb7ccdb955d8d00eb2e06f255a5da223">ConvergingVLIWScheduler</a> ()</td></tr>
<tr class="separator:aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989ea7a5acda7a8054e9bc0d827db888" id="r_a989ea7a5acda7a8054e9bc0d827db888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a989ea7a5acda7a8054e9bc0d827db888">~ConvergingVLIWScheduler</a> ()=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a989ea7a5acda7a8054e9bc0d827db888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef655ef720977fd68fbd4bf24b5ab3d8" id="r_aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef655ef720977fd68fbd4bf24b5ab3d8">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">dag</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <br /></td></tr>
<tr class="separator:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bee087d8d270d2eb8823dc5b9dd4e0e" id="r_a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3bee087d8d270d2eb8823dc5b9dd4e0e">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>.  <br /></td></tr>
<tr class="separator:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76f5e165cdf261f940b854e739a789b" id="r_ab76f5e165cdf261f940b854e739a789b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab76f5e165cdf261f940b854e739a789b">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ab76f5e165cdf261f940b854e739a789b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the scheduler's state after scheduling a node.  <br /></td></tr>
<tr class="separator:ab76f5e165cdf261f940b854e739a789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c1e5b05c8d75032ef68b1282aef2b2" id="r_ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad8c1e5b05c8d75032ef68b1282aef2b2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <br /></td></tr>
<tr class="separator:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241c866b4c0500ad383acfd1d87d3983" id="r_a241c866b4c0500ad383acfd1d87d3983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a241c866b4c0500ad383acfd1d87d3983">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a241c866b4c0500ad383acfd1d87d3983"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <br /></td></tr>
<tr class="separator:a241c866b4c0500ad383acfd1d87d3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b23d7e688d2aeeae0f12d2a32314857" id="r_a5b23d7e688d2aeeae0f12d2a32314857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b23d7e688d2aeeae0f12d2a32314857">reportPackets</a> ()</td></tr>
<tr class="separator:a5b23d7e688d2aeeae0f12d2a32314857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a3d07f24fe972db3fc65bd905a95a5bdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a> ()=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_ae3ec4fd225f0e252e6dfabc03d0903bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <br /></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a9671665fa833900c1b7d4dafe8f7c93e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a0ee5c4dca10fa653801aa73cf1723f84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy.  <br /></td></tr>
<tr class="separator:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_af1f5d487c749cd8b3fe868e48b80a84d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if lanemasks should be tracked.  <br /></td></tr>
<tr class="separator:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a9b216890fb3108d84248b54044fe2670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a2ecebd8a29fabb301a5799dc4d034667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that MBB is about to be processed.  <br /></td></tr>
<tr class="separator:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a1767939c59515562b576fc23075ef7df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a> ()</td></tr>
<tr class="memdesc:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that current MBB is done.  <br /></td></tr>
<tr class="separator:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_af9b2f5ad8048d175fc88cbd6684ac720"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="memdesc:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <br /></td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a3a8386beb0371134711bb85e91c5e616"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <br /></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-types" name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:af9a303a67b1bbedf1f0638d172404be3" id="r_af9a303a67b1bbedf1f0638d172404be3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9a303a67b1bbedf1f0638d172404be3">CandResult</a> { <br />
&#160;&#160;<a class="el" href="#af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293">NoCand</a>
, <a class="el" href="#af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918">NodeOrder</a>
, <a class="el" href="#af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72">SingleExcess</a>
, <a class="el" href="#af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9">SingleCritical</a>
, <br />
&#160;&#160;<a class="el" href="#af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6">SingleMax</a>
, <a class="el" href="#af9a303a67b1bbedf1f0638d172404be3a3236f202562ff72d635a070985b2548e">MultiPressure</a>
, <a class="el" href="#af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c">BestCost</a>
, <a class="el" href="#af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529">Weak</a>
<br />
 }</td></tr>
<tr class="memdesc:af9a303a67b1bbedf1f0638d172404be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the type of <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html" title="Store the state used by ConvergingVLIWScheduler heuristics, required for the lifetime of one invocati...">SchedCandidate</a> found within a single queue.  <a href="#af9a303a67b1bbedf1f0638d172404be3">More...</a><br /></td></tr>
<tr class="separator:af9a303a67b1bbedf1f0638d172404be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a44151db7d080309a772d77b69aaa1984" id="r_a44151db7d080309a772d77b69aaa1984"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a44151db7d080309a772d77b69aaa1984">createVLIWResourceModel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="el" href="#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a44151db7d080309a772d77b69aaa1984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb98e755dacbd7d91a9910fe4dcea63c" id="r_adb98e755dacbd7d91a9910fe4dcea63c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb98e755dacbd7d91a9910fe4dcea63c">pickNodeBidrectional</a> (<a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:adb98e755dacbd7d91a9910fe4dcea63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate node from either the top or bottom queue.  <br /></td></tr>
<tr class="separator:adb98e755dacbd7d91a9910fe4dcea63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c1f9735ae80acb1e429fa095ce3739" id="r_a72c1f9735ae80acb1e429fa095ce3739"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a72c1f9735ae80acb1e429fa095ce3739">pressureChange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">isBotUp</a>)</td></tr>
<tr class="memdesc:a72c1f9735ae80acb1e429fa095ce3739"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction changes the register pressure of a register in the high pressure set.  <br /></td></tr>
<tr class="separator:a72c1f9735ae80acb1e429fa095ce3739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a330eb150020132eb5c092cb3f454" id="r_af64a330eb150020132eb5c092cb3f454"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af64a330eb150020132eb5c092cb3f454">SchedulingCost</a> (<a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate, <a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">verbose</a>)</td></tr>
<tr class="memdesc:af64a330eb150020132eb5c092cb3f454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single point to compute overall scheduling cost.  <br /></td></tr>
<tr class="separator:af64a330eb150020132eb5c092cb3f454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa641d58b022e9702656e1a58369931e5" id="r_aa641d58b022e9702656e1a58369931e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#af9a303a67b1bbedf1f0638d172404be3">CandResult</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa641d58b022e9702656e1a58369931e5">pickNodeFromQueue</a> (<a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zone</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate)</td></tr>
<tr class="memdesc:aa641d58b022e9702656e1a58369931e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate from the top queue.  <br /></td></tr>
<tr class="separator:aa641d58b022e9702656e1a58369931e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c97fda1a0fecd51065dc8a3ce566a3" id="r_af8c97fda1a0fecd51065dc8a3ce566a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *Label, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, int Cost, <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>=<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>())</td></tr>
<tr class="separator:af8c97fda1a0fecd51065dc8a3ce566a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba911ea9e1feddf77d47ae9112f534e0" id="r_aba911ea9e1feddf77d47ae9112f534e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba911ea9e1feddf77d47ae9112f534e0">readyQueueVerboseDump</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate, <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q)</td></tr>
<tr class="separator:aba911ea9e1feddf77d47ae9112f534e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a187af70a733b698fbe59b50ff1fa0073" id="r_a187af70a733b698fbe59b50ff1fa0073"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a187af70a733b698fbe59b50ff1fa0073">DAG</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a187af70a733b698fbe59b50ff1fa0073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeea464a2bbf5ddf0aadd356246ca08d" id="r_aeeea464a2bbf5ddf0aadd356246ca08d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeeea464a2bbf5ddf0aadd356246ca08d">SchedModel</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:aeeea464a2bbf5ddf0aadd356246ca08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70cc4724751ac8752aacd038a455a1c9" id="r_a70cc4724751ac8752aacd038a455a1c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70cc4724751ac8752aacd038a455a1c9">Top</a></td></tr>
<tr class="separator:a70cc4724751ac8752aacd038a455a1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1bc7ac4c6a5eb2974a5fe039a629d3" id="r_a9b1bc7ac4c6a5eb2974a5fe039a629d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9b1bc7ac4c6a5eb2974a5fe039a629d3">Bot</a></td></tr>
<tr class="separator:a9b1bc7ac4c6a5eb2974a5fe039a629d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759b27358170a48eb481884a74250716" id="r_a759b27358170a48eb481884a74250716"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a759b27358170a48eb481884a74250716">HighPressureSets</a></td></tr>
<tr class="memdesc:a759b27358170a48eb481884a74250716"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that have a high pressure level in the region.  <br /></td></tr>
<tr class="separator:a759b27358170a48eb481884a74250716"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-static-attribs" name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:a34187a370b7c8eb6b6d180ac6faccf29" id="r_a34187a370b7c8eb6b6d180ac6faccf29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34187a370b7c8eb6b6d180ac6faccf29">PriorityOne</a> = 200</td></tr>
<tr class="separator:a34187a370b7c8eb6b6d180ac6faccf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92e52d0090af0f8abe764f84b20fd98" id="r_ae92e52d0090af0f8abe764f84b20fd98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae92e52d0090af0f8abe764f84b20fd98">PriorityTwo</a> = 50</td></tr>
<tr class="separator:ae92e52d0090af0f8abe764f84b20fd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc6b321add26cbefb719411e399115a" id="r_aedc6b321add26cbefb719411e399115a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aedc6b321add26cbefb719411e399115a">PriorityThree</a> = 75</td></tr>
<tr class="separator:aedc6b321add26cbefb719411e399115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0d2e07f9810de66c15e10d0d489a8f" id="r_a8e0d2e07f9810de66c15e10d0d489a8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8e0d2e07f9810de66c15e10d0d489a8f">ScaleTwo</a> = 10</td></tr>
<tr class="separator:a8e0d2e07f9810de66c15e10d0d489a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00088">88</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a06d6a6e5e48d6e1b0021bd1af2a12e98" name="a06d6a6e5e48d6e1b0021bd1af2a12e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06d6a6e5e48d6e1b0021bd1af2a12e98">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">anonymous</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f" title="Queue id of node.">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a06d6a6e5e48d6e1b0021bd1af2a12e98a40f7f0675083aaa0ae6f43946859c03b" name="a06d6a6e5e48d6e1b0021bd1af2a12e98a40f7f0675083aaa0ae6f43946859c03b"></a>TopQID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06d6a6e5e48d6e1b0021bd1af2a12e98a0644396ca457428e0f89e799f32a1906" name="a06d6a6e5e48d6e1b0021bd1af2a12e98a0644396ca457428e0f89e799f32a1906"></a>BotQID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a06d6a6e5e48d6e1b0021bd1af2a12e98a2ec88327b6f9d8705576e81f14e6a2fc" name="a06d6a6e5e48d6e1b0021bd1af2a12e98a2ec88327b6f9d8705576e81f14e6a2fc"></a>LogMaxQID&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">219</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

</div>
</div>
<a id="af9a303a67b1bbedf1f0638d172404be3" name="af9a303a67b1bbedf1f0638d172404be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9a303a67b1bbedf1f0638d172404be3">&#9670;&#160;</a></span>CandResult</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#af9a303a67b1bbedf1f0638d172404be3">llvm::ConvergingVLIWScheduler::CandResult</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Represent the type of <a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html" title="Store the state used by ConvergingVLIWScheduler heuristics, required for the lifetime of one invocati...">SchedCandidate</a> found within a single queue. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293" name="af9a303a67b1bbedf1f0638d172404be3ac3d851ccf9fb5b2af20e0a7b7cf50293"></a>NoCand&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918" name="af9a303a67b1bbedf1f0638d172404be3a150549a0e64f5931b47fb787a1f5a918"></a>NodeOrder&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72" name="af9a303a67b1bbedf1f0638d172404be3ac2bece2a2d95f83deb7849561dbdea72"></a>SingleExcess&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9" name="af9a303a67b1bbedf1f0638d172404be3a887ecae32c054a2da68904d6b66ae9c9"></a>SingleCritical&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6" name="af9a303a67b1bbedf1f0638d172404be3ab5998e48e4aa19e1d0158142251e23a6"></a>SingleMax&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a3236f202562ff72d635a070985b2548e" name="af9a303a67b1bbedf1f0638d172404be3a3236f202562ff72d635a070985b2548e"></a>MultiPressure&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c" name="af9a303a67b1bbedf1f0638d172404be3a078181451903d616be973699a842269c"></a>BestCost&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529" name="af9a303a67b1bbedf1f0638d172404be3a30e036317994335b912b3602e732a529"></a>Weak&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00105">105</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aeb7ccdb955d8d00eb2e06f255a5da223" name="aeb7ccdb955d8d00eb2e06f255a5da223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7ccdb955d8d00eb2e06f255a5da223">&#9670;&#160;</a></span>ConvergingVLIWScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00221">221</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

</div>
</div>
<a id="a989ea7a5acda7a8054e9bc0d827db888" name="a989ea7a5acda7a8054e9bc0d827db888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989ea7a5acda7a8054e9bc0d827db888">&#9670;&#160;</a></span>~ConvergingVLIWScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> llvm::ConvergingVLIWScheduler::~ConvergingVLIWScheduler </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a44151db7d080309a772d77b69aaa1984" name="a44151db7d080309a772d77b69aaa1984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44151db7d080309a772d77b69aaa1984">&#9670;&#160;</a></span>createVLIWResourceModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VLIWResourceModel.html">VLIWResourceModel</a> * ConvergingVLIWScheduler::createVLIWResourceModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *</td>          <td class="paramname"><span class="paramname"><em>SchedModel</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a311da7498b4505daad3a41b25a4315cf">llvm::HexagonConvergingVLIWScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00307">307</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00208">SchedModel</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00272">initialize()</a>.</p>

</div>
</div>
<a id="aef655ef720977fd68fbd4bf24b5ab3d8" name="aef655ef720977fd68fbd4bf24b5ab3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef655ef720977fd68fbd4bf24b5ab3d8">&#9670;&#160;</a></span>initialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ConvergingVLIWScheduler::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00272">272</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00688">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00307">createVLIWResourceModel()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="namespacellvm.html#a98542fd5228271fa9cfe67ad0d475e59">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#ad4dced5c2de12fa7f45616103bf27671">llvm::ForceTopDown</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00082">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00079">llvm::VLIWMachineScheduler::getRegClassInfo()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00452">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="RegisterClassInfo_8h_source.html#l00140">llvm::RegisterClassInfo::getRegPressureSetLimit()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00262">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00641">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00134">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::HazardRec</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00215">HighPressureSets</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00155">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::init()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00050">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00135">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a896b704353a0944b794b7793550ccf96">RPThreshold</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00208">SchedModel</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>.</p>

</div>
</div>
<a id="a3bee087d8d270d2eb8823dc5b9dd4e0e" name="a3bee087d8d270d2eb8823dc5b9dd4e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bee087d8d270d2eb8823dc5b9dd4e0e">&#9670;&#160;</a></span>pickNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsTopNode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00952">952</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00130">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Available</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="MachineScheduler_8h_source.html#l00329">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00137">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01158">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00547">llvm::ReadyQueue::empty()</a>, <a class="el" href="namespacellvm.html#a98542fd5228271fa9cfe67ad0d475e59">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#ad4dced5c2de12fa7f45616103bf27671">llvm::ForceTopDown</a>, <a class="el" href="MachineScheduler_8h_source.html#l00449">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00445">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00449">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00446">llvm::SUnit::isTopReady()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00106">NoCand</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00131">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::Pending</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00886">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00771">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00486">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00474">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::removeReady()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">reportPackets()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00094">llvm::ConvergingVLIWScheduler::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8h_source.html#l00328">llvm::ScheduleDAGMI::top()</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>.</p>

</div>
</div>
<a id="adb98e755dacbd7d91a9910fe4dcea63c" name="adb98e755dacbd7d91a9910fe4dcea63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb98e755dacbd7d91a9910fe4dcea63c">&#9670;&#160;</a></span>pickNodeBidrectional()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNodeBidrectional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsTopNode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate node from either the top or bottom queue. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00886">886</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00449">llvm::ScheduleDAGMILive::getBotRPTracker()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00445">llvm::ScheduleDAGMILive::getTopRPTracker()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00106">NoCand</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00771">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00486">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::pickOnlyChoice()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00100">llvm::ConvergingVLIWScheduler::SchedCandidate::SCost</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00109">SingleCritical</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00108">SingleExcess</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00110">SingleMax</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00094">llvm::ConvergingVLIWScheduler::SchedCandidate::SU</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00952">pickNode()</a>.</p>

</div>
</div>
<a id="aa641d58b022e9702656e1a58369931e5" name="aa641d58b022e9702656e1a58369931e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa641d58b022e9702656e1a58369931e5">&#9670;&#160;</a></span>pickNodeFromQueue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#af9a303a67b1bbedf1f0638d172404be3">ConvergingVLIWScheduler::CandResult</a> ConvergingVLIWScheduler::pickNodeFromQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zone</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RPTracker</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Candidate</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate from the top queue. </p>
<p>TODO: getMaxPressureDelta results can be mostly cached for each <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> during DAG building. To adjust for the current scheduling location we need to maintain the number of vreg uses remaining to be top-scheduled. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00771">771</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00555">llvm::ReadyQueue::begin()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00112">BestCost</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">BotQID</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00619">llvm::ReadyQueue::dump()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MachineScheduler_8h_source.html#l00557">llvm::ReadyQueue::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00540">llvm::ReadyQueue::getID()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00454">llvm::ScheduleDAGMILive::getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00452">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03090">llvm::getWeakLeft()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="RegisterPressure_8h_source.html#l00050">llvm::RegisterPressure::MaxSetPressure</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00106">NoCand</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00107">NodeOrder</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00526">readyQueueVerboseDump()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00097">llvm::ConvergingVLIWScheduler::SchedCandidate::RPDelta</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#ae975a1efb9ac8fbcb8254b19460b58f4">SchedDebugVerboseLevel</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00100">llvm::ConvergingVLIWScheduler::SchedCandidate::SCost</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00094">llvm::ConvergingVLIWScheduler::SchedCandidate::SU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">TopQID</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00512">traceCandidate()</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a31aa93f3ca23abfe7364aed7025159f3">UseNewerCandidate</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00113">Weak</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00952">pickNode()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00886">pickNodeBidrectional()</a>.</p>

</div>
</div>
<a id="a72c1f9735ae80acb1e429fa095ce3739" name="a72c1f9735ae80acb1e429fa095ce3739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c1f9735ae80acb1e429fa095ce3739">&#9670;&#160;</a></span>pressureChange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ConvergingVLIWScheduler::pressureChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isBotUp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction changes the register pressure of a register in the high pressure set. </p>
<p>The function returns a negative value if the pressure decreases and a positive value is the pressure increases. If the instruction doesn't use a high pressure register or doesn't change the register pressure, then return 0. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00582">582</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00458">llvm::ScheduleDAGMILive::getPressureDiff()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00215">HighPressureSets</a>, and <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>.</p>

</div>
</div>
<a id="aba911ea9e1feddf77d47ae9112f534e0" name="aba911ea9e1feddf77d47ae9112f534e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba911ea9e1feddf77d47ae9112f534e0">&#9670;&#160;</a></span>readyQueueVerboseDump()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ConvergingVLIWScheduler::readyQueueVerboseDump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RPTracker</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Candidate</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Q</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00526">526</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00555">llvm::ReadyQueue::begin()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="MachineScheduler_8h_source.html#l00557">llvm::ReadyQueue::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00542">llvm::ReadyQueue::getName()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00454">llvm::ScheduleDAGMILive::getRegionCriticalPSets()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00452">llvm::ScheduleDAGMILive::getRegPressure()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RegisterPressure_8h_source.html#l00050">llvm::RegisterPressure::MaxSetPressure</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00771">pickNodeFromQueue()</a>.</p>

</div>
</div>
<a id="a241c866b4c0500ad383acfd1d87d3983" name="a241c866b4c0500ad383acfd1d87d3983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241c866b4c0500ad383acfd1d87d3983">&#9670;&#160;</a></span>releaseBottomNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ConvergingVLIWScheduler::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00327">327</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00145">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00374">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="ad8c1e5b05c8d75032ef68b1282aef2b2" name="ad8c1e5b05c8d75032ef68b1282aef2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c1e5b05c8d75032ef68b1282aef2b2">&#9670;&#160;</a></span>releaseTopNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ConvergingVLIWScheduler::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00312">312</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00145">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::MaxMinLatency</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00374">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::releaseNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="a5b23d7e688d2aeeae0f12d2a32314857" name="a5b23d7e688d2aeeae0f12d2a32314857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b23d7e688d2aeeae0f12d2a32314857">&#9670;&#160;</a></span>reportPackets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ConvergingVLIWScheduler::reportPackets </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">234</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00059">llvm::VLIWResourceModel::getTotalPackets()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00135">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00952">pickNode()</a>.</p>

</div>
</div>
<a id="ab76f5e165cdf261f940b854e739a789b" name="ab76f5e165cdf261f940b854e739a789b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76f5e165cdf261f940b854e739a789b">&#9670;&#160;</a></span>schedNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ConvergingVLIWScheduler::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsTopNode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update the scheduler's state after scheduling a node. </p>
<p>This is the same node that was just returned by <a class="el" href="#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy.">pickNode()</a>. However, <a class="el" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMILive to provide more context and override the top-level schedule() d...">VLIWMachineScheduler</a> needs to update it's state based on the current cycle before <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> does. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l01001">1001</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00416">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00137">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::CurrCycle</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="af64a330eb150020132eb5c092cb3f454" name="af64a330eb150020132eb5c092cb3f454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64a330eb150020132eb5c092cb3f454">&#9670;&#160;</a></span>SchedulingCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ConvergingVLIWScheduler::SchedulingCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Q</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1SchedCandidate.html">SchedCandidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Candidate</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Delta</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>verbose</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Single point to compute overall scheduling cost. </p>
<p>TODO: More heuristics will be used soon. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1HexagonConvergingVLIWScheduler.html#a5b1da83188ad8ac357edfd719ce2680f">llvm::HexagonConvergingVLIWScheduler</a>.</p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">598</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">Bot</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">BotQID</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#a9ff98ac3a6b6ab84ac997e2376a2adcd">CheckEarlyAvail</a>, <a class="el" href="RegisterPressure_8h_source.html#l00241">llvm::RegPressureDelta::CriticalMax</a>, <a class="el" href="RegisterPressure_8h_source.html#l00242">llvm::RegPressureDelta::CurrentMax</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00240">llvm::RegPressureDelta::Excess</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00540">llvm::ReadyQueue::getID()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00125">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l03090">llvm::getWeakLeft()</a>, <a class="el" href="VLIWMachineScheduler_8cpp.html#aa7ce5b4f51bc22f95548d3439f42067a">IgnoreBBRegPressure</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00061">llvm::VLIWResourceModel::isInPacket()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00199">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::isLatencyBound()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00110">llvm::VLIWResourceModel::isResourceAvailable()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00285">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00550">isSingleUnscheduledPred()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00565">isSingleUnscheduledSucc()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00582">pressureChange()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00118">PriorityOne</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00120">PriorityThree</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00119">PriorityTwo</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00135">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::ResourceModel</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00121">ScaleTwo</a>, <a class="el" href="PassBuilderBindings_8cpp.html#a0f79dad1efc582555a443cc11a8fa401">SI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">Top</a>, and <a class="el" href="VLIWMachineScheduler_8h_source.html#l00219">TopQID</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00771">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00526">readyQueueVerboseDump()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<a id="af8c97fda1a0fecd51065dc8a3ce566a3" name="af8c97fda1a0fecd51065dc8a3ce566a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c97fda1a0fecd51065dc8a3ce566a3">&#9670;&#160;</a></span>traceCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> ConvergingVLIWScheduler::traceCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *</td>          <td class="paramname"><span class="paramname"><em>Label</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Q</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Cost</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a></td>          <td class="paramname"><span class="paramname"><em>P</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>()</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00512">512</a> of file <a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">DAG</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01158">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00542">llvm::ReadyQueue::getName()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a54ba3e13db9b9b69e1207e91a66e852b">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00771">pickNodeFromQueue()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a9b1bc7ac4c6a5eb2974a5fe039a629d3" name="a9b1bc7ac4c6a5eb2974a5fe039a629d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1bc7ac4c6a5eb2974a5fe039a629d3">&#9670;&#160;</a></span>Bot</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> llvm::ConvergingVLIWScheduler::Bot</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00212">212</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00272">initialize()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00952">pickNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00886">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00327">releaseBottomNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">reportPackets()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l01001">schedNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<a id="a187af70a733b698fbe59b50ff1fa0073" name="a187af70a733b698fbe59b50ff1fa0073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187af70a733b698fbe59b50ff1fa0073">&#9670;&#160;</a></span>DAG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a>* llvm::ConvergingVLIWScheduler::DAG = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00207">207</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00272">initialize()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00952">pickNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00886">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00771">pickNodeFromQueue()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00582">pressureChange()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00526">readyQueueVerboseDump()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00512">traceCandidate()</a>.</p>

</div>
</div>
<a id="a759b27358170a48eb481884a74250716" name="a759b27358170a48eb481884a74250716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759b27358170a48eb481884a74250716">&#9670;&#160;</a></span>HighPressureSets</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; llvm::ConvergingVLIWScheduler::HighPressureSets</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>List of pressure sets that have a high pressure level in the region. </p>

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00215">215</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00272">initialize()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00582">pressureChange()</a>.</p>

</div>
</div>
<a id="a34187a370b7c8eb6b6d180ac6faccf29" name="a34187a370b7c8eb6b6d180ac6faccf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34187a370b7c8eb6b6d180ac6faccf29">&#9670;&#160;</a></span>PriorityOne</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::ConvergingVLIWScheduler::PriorityOne = 200</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00118">118</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>.</p>

</div>
</div>
<a id="aedc6b321add26cbefb719411e399115a" name="aedc6b321add26cbefb719411e399115a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedc6b321add26cbefb719411e399115a">&#9670;&#160;</a></span>PriorityThree</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::ConvergingVLIWScheduler::PriorityThree = 75</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00120">120</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>.</p>

</div>
</div>
<a id="ae92e52d0090af0f8abe764f84b20fd98" name="ae92e52d0090af0f8abe764f84b20fd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92e52d0090af0f8abe764f84b20fd98">&#9670;&#160;</a></span>PriorityTwo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::ConvergingVLIWScheduler::PriorityTwo = 50</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00119">119</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<a id="a8e0d2e07f9810de66c15e10d0d489a8f" name="a8e0d2e07f9810de66c15e10d0d489a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0d2e07f9810de66c15e10d0d489a8f">&#9670;&#160;</a></span>ScaleTwo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::ConvergingVLIWScheduler::ScaleTwo = 10</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00121">121</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>.</p>

</div>
</div>
<a id="aeeea464a2bbf5ddf0aadd356246ca08d" name="aeeea464a2bbf5ddf0aadd356246ca08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeea464a2bbf5ddf0aadd356246ca08d">&#9670;&#160;</a></span>SchedModel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>* llvm::ConvergingVLIWScheduler::SchedModel = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00208">208</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00389">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpCycle()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00416">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::bumpNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00363">llvm::ConvergingVLIWScheduler::VLIWSchedBoundary::checkHazard()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00307">createVLIWResourceModel()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00040">llvm::HexagonConvergingVLIWScheduler::createVLIWResourceModel()</a>, and <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00272">initialize()</a>.</p>

</div>
</div>
<a id="a70cc4724751ac8752aacd038a455a1c9" name="a70cc4724751ac8752aacd038a455a1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70cc4724751ac8752aacd038a455a1c9">&#9670;&#160;</a></span>Top</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1ConvergingVLIWScheduler_1_1VLIWSchedBoundary.html">VLIWSchedBoundary</a> llvm::ConvergingVLIWScheduler::Top</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="VLIWMachineScheduler_8h_source.html#l00211">211</a> of file <a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00272">initialize()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00952">pickNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00886">pickNodeBidrectional()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00312">releaseTopNode()</a>, <a class="el" href="VLIWMachineScheduler_8h_source.html#l00234">reportPackets()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l01001">schedNode()</a>, <a class="el" href="VLIWMachineScheduler_8cpp_source.html#l00598">SchedulingCost()</a>, and <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00045">llvm::HexagonConvergingVLIWScheduler::SchedulingCost()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="VLIWMachineScheduler_8h_source.html">VLIWMachineScheduler.h</a></li>
<li>lib/CodeGen/<a class="el" href="VLIWMachineScheduler_8cpp_source.html">VLIWMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 18:33:17 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
