<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_V1.9.7.01Beta_GowinSynthesis-only\IDE\ipcore\gowin_empu_gw1ns4\data\gowin_empu.v<br>
D:\Gowin\Gowin_V1.9.7.01Beta_GowinSynthesis-only\IDE\ipcore\gowin_empu_gw1ns4\data\gowin_empu_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.7.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 04 10:36:42 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>Gowin_EMPU_Top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW1NSR-LV4CQN48GC7/I6</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW1NSR-4C</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/O Port </b></td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>116</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>46</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLNCE</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>61</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>53</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>19</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>User Flash </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspFLASH256K</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>EMCU </b></td>
<td>1</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label">Logic</td>
<td>158(158 LUTs, 0 ALUs) / 4608</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>116 / 3573</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>1 / 3573</td>
<td>1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>115 / 3573</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>8 / 10</td>
<td>80%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>reset_n</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>reset_n_ibuf/I </td>
</tr>
</table><br/>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>100.0(MHz)</td>
<td>89.9(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>reset_n</td>
<td>100.0(MHz)</td>
<td>325.7(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.996</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.339</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.691</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/F</td>
</tr>
<tr>
<td>2.861</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16/I1</td>
</tr>
<tr>
<td>3.676</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/I1</td>
</tr>
<tr>
<td>4.846</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12/I0</td>
</tr>
<tr>
<td>5.966</td>
<td>0.764</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s12/F</td>
</tr>
<tr>
<td>6.322</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.085</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.089</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.728, 73.009%; route: 0.269, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.208, 60.231%; route: 1.778, 33.392%; tC2Q: 0.340, 6.377% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.729, 67.222%; route: 0.356, 32.778% </td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.996</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.339</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.691</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/F</td>
</tr>
<tr>
<td>2.861</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16/I1</td>
</tr>
<tr>
<td>3.676</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/I1</td>
</tr>
<tr>
<td>4.846</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s13/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13/I0</td>
</tr>
<tr>
<td>5.966</td>
<td>0.764</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n325_s13/F</td>
</tr>
<tr>
<td>6.322</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.085</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 1.455, 73.009%; route: 0.538, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 6.416, 62.215%; route: 3.557, 34.492%; tC2Q: 0.340, 3.293% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 1.459, 67.222%; route: 0.711, 32.778% </td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.996</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.339</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.691</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s21/F</td>
</tr>
<tr>
<td>2.861</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16/I1</td>
</tr>
<tr>
<td>3.676</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n326_s16/F</td>
</tr>
<tr>
<td>4.031</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/I1</td>
</tr>
<tr>
<td>4.846</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_5_s5/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s12/I3</td>
</tr>
<tr>
<td>5.665</td>
<td>0.463</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n324_s12/F</td>
</tr>
<tr>
<td>6.021</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.085</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_2_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.183, 73.009%; route: 0.807, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.323, 62.161%; route: 5.335, 35.574%; tC2Q: 0.340, 2.265% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 2.188, 67.222%; route: 1.067, 32.778% </td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.996</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.339</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>1.691</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n87_s1/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n87_s1/F</td>
</tr>
<tr>
<td>2.861</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n73_s1/I2</td>
</tr>
<tr>
<td>3.471</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n73_s1/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n141_s0/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n141_s0/F</td>
</tr>
<tr>
<td>4.791</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.085</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 2.910, 73.009%; route: 1.076, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.355, 61.536%; route: 6.758, 36.623%; tC2Q: 0.340, 1.841% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 2.918, 67.222%; route: 1.423, 32.778% </td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">From</td>
<td>Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table><br/>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tINS</td>
<td>RR</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.996</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>0.339</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>1.691</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n87_s1/I1</td>
</tr>
<tr>
<td>2.506</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n87_s1/F</td>
</tr>
<tr>
<td>2.861</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n73_s1/I2</td>
</tr>
<tr>
<td>3.471</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n73_s1/F</td>
</tr>
<tr>
<td>3.826</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n140_s0/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/n140_s0/F</td>
</tr>
<tr>
<td>4.791</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/D</td>
</tr>
</table><br/>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>5.729</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>123</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>6.085</td>
<td>0.355</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/CLK</td>
</tr>
</table><br/>
<b>Path Statistic:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 3.638, 73.009%; route: 1.345, 26.991% </td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.388, 61.109%; route: 8.181, 37.341%; tC2Q: 0.340, 1.550% </td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 3.647, 67.222%; route: 1.778, 32.778% </td></tr>
</table>
<br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:3s realtime, 0h:0m:2s cputime
<br/>
Memory peak: 44.1MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
