# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../pynq_test.gen/sources_1/bd/MainDesign/ipshared/ec67/hdl" --include "../../../../pynq_test.gen/sources_1/bd/MainDesign/ipshared/b28c/hdl" --include "../../../../pynq_test.gen/sources_1/bd/MainDesign/ipshared/a4a8/hdl" --include "../../../../pynq_test.ip_user_files/ipstatic" --include "F:/programy/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../pynq_test.srcs/sources_1/new/LEDController.v" \
"../../../../pynq_test.srcs/sources_1/new/Toggle.v" \
"../../../../pynq_test.srcs/sources_1/new/ClockDivider.v" \
"../../../../pynq_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../pynq_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../pynq_test.srcs/sources_1/new/HDMI_CLK.v" \
"../../../../pynq_test.srcs/sources_1/new/TMDS_encoder.v" \
"../../../../pynq_test.srcs/sources_1/new/HDMI.v" \
"../../../../pynq_test.gen/sources_1/ip/selectio_wiz_1/selectio_wiz_1_selectio_wiz.v" \
"../../../../pynq_test.gen/sources_1/ip/selectio_wiz_1/selectio_wiz_1.v" \
"../../../../pynq_test.srcs/sources_1/new/HDMI_OUT.v" \
"../../../../pynq_test.srcs/sources_1/new/OR_GATE.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_LEDController_0_0/sim/MainDesign_LEDController_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_Toggle_0_0/sim/MainDesign_Toggle_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_ClockDivider_0_0/sim/MainDesign_ClockDivider_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_HDMI_CLK_0_0/sim/MainDesign_HDMI_CLK_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_HDMI_0_0/sim/MainDesign_HDMI_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_HDMI_OUT_0_0/sim/MainDesign_HDMI_OUT_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_processing_system7_0_0/sim/MainDesign_processing_system7_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_xbar_0/sim/MainDesign_xbar_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_OR_GATE_0_0/sim/MainDesign_OR_GATE_0_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_auto_pc_0/sim/MainDesign_auto_pc_0.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/ip/MainDesign_auto_pc_1/sim/MainDesign_auto_pc_1.v" \
"../../../../pynq_test.ip_user_files/bd/MainDesign/sim/MainDesign.v" \
"../../../../pynq_test.gen/sources_1/bd/MainDesign/hdl/MainDesign_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
