--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.948ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: fast/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: fast/clkfbout
--------------------------------------------------------------------------------
Slack: 315.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: fast/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: fast/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 59555 paths analyzed, 9447 endpoints analyzed, 126 failing endpoints
 126 timing errors detected. (126 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.715ns.
--------------------------------------------------------------------------------
Slack:                  -0.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_0 (FF)
  Destination:          L_reg/M_data_q_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.690 - 0.717)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_0 to L_reg/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   M_reg_regOut[3]
                                                       L_reg/M_addr_q_0
    SLICE_X13Y44.A3      net (fanout=203)      1.781   M_reg_regOut[2]
    SLICE_X13Y44.A       Tilo                  0.259   Mmux__n1560_10
                                                       Mmux__n1560_10
    SLICE_X10Y37.D4      net (fanout=1)        1.210   Mmux__n1560_10
    SLICE_X10Y37.CMUX    Topdc                 0.402   Mmux__n1560_81
                                                       Mmux__n1560_4
                                                       Mmux__n1560_2_f7
    SLICE_X13Y32.D3      net (fanout=1)        1.128   _n15601
    SLICE_X13Y32.CLK     Tas                   0.373   L_reg/M_data_q[21]
                                                       L_reg/Mmux_M_data_d141
                                                       L_reg/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.464ns logic, 4.119ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_counts_q_196 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.756 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_counts_q_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_18
    SLICE_X9Y35.C1       net (fanout=4)        0.760   tmr/M_ctr_q[18]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y14.B6      net (fanout=24)       0.858   maxval<24>5_116
    SLICE_X21Y14.CLK     Tas                   0.373   M_counts_q[196]
                                                       M_counts_q_196_rstpot
                                                       M_counts_q_196
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (1.416ns logic, 4.110ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_counts_q_195 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.697 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_counts_q_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_18
    SLICE_X9Y35.C1       net (fanout=4)        0.760   tmr/M_ctr_q[18]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y16.A6      net (fanout=24)       0.791   maxval<24>5_116
    SLICE_X21Y16.CLK     Tas                   0.373   M_counts_q[195]
                                                       M_counts_q_195_rstpot
                                                       M_counts_q_195
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (1.416ns logic, 4.043ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_counts_q_193 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.509ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.755 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_counts_q_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_18
    SLICE_X9Y35.C1       net (fanout=4)        0.760   tmr/M_ctr_q[18]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X22Y13.B6      net (fanout=24)       0.865   maxval<24>5_116
    SLICE_X22Y13.CLK     Tas                   0.349   M_counts_q[193]
                                                       M_counts_q_193_rstpot
                                                       M_counts_q_193
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (1.392ns logic, 4.117ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_counts_q_264 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.697 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_counts_q_264
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_18
    SLICE_X9Y35.C1       net (fanout=4)        0.760   tmr/M_ctr_q[18]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X20Y16.B6      net (fanout=24)       0.791   maxval<24>5_116
    SLICE_X20Y16.CLK     Tas                   0.339   M_counts_q[264]
                                                       M_counts_q_264_rstpot
                                                       M_counts_q_264
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (1.382ns logic, 4.043ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_counts_q_241 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.479ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.755 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_counts_q_241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_18
    SLICE_X9Y35.C1       net (fanout=4)        0.760   tmr/M_ctr_q[18]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y13.C6      net (fanout=24)       0.811   maxval<24>5_116
    SLICE_X21Y13.CLK     Tas                   0.373   M_counts_q[241]
                                                       M_counts_q_241_rstpot
                                                       M_counts_q_241
    -------------------------------------------------  ---------------------------
    Total                                      5.479ns (1.416ns logic, 4.063ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_counts_q_196 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 3)
  Clock Path Skew:      0.012ns (0.756 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_counts_q_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_22
    SLICE_X9Y35.C2       net (fanout=4)        0.763   tmr/M_ctr_q[22]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y14.B6      net (fanout=24)       0.858   maxval<24>5_116
    SLICE_X21Y14.CLK     Tas                   0.373   M_counts_q[196]
                                                       M_counts_q_196_rstpot
                                                       M_counts_q_196
    -------------------------------------------------  ---------------------------
    Total                                      5.434ns (1.321ns logic, 4.113ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_counts_q_195 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.697 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_counts_q_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_22
    SLICE_X9Y35.C2       net (fanout=4)        0.763   tmr/M_ctr_q[22]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y16.A6      net (fanout=24)       0.791   maxval<24>5_116
    SLICE_X21Y16.CLK     Tas                   0.373   M_counts_q[195]
                                                       M_counts_q_195_rstpot
                                                       M_counts_q_195
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (1.321ns logic, 4.046ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_counts_q_223 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.416ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.755 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_counts_q_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_18
    SLICE_X9Y35.C1       net (fanout=4)        0.760   tmr/M_ctr_q[18]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y13.B5      net (fanout=24)       0.748   maxval<24>5_116
    SLICE_X21Y13.CLK     Tas                   0.373   M_counts_q[241]
                                                       M_counts_q_223_rstpot
                                                       M_counts_q_223
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (1.416ns logic, 4.000ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_counts_q_193 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.755 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_counts_q_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_22
    SLICE_X9Y35.C2       net (fanout=4)        0.763   tmr/M_ctr_q[22]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X22Y13.B6      net (fanout=24)       0.865   maxval<24>5_116
    SLICE_X22Y13.CLK     Tas                   0.349   M_counts_q[193]
                                                       M_counts_q_193_rstpot
                                                       M_counts_q_193
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (1.297ns logic, 4.120ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Destination:          L_reg/M_byte_ct_q_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.314ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.604 - 0.680)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_state_q_FSM_FFd2 to L_reg/M_byte_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.AQ       Tcko                  0.430   avr/M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    SLICE_X13Y8.A3       net (fanout=11)       0.841   avr/M_state_q_FSM_FFd2
    SLICE_X13Y8.A        Tilo                  0.259   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/Mmux_busy11
    SLICE_X13Y29.D5      net (fanout=12)       1.684   M_avr_tx_busy
    SLICE_X13Y29.D       Tilo                  0.259   M_reg_regOut[3]
                                                       L_reg/_n0234_inv1
    SLICE_X18Y16.CE      net (fanout=1)        1.527   L_reg/_n0234_inv
    SLICE_X18Y16.CLK     Tceck                 0.314   L_reg/M_byte_ct_q[0]
                                                       L_reg/M_byte_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (1.262ns logic, 4.052ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_state_q_FSM_FFd2 (FF)
  Destination:          L_reg/M_byte_ct_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.076ns (0.604 - 0.680)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_state_q_FSM_FFd2 to L_reg/M_byte_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y5.AQ       Tcko                  0.430   avr/M_state_q_FSM_FFd2
                                                       avr/uart_tx/M_state_q_FSM_FFd2
    SLICE_X13Y8.A3       net (fanout=11)       0.841   avr/M_state_q_FSM_FFd2
    SLICE_X13Y8.A        Tilo                  0.259   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/Mmux_busy11
    SLICE_X13Y29.D5      net (fanout=12)       1.684   M_avr_tx_busy
    SLICE_X13Y29.D       Tilo                  0.259   M_reg_regOut[3]
                                                       L_reg/_n0234_inv1
    SLICE_X18Y16.CE      net (fanout=1)        1.527   L_reg/_n0234_inv
    SLICE_X18Y16.CLK     Tceck                 0.307   L_reg/M_byte_ct_q[0]
                                                       L_reg/M_byte_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.307ns (1.255ns logic, 4.052ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_counts_q_264 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.697 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_counts_q_264
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_22
    SLICE_X9Y35.C2       net (fanout=4)        0.763   tmr/M_ctr_q[22]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X20Y16.B6      net (fanout=24)       0.791   maxval<24>5_116
    SLICE_X20Y16.CLK     Tas                   0.339   M_counts_q[264]
                                                       M_counts_q_264_rstpot
                                                       M_counts_q_264
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (1.287ns logic, 4.046ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_0 (FF)
  Destination:          L_reg/M_addr_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.376ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_0 to L_reg/M_addr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   M_reg_regOut[3]
                                                       L_reg/M_addr_q_0
    SLICE_X14Y7.A5       net (fanout=203)      2.047   M_reg_regOut[2]
    SLICE_X14Y7.BMUX     Topab                 0.519   L_reg/Madd_M_addr_q[31]_GND_18_o_add_31_OUT_cy[3]
                                                       L_reg/Madd_M_addr_q[31]_GND_18_o_add_31_OUT_lut<0>_INV_0
                                                       L_reg/Madd_M_addr_q[31]_GND_18_o_add_31_OUT_cy<3>
    SLICE_X13Y29.B6      net (fanout=1)        2.007   L_reg/M_addr_q[31]_GND_18_o_add_31_OUT[1]
    SLICE_X13Y29.CLK     Tas                   0.373   M_reg_regOut[3]
                                                       L_reg/Mmux_M_addr_d121
                                                       L_reg/M_addr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.376ns (1.322ns logic, 4.054ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_counts_q_241 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.387ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.755 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_counts_q_241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_22
    SLICE_X9Y35.C2       net (fanout=4)        0.763   tmr/M_ctr_q[22]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y13.C6      net (fanout=24)       0.811   maxval<24>5_116
    SLICE_X21Y13.CLK     Tas                   0.373   M_counts_q[241]
                                                       M_counts_q_241_rstpot
                                                       M_counts_q_241
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (1.321ns logic, 4.066ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_1 (FF)
  Destination:          L_reg/M_data_q_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.690 - 0.717)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_1 to L_reg/M_data_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.430   M_reg_regOut[3]
                                                       L_reg/M_addr_q_1
    SLICE_X13Y44.A6      net (fanout=203)      1.530   M_reg_regOut[3]
    SLICE_X13Y44.A       Tilo                  0.259   Mmux__n1560_10
                                                       Mmux__n1560_10
    SLICE_X10Y37.D4      net (fanout=1)        1.210   Mmux__n1560_10
    SLICE_X10Y37.CMUX    Topdc                 0.402   Mmux__n1560_81
                                                       Mmux__n1560_4
                                                       Mmux__n1560_2_f7
    SLICE_X13Y32.D3      net (fanout=1)        1.128   _n15601
    SLICE_X13Y32.CLK     Tas                   0.373   L_reg/M_data_q[21]
                                                       L_reg/Mmux_M_data_d141
                                                       L_reg/M_data_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (1.464ns logic, 3.868ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/M_addr_q_1 (FF)
  Destination:          L_reg/M_addr_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/M_addr_q_1 to L_reg/M_addr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.BQ      Tcko                  0.430   M_reg_regOut[3]
                                                       L_reg/M_addr_q_1
    SLICE_X14Y7.B5       net (fanout=203)      2.116   M_reg_regOut[3]
    SLICE_X14Y7.BMUX     Topbb                 0.428   L_reg/Madd_M_addr_q[31]_GND_18_o_add_31_OUT_cy[3]
                                                       M_reg_regOut[3]_rt
                                                       L_reg/Madd_M_addr_q[31]_GND_18_o_add_31_OUT_cy<3>
    SLICE_X13Y29.B6      net (fanout=1)        2.007   L_reg/M_addr_q[31]_GND_18_o_add_31_OUT[1]
    SLICE_X13Y29.CLK     Tas                   0.373   M_reg_regOut[3]
                                                       L_reg/Mmux_M_addr_d121
                                                       L_reg/M_addr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (1.231ns logic, 4.123ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_blockFlag_q (FF)
  Destination:          L_reg/M_byte_ct_q_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.604 - 0.704)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_blockFlag_q to L_reg/M_byte_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y8.AQ        Tcko                  0.525   avr/M_blockFlag_q
                                                       avr/uart_tx/M_blockFlag_q
    SLICE_X13Y8.A6       net (fanout=9)        0.683   avr/M_blockFlag_q
    SLICE_X13Y8.A        Tilo                  0.259   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/Mmux_busy11
    SLICE_X13Y29.D5      net (fanout=12)       1.684   M_avr_tx_busy
    SLICE_X13Y29.D       Tilo                  0.259   M_reg_regOut[3]
                                                       L_reg/_n0234_inv1
    SLICE_X18Y16.CE      net (fanout=1)        1.527   L_reg/_n0234_inv
    SLICE_X18Y16.CLK     Tceck                 0.314   L_reg/M_byte_ct_q[0]
                                                       L_reg/M_byte_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (1.357ns logic, 3.894ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/uart_tx/M_blockFlag_q (FF)
  Destination:          L_reg/M_byte_ct_q_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.244ns (Levels of Logic = 2)
  Clock Path Skew:      -0.100ns (0.604 - 0.704)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/uart_tx/M_blockFlag_q to L_reg/M_byte_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y8.AQ        Tcko                  0.525   avr/M_blockFlag_q
                                                       avr/uart_tx/M_blockFlag_q
    SLICE_X13Y8.A6       net (fanout=9)        0.683   avr/M_blockFlag_q
    SLICE_X13Y8.A        Tilo                  0.259   avr/uart_tx/M_savedData_q[0]
                                                       avr/uart_tx/Mmux_busy11
    SLICE_X13Y29.D5      net (fanout=12)       1.684   M_avr_tx_busy
    SLICE_X13Y29.D       Tilo                  0.259   M_reg_regOut[3]
                                                       L_reg/_n0234_inv1
    SLICE_X18Y16.CE      net (fanout=1)        1.527   L_reg/_n0234_inv
    SLICE_X18Y16.CLK     Tceck                 0.307   L_reg/M_byte_ct_q[0]
                                                       L_reg/M_byte_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.244ns (1.350ns logic, 3.894ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_counts_q_196 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.756 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_counts_q_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_19
    SLICE_X9Y35.C3       net (fanout=4)        0.567   tmr/M_ctr_q[19]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y14.B6      net (fanout=24)       0.858   maxval<24>5_116
    SLICE_X21Y14.CLK     Tas                   0.373   M_counts_q[196]
                                                       M_counts_q_196_rstpot
                                                       M_counts_q_196
    -------------------------------------------------  ---------------------------
    Total                                      5.333ns (1.416ns logic, 3.917ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_counts_q_195 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.697 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_counts_q_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_19
    SLICE_X9Y35.C3       net (fanout=4)        0.567   tmr/M_ctr_q[19]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y16.A6      net (fanout=24)       0.791   maxval<24>5_116
    SLICE_X21Y16.CLK     Tas                   0.373   M_counts_q[195]
                                                       M_counts_q_195_rstpot
                                                       M_counts_q_195
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.416ns logic, 3.850ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_counts_q_223 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.324ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.755 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_counts_q_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_22
    SLICE_X9Y35.C2       net (fanout=4)        0.763   tmr/M_ctr_q[22]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y13.B5      net (fanout=24)       0.748   maxval<24>5_116
    SLICE_X21Y13.CLK     Tas                   0.373   M_counts_q[241]
                                                       M_counts_q_223_rstpot
                                                       M_counts_q_223
    -------------------------------------------------  ---------------------------
    Total                                      5.324ns (1.321ns logic, 4.003ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_22 (FF)
  Destination:          M_count_store_q_239 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_22 to M_count_store_q_239
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.BQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_22
    SLICE_X9Y35.D1       net (fanout=4)        0.764   tmr/M_ctr_q[22]
    SLICE_X9Y35.D        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_1
    SLICE_X21Y19.A5      net (fanout=29)       2.312   tmr/maxval<24>4
    SLICE_X21Y19.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<24>5_rstpot_9
    SLICE_X20Y25.A6      net (fanout=25)       0.888   maxval<24>5_rstpot9
    SLICE_X20Y25.CLK     Tas                   0.339   M_count_store_q[231]
                                                       M_count_store_q_239_dpot
                                                       M_count_store_q_239
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (1.287ns logic, 3.964ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_counts_q_193 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.316ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.755 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_counts_q_193
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_19
    SLICE_X9Y35.C3       net (fanout=4)        0.567   tmr/M_ctr_q[19]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X22Y13.B6      net (fanout=24)       0.865   maxval<24>5_116
    SLICE_X22Y13.CLK     Tas                   0.349   M_counts_q[193]
                                                       M_counts_q_193_rstpot
                                                       M_counts_q_193
    -------------------------------------------------  ---------------------------
    Total                                      5.316ns (1.392ns logic, 3.924ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_23 (FF)
  Destination:          M_count_store_q_239 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.685 - 0.744)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_23 to M_count_store_q_239
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y35.CQ      Tcko                  0.430   tmr/M_ctr_q[23]
                                                       tmr/M_ctr_q_23
    SLICE_X9Y35.D2       net (fanout=4)        0.760   tmr/M_ctr_q[23]
    SLICE_X9Y35.D        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_1
    SLICE_X21Y19.A5      net (fanout=29)       2.312   tmr/maxval<24>4
    SLICE_X21Y19.A       Tilo                  0.259   M_count_store_q[235]
                                                       tmr/maxval<24>5_rstpot_9
    SLICE_X20Y25.A6      net (fanout=25)       0.888   maxval<24>5_rstpot9
    SLICE_X20Y25.CLK     Tas                   0.339   M_count_store_q[231]
                                                       M_count_store_q_239_dpot
                                                       M_count_store_q_239
    -------------------------------------------------  ---------------------------
    Total                                      5.247ns (1.287ns logic, 3.960ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_counts_q_196 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.296ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.756 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_counts_q_196
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_15
    SLICE_X9Y35.C4       net (fanout=4)        0.530   tmr/M_ctr_q[15]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y14.B6      net (fanout=24)       0.858   maxval<24>5_116
    SLICE_X21Y14.CLK     Tas                   0.373   M_counts_q[196]
                                                       M_counts_q_196_rstpot
                                                       M_counts_q_196
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (1.416ns logic, 3.880ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_counts_q_264 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.232ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.697 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_counts_q_264
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_19
    SLICE_X9Y35.C3       net (fanout=4)        0.567   tmr/M_ctr_q[19]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X20Y16.B6      net (fanout=24)       0.791   maxval<24>5_116
    SLICE_X20Y16.CLK     Tas                   0.339   M_counts_q[264]
                                                       M_counts_q_264_rstpot
                                                       M_counts_q_264
    -------------------------------------------------  ---------------------------
    Total                                      5.232ns (1.382ns logic, 3.850ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_15 (FF)
  Destination:          M_counts_q_195 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.697 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_15 to M_counts_q_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_15
    SLICE_X9Y35.C4       net (fanout=4)        0.530   tmr/M_ctr_q[15]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y16.A6      net (fanout=24)       0.791   maxval<24>5_116
    SLICE_X21Y16.CLK     Tas                   0.373   M_counts_q[195]
                                                       M_counts_q_195_rstpot
                                                       M_counts_q_195
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (1.416ns logic, 3.813ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_19 (FF)
  Destination:          M_counts_q_241 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.286ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.755 - 0.748)
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_19 to M_counts_q_241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_19
    SLICE_X9Y35.C3       net (fanout=4)        0.567   tmr/M_ctr_q[19]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X21Y13.C6      net (fanout=24)       0.811   maxval<24>5_116
    SLICE_X21Y13.CLK     Tas                   0.373   M_counts_q[241]
                                                       M_counts_q_241_rstpot
                                                       M_counts_q_241
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (1.416ns logic, 3.870ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tmr/M_ctr_q_18 (FF)
  Destination:          M_counts_q_220 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         M_fast_CLK_OUT2 rising at 0.000ns
  Destination Clock:    M_fast_CLK_OUT2 rising at 5.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.197ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tmr/M_ctr_q_18 to M_counts_q_220
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   tmr/M_ctr_q[17]
                                                       tmr/M_ctr_q_18
    SLICE_X9Y35.C1       net (fanout=4)        0.760   tmr/M_ctr_q[18]
    SLICE_X9Y35.C        Tilo                  0.259   M_counts_q[689]
                                                       tmr/maxval<24>4_2
    SLICE_X19Y13.B3      net (fanout=17)       2.492   maxval<24>41
    SLICE_X19Y13.B       Tilo                  0.259   M_counts_q[194]
                                                       tmr/maxval<24>5_18
    SLICE_X19Y11.D4      net (fanout=24)       0.605   maxval<24>5_116
    SLICE_X19Y11.CLK     Tas                   0.373   M_counts_q[220]
                                                       M_counts_q_220_rstpot
                                                       M_counts_q_220
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (1.416ns logic, 3.857ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fast_clkout1 = PERIOD TIMEGRP "fast_clkout1" TS_clk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fast/clkout2_buf/I0
  Logical resource: fast/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fast/clkout1
--------------------------------------------------------------------------------
Slack: 2.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_2/CLK0
  Logical resource: ydupA/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_1/CLK0
  Logical resource: ydupB/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y49.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0_0/CLK0
  Logical resource: ydupC/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y31.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.134ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_pipe_q_0/CLK0
  Logical resource: ydupD/sync_gen_0[0].sync/M_pipe_q_0/CLK0
  Location pin: ILOGIC_X0Y5.CLK0
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 3.601ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_busy_q/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X4Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_0/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_1/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_2/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[3]/CLK
  Logical resource: L_reg/M_timeout_q_3/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_4/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_5/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_6/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[7]/CLK
  Logical resource: L_reg/M_timeout_q_7/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_8/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_9/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_10/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[11]/CLK
  Logical resource: L_reg/M_timeout_q_11/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_12/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_13/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_14/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[15]/CLK
  Logical resource: L_reg/M_timeout_q_15/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_16/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_17/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_18/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_timeout_q[19]/CLK
  Logical resource: L_reg/M_timeout_q_19/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: M_fast_CLK_OUT2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     22.860ns|            0|          126|            0|        59555|
| TS_fast_clkout1               |      5.000ns|      5.715ns|          N/A|          126|            0|        59555|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.715|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 126  Score: 22418  (Setup/Max: 22418, Hold: 0)

Constraints cover 59555 paths, 0 nets, and 12261 connections

Design statistics:
   Minimum period:   5.715ns{1}   (Maximum frequency: 174.978MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 16 14:23:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



