{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481057326077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481057326089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 12:48:45 2016 " "Processing started: Tue Dec 06 12:48:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481057326089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057326089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_4 -c Lab_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_4 -c Lab_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057326089 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1481057326960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_4_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_4_testchench " "Found entity 1: Lab_4_testchench" {  } { { "Lab_4_testbench.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_4 " "Found entity 1: Lab_4" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356626 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_unit " "Found entity 2: control_unit" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrROM " "Found entity 1: InstrROM" {  } { { "instr_rom.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/instr_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "instr_fetch.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/instr_fetch.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481057356643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_4 " "Elaborating entity \"Lab_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481057356724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch instr_fetch:if1 " "Elaborating entity \"instr_fetch\" for hierarchy \"instr_fetch:if1\"" {  } { { "Lab_4.sv" "if1" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481057356768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Lab_4.sv" "alu1" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481057356861 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(28) " "Verilog HDL or VHDL warning at ALU.sv(28): object \"op_mnemonic\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481057356862 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.sv(51) " "Verilog HDL assignment warning at ALU.sv(51): truncated value with size 32 to match size of target (9)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481057356864 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.sv(75) " "Verilog HDL assignment warning at ALU.sv(75): truncated value with size 32 to match size of target (9)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481057356865 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.sv(82) " "Verilog HDL assignment warning at ALU.sv(82): truncated value with size 32 to match size of target (9)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481057356866 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.sv(106) " "Verilog HDL assignment warning at ALU.sv(106): truncated value with size 32 to match size of target (9)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481057356868 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.sv(122) " "Verilog HDL assignment warning at ALU.sv(122): truncated value with size 32 to match size of target (9)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481057356869 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.sv(128) " "Verilog HDL assignment warning at ALU.sv(128): truncated value with size 32 to match size of target (9)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481057356869 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ALU.sv(135) " "Verilog HDL assignment warning at ALU.sv(135): truncated value with size 32 to match size of target (9)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481057356870 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(38) " "Verilog HDL Case Statement warning at ALU.sv(38): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1481057356873 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVERFLOW ALU.sv(32) " "Verilog HDL Always Construct warning at ALU.sv(32): inferring latch(es) for variable \"OVERFLOW\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356875 "|Lab_4|ALU:alu1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCOUT ALU.sv(32) " "Verilog HDL Always Construct warning at ALU.sv(32): inferring latch(es) for variable \"PCOUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356876 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[0\] ALU.sv(32) " "Inferred latch for \"PCOUT\[0\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356883 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[1\] ALU.sv(32) " "Inferred latch for \"PCOUT\[1\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356884 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[2\] ALU.sv(32) " "Inferred latch for \"PCOUT\[2\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356884 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[3\] ALU.sv(32) " "Inferred latch for \"PCOUT\[3\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356885 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[4\] ALU.sv(32) " "Inferred latch for \"PCOUT\[4\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356885 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[5\] ALU.sv(32) " "Inferred latch for \"PCOUT\[5\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356886 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[6\] ALU.sv(32) " "Inferred latch for \"PCOUT\[6\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356886 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[7\] ALU.sv(32) " "Inferred latch for \"PCOUT\[7\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356886 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCOUT\[8\] ALU.sv(32) " "Inferred latch for \"PCOUT\[8\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356887 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[0\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[0\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356887 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[1\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[1\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356887 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[2\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[2\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356887 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[3\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[3\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356888 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[4\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[4\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356888 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[5\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[5\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356888 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[6\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[6\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356889 "|Lab_4|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVERFLOW\[7\] ALU.sv(32) " "Inferred latch for \"OVERFLOW\[7\]\" at ALU.sv(32)" {  } { { "ALU.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356889 "|Lab_4|ALU:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cuut " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cuut\"" {  } { { "Lab_4.sv" "cuut" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481057356938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic Lab_4.sv(101) " "Verilog HDL or VHDL warning at Lab_4.sv(101): object \"op_mnemonic\" assigned a value but never read" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481057356939 "|Lab_4|control_unit:cuut"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab_4.sv(104) " "Verilog HDL Case Statement warning at Lab_4.sv(104): incomplete case statement has no default case item" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1481057356941 "|Lab_4|control_unit:cuut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_dest Lab_4.sv(104) " "Verilog HDL Always Construct warning at Lab_4.sv(104): inferring latch(es) for variable \"mem_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356942 "|Lab_4|control_unit:cuut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_dest Lab_4.sv(104) " "Verilog HDL Always Construct warning at Lab_4.sv(104): inferring latch(es) for variable \"reg_dest\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356942 "|Lab_4|control_unit:cuut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_wr Lab_4.sv(104) " "Verilog HDL Always Construct warning at Lab_4.sv(104): inferring latch(es) for variable \"mem_wr\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356942 "|Lab_4|control_unit:cuut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wr Lab_4.sv(104) " "Verilog HDL Always Construct warning at Lab_4.sv(104): inferring latch(es) for variable \"reg_wr\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356942 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr Lab_4.sv(104) " "Inferred latch for \"reg_wr\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356944 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_wr Lab_4.sv(104) " "Inferred latch for \"mem_wr\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356944 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest\[0\] Lab_4.sv(104) " "Inferred latch for \"reg_dest\[0\]\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356944 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest\[1\] Lab_4.sv(104) " "Inferred latch for \"reg_dest\[1\]\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356944 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_dest\[2\] Lab_4.sv(104) " "Inferred latch for \"reg_dest\[2\]\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356944 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_dest\[0\] Lab_4.sv(104) " "Inferred latch for \"mem_dest\[0\]\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356945 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_dest\[1\] Lab_4.sv(104) " "Inferred latch for \"mem_dest\[1\]\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356945 "|Lab_4|control_unit:cuut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_dest\[2\] Lab_4.sv(104) " "Inferred latch for \"mem_dest\[2\]\" at Lab_4.sv(104)" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356945 "|Lab_4|control_unit:cuut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf1\"" {  } { { "Lab_4.sv" "rf1" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481057356975 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "reg_file.sv(29) " "Verilog HDL Case Statement warning at reg_file.sv(29): incomplete case statement has no default case item" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1481057356977 "|Lab_4|reg_file:rf1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_Y reg_file.sv(25) " "Verilog HDL Always Construct warning at reg_file.sv(25): inferring latch(es) for variable \"REG_Y\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356979 "|Lab_4|reg_file:rf1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_COUNTER reg_file.sv(25) " "Verilog HDL Always Construct warning at reg_file.sv(25): inferring latch(es) for variable \"REG_COUNTER\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356980 "|Lab_4|reg_file:rf1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_X reg_file.sv(25) " "Verilog HDL Always Construct warning at reg_file.sv(25): inferring latch(es) for variable \"REG_X\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356980 "|Lab_4|reg_file:rf1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_B reg_file.sv(25) " "Verilog HDL Always Construct warning at reg_file.sv(25): inferring latch(es) for variable \"REG_B\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356980 "|Lab_4|reg_file:rf1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_OUT reg_file.sv(25) " "Verilog HDL Always Construct warning at reg_file.sv(25): inferring latch(es) for variable \"REG_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356980 "|Lab_4|reg_file:rf1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_A reg_file.sv(25) " "Verilog HDL Always Construct warning at reg_file.sv(25): inferring latch(es) for variable \"REG_A\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1481057356981 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[0\] reg_file.sv(28) " "Inferred latch for \"REG_A\[0\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356984 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[1\] reg_file.sv(28) " "Inferred latch for \"REG_A\[1\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356984 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[2\] reg_file.sv(28) " "Inferred latch for \"REG_A\[2\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356985 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[3\] reg_file.sv(28) " "Inferred latch for \"REG_A\[3\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356985 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[4\] reg_file.sv(28) " "Inferred latch for \"REG_A\[4\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356985 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[5\] reg_file.sv(28) " "Inferred latch for \"REG_A\[5\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356985 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[6\] reg_file.sv(28) " "Inferred latch for \"REG_A\[6\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356985 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A\[7\] reg_file.sv(28) " "Inferred latch for \"REG_A\[7\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356986 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[0\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[0\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356986 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[1\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[1\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356986 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[2\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[2\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356986 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[3\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[3\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356986 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[4\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[4\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356987 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[5\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[5\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356987 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[6\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[6\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356987 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_OUT\[7\] reg_file.sv(28) " "Inferred latch for \"REG_OUT\[7\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356988 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[0\] reg_file.sv(28) " "Inferred latch for \"REG_B\[0\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356988 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[1\] reg_file.sv(28) " "Inferred latch for \"REG_B\[1\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356988 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[2\] reg_file.sv(28) " "Inferred latch for \"REG_B\[2\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356988 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[3\] reg_file.sv(28) " "Inferred latch for \"REG_B\[3\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356988 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[4\] reg_file.sv(28) " "Inferred latch for \"REG_B\[4\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356989 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[5\] reg_file.sv(28) " "Inferred latch for \"REG_B\[5\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356989 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[6\] reg_file.sv(28) " "Inferred latch for \"REG_B\[6\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356989 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B\[7\] reg_file.sv(28) " "Inferred latch for \"REG_B\[7\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356989 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[0\] reg_file.sv(28) " "Inferred latch for \"REG_X\[0\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356989 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[1\] reg_file.sv(28) " "Inferred latch for \"REG_X\[1\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356990 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[2\] reg_file.sv(28) " "Inferred latch for \"REG_X\[2\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356990 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[3\] reg_file.sv(28) " "Inferred latch for \"REG_X\[3\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356990 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[4\] reg_file.sv(28) " "Inferred latch for \"REG_X\[4\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356990 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[5\] reg_file.sv(28) " "Inferred latch for \"REG_X\[5\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356991 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[6\] reg_file.sv(28) " "Inferred latch for \"REG_X\[6\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356991 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_X\[7\] reg_file.sv(28) " "Inferred latch for \"REG_X\[7\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356991 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[0\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[0\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356991 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[1\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[1\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356992 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[2\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[2\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356992 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[3\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[3\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356992 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[4\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[4\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356992 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[5\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[5\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356992 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[6\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[6\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356993 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_COUNTER\[7\] reg_file.sv(28) " "Inferred latch for \"REG_COUNTER\[7\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356993 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[0\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[0\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356993 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[1\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[1\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356993 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[2\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[2\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356994 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[3\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[3\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356994 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[4\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[4\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356994 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[5\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[5\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356994 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[6\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[6\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356995 "|Lab_4|reg_file:rf1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_Y\[7\] reg_file.sv(28) " "Inferred latch for \"REG_Y\[7\]\" at reg_file.sv(28)" {  } { { "reg_file.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057356995 "|Lab_4|reg_file:rf1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481057358337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481057358775 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481057358775 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[0\] " "No output dependent on input pin \"codeInput\[0\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[1\] " "No output dependent on input pin \"codeInput\[1\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[2\] " "No output dependent on input pin \"codeInput\[2\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[3\] " "No output dependent on input pin \"codeInput\[3\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[4\] " "No output dependent on input pin \"codeInput\[4\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[5\] " "No output dependent on input pin \"codeInput\[5\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[6\] " "No output dependent on input pin \"codeInput\[6\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[7\] " "No output dependent on input pin \"codeInput\[7\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "codeInput\[8\] " "No output dependent on input pin \"codeInput\[8\]\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|codeInput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Lab_4.sv" "" { Text "C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1481057358999 "|Lab_4|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1481057358999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481057359001 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481057359001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481057359001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "842 " "Peak virtual memory: 842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481057359110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 12:49:19 2016 " "Processing ended: Tue Dec 06 12:49:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481057359110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481057359110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481057359110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481057359110 ""}
