{
  "DESIGN_NAME": "top",
  "VERILOG_FILES": "dir::src/*.v",
  "CLOCK_PERIOD": 10,
  "CLOCK_PORT": "clk",
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 150 150",
  "PL_TARGET_DENSITY": 0.6,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "DIODE_INSERTION_STRATEGY": 3,
  "FP_PIN_ORDER_CFG": "dir::pin/order.cfg",
  "pdk::sky130*": {
    "FP_CORE_UTIL": 50,
    "CLOCK_PERIOD": 10
  }
}