Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 22 18:04:51 2024
| Host         : ECEB-3022-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   59          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (19)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.598        0.000                      0                  487        0.162        0.000                      0                  487        4.500        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.598        0.000                      0                  487        0.162        0.000                      0                  487        4.500        0.000                       0                   210  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 2.578ns (56.019%)  route 2.024ns (43.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[10]
                         net (fo=1, routed)           1.298     8.719    mem_subsystem/init_ram/address_reg_rep_n_5
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.124     8.843 r  mem_subsystem/init_ram/sram0_i_17/O
                         net (fo=1, routed)           0.726     9.568    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 2.578ns (58.548%)  route 1.825ns (41.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[7]
                         net (fo=1, routed)           1.289     8.709    mem_subsystem/init_ram/address_reg_rep_n_8
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.833 r  mem_subsystem/init_ram/sram0_i_20/O
                         net (fo=1, routed)           0.537     9.370    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.578ns (59.379%)  route 1.764ns (40.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[2]
                         net (fo=1, routed)           1.074     8.494    mem_subsystem/init_ram/address_reg_rep_n_13
    SLICE_X58Y85         LUT4 (Prop_lut4_I3_O)        0.124     8.618 r  mem_subsystem/init_ram/sram0_i_25/O
                         net (fo=1, routed)           0.690     9.308    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/init_ram/address_reg_rep/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 1.744ns (41.609%)  route 2.447ns (58.391%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 14.679 - 10.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.554     4.922    mem_subsystem/init_ram/clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  mem_subsystem/init_ram/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.518     5.440 r  mem_subsystem/init_ram/address_reg[2]/Q
                         net (fo=4, routed)           0.818     6.257    mem_subsystem/init_ram/address_reg[2]
    SLICE_X54Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.914 r  mem_subsystem/init_ram/address_reg_rep_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.914    mem_subsystem/init_ram/address_reg_rep_i_11_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.153 r  mem_subsystem/init_ram/address_reg_rep_i_10/O[2]
                         net (fo=1, routed)           0.807     7.960    button_sync[0]/O[2]
    SLICE_X56Y83         LUT2 (Prop_lut2_I0_O)        0.330     8.290 r  button_sync[0]/address_reg_rep_i_2/O
                         net (fo=1, routed)           0.823     9.113    mem_subsystem/init_ram/ADDRARDADDR[6]
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.482    14.679    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                         clock pessimism              0.249    14.928    
                         clock uncertainty           -0.035    14.893    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.773    14.120    mem_subsystem/init_ram/address_reg_rep
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.578ns (61.617%)  route 1.606ns (38.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[1]
                         net (fo=1, routed)           1.070     8.491    mem_subsystem/init_ram/address_reg_rep_n_14
    SLICE_X58Y86         LUT4 (Prop_lut4_I3_O)        0.124     8.615 r  mem_subsystem/init_ram/sram0_i_26/O
                         net (fo=1, routed)           0.536     9.150    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.029ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 2.578ns (61.797%)  route 1.594ns (38.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[11]
                         net (fo=1, routed)           1.158     8.579    mem_subsystem/init_ram/address_reg_rep_n_4
    SLICE_X57Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.703 r  mem_subsystem/init_ram/sram0_i_16/O
                         net (fo=1, routed)           0.435     9.138    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                  5.029    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.578ns (61.949%)  route 1.584ns (38.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[4]
                         net (fo=1, routed)           1.003     8.423    mem_subsystem/init_ram/address_reg_rep_n_11
    SLICE_X57Y86         LUT4 (Prop_lut4_I3_O)        0.124     8.547 r  mem_subsystem/init_ram/sram0_i_23/O
                         net (fo=1, routed)           0.580     9.128    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 2.578ns (61.969%)  route 1.582ns (38.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[5]
                         net (fo=1, routed)           1.001     8.421    mem_subsystem/init_ram/address_reg_rep_n_10
    SLICE_X57Y86         LUT4 (Prop_lut4_I3_O)        0.124     8.545 r  mem_subsystem/init_ram/sram0_i_22/O
                         net (fo=1, routed)           0.581     9.126    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 2.578ns (62.267%)  route 1.562ns (37.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[12]
                         net (fo=1, routed)           1.018     8.438    mem_subsystem/init_ram/address_reg_rep_n_3
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.124     8.562 r  mem_subsystem/init_ram/sram0_i_15/O
                         net (fo=1, routed)           0.544     9.107    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 2.578ns (62.277%)  route 1.562ns (37.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 14.674 - 10.000 ) 
    Source Clock Delay      (SCD):    4.966ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.598     4.966    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.420 r  mem_subsystem/init_ram/address_reg_rep/DOADO[13]
                         net (fo=1, routed)           1.027     8.448    mem_subsystem/init_ram/address_reg_rep_n_2
    SLICE_X58Y88         LUT4 (Prop_lut4_I3_O)        0.124     8.572 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.534     9.106    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238    11.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.477    14.674    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.265    14.939    
                         clock uncertainty           -0.035    14.904    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    14.167    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 slc3/cpu/mdrX/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.906%)  route 0.332ns (64.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.562     1.599    slc3/cpu/mdrX/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  slc3/cpu/mdrX/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  slc3/cpu/mdrX/data_q_reg[9]/Q
                         net (fo=2, routed)           0.170     1.911    mem_subsystem/init_ram/Q[9]
    SLICE_X57Y86         LUT4 (Prop_lut4_I1_O)        0.045     1.956 r  mem_subsystem/init_ram/sram0_i_18/O
                         net (fo=1, routed)           0.162     2.117    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.875     2.298    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.638     1.660    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.956    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 sw_sync[7]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[7]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.009%)  route 0.120ns (45.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.589     1.626    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  sw_sync[7]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  sw_sync[7]/ff_reg/Q
                         net (fo=1, routed)           0.120     1.887    sw_sync[7]/ff_reg_n_0
    SLICE_X59Y84         FDRE                                         r  sw_sync[7]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.855     2.278    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X59Y84         FDRE                                         r  sw_sync[7]/q_reg/C
                         clock pessimism             -0.619     1.659    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.066     1.725    sw_sync[7]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sw_sync[10]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[10]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.624    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  sw_sync[10]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     1.788 r  sw_sync[10]/ff_reg/Q
                         net (fo=1, routed)           0.106     1.894    sw_sync[10]/ff_reg_n_0
    SLICE_X62Y82         FDRE                                         r  sw_sync[10]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.855     2.278    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  sw_sync[10]/q_reg/C
                         clock pessimism             -0.640     1.638    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.070     1.708    sw_sync[10]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sw_sync[12]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdrX/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.360%)  route 0.117ns (38.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.590     1.627    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  sw_sync[12]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  sw_sync[12]/q_reg/Q
                         net (fo=1, routed)           0.117     1.885    slc3/cpu/marX/data0[12]
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.930 r  slc3/cpu/marX/data_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.930    slc3/cpu/mdrX/D[12]
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdrX/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.860     2.282    slc3/cpu/mdrX/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdrX/data_q_reg[12]/C
                         clock pessimism             -0.639     1.643    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.092     1.735    slc3/cpu/mdrX/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 sw_sync[1]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.507%)  route 0.162ns (53.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.587     1.624    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  sw_sync[1]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  sw_sync[1]/ff_reg/Q
                         net (fo=1, routed)           0.162     1.928    sw_sync[1]/ff_reg_n_0
    SLICE_X59Y82         FDRE                                         r  sw_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.854     2.276    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  sw_sync[1]/q_reg/C
                         clock pessimism             -0.619     1.657    
    SLICE_X59Y82         FDRE (Hold_fdre_C_D)         0.070     1.727    sw_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mem_subsystem/init_ram/init_mem_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.729%)  route 0.382ns (67.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.600    mem_subsystem/init_ram/clk_IBUF_BUFG
    SLICE_X57Y87         FDSE                                         r  mem_subsystem/init_ram/init_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDSE (Prop_fdse_C_Q)         0.141     1.741 f  mem_subsystem/init_ram/init_mem_reg/Q
                         net (fo=49, routed)          0.218     1.959    mem_subsystem/init_ram/sel
    SLICE_X57Y87         LUT4 (Prop_lut4_I0_O)        0.045     2.004 r  mem_subsystem/init_ram/sram0_i_16/O
                         net (fo=1, routed)           0.164     2.169    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.875     2.298    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.638     1.660    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.956    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sw_sync[14]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdrX/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.590     1.627    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  sw_sync[14]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  sw_sync[14]/q_reg/Q
                         net (fo=1, routed)           0.136     1.905    slc3/cpu/marX/data0[14]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  slc3/cpu/marX/data_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.950    slc3/cpu/mdrX/D[14]
    SLICE_X59Y88         FDRE                                         r  slc3/cpu/mdrX/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.860     2.282    slc3/cpu/mdrX/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  slc3/cpu/mdrX/data_q_reg[14]/C
                         clock pessimism             -0.639     1.643    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.091     1.734    slc3/cpu/mdrX/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 sw_sync[13]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[13]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.136%)  route 0.163ns (49.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.591     1.628    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  sw_sync[13]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.792 r  sw_sync[13]/ff_reg/Q
                         net (fo=1, routed)           0.163     1.955    sw_sync[13]/ff_reg_n_0
    SLICE_X58Y89         FDRE                                         r  sw_sync[13]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.860     2.282    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  sw_sync[13]/q_reg/C
                         clock pessimism             -0.619     1.663    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.066     1.729    sw_sync[13]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.078%)  route 0.092ns (28.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.588     1.625    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.128     1.753 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.092     1.846    slc3/cpu/cpu_control/state[1]
    SLICE_X58Y85         LUT4 (Prop_lut4_I1_O)        0.099     1.945 r  slc3/cpu/cpu_control/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.945    slc3/cpu/cpu_control/FSM_sequential_state[2]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.856     2.279    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.654     1.625    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.092     1.717    slc3/cpu/cpu_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 sw_sync[4]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[4]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.586     1.623    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  sw_sync[4]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.787 r  sw_sync[4]/ff_reg/Q
                         net (fo=1, routed)           0.153     1.941    sw_sync[4]/ff_reg_n_0
    SLICE_X62Y82         FDRE                                         r  sw_sync[4]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.855     2.278    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  sw_sync[4]/q_reg/C
                         clock pessimism             -0.640     1.638    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.070     1.708    sw_sync[4]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y91   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y93   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y93   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y94   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y94   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y94   button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y91   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y94   button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 3.644ns (41.666%)  route 5.102ns (58.334%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.612     4.980    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.518     5.498 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=33, routed)          2.049     7.546    slc3/cpu/ir_reg/p_0_in[0]
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.670 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.466     8.136    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4_n_0
    SLICE_X56Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.260 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.588    10.848    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    13.726 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.726    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 3.681ns (43.173%)  route 4.845ns (56.827%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.612     4.980    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.518     5.498 f  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=33, routed)          1.879     7.377    slc3/cpu/ir_reg/p_0_in[0]
    SLICE_X56Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.501 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.815     8.316    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4_n_0
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.124     8.440 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.151    10.591    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    13.505 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.505    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 3.801ns (44.279%)  route 4.783ns (55.721%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.550     4.918    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.478     5.396 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=7, routed)           1.201     6.597    slc3/cpu/ir_reg/Q[9]
    SLICE_X58Y81         LUT6 (Prop_lut6_I2_O)        0.301     6.898 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.870     7.769    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X59Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.893 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.711    10.603    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    13.501 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.501    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 3.666ns (43.541%)  route 4.753ns (56.459%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.613     4.981    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.499 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.663     7.162    slc3/cpu/ir_reg/p_0_in[1]
    SLICE_X58Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.286 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.815     8.101    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     8.225 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.275    10.500    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    13.400 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.400    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 3.768ns (45.386%)  route 4.535ns (54.614%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.613     4.981    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.499 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.809     7.308    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X64Y79         LUT3 (Prop_lut3_I2_O)        0.146     7.454 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.726    10.180    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.104    13.284 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.284    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.261ns  (logic 3.481ns (42.138%)  route 4.780ns (57.862%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.622     4.990    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.456     5.446 r  button_sync[0]/q_reg/Q
                         net (fo=145, routed)         2.445     7.891    slc3/cpu/ir_reg/hex_seg_left_OBUF[0]
    SLICE_X59Y79         LUT5 (Prop_lut5_I0_O)        0.124     8.015 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.335    10.350    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    13.251 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.251    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.196ns  (logic 3.684ns (44.957%)  route 4.511ns (55.043%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.612     4.980    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.518     5.498 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=33, routed)          1.548     7.045    slc3/cpu/ir_reg/p_0_in[0]
    SLICE_X57Y80         LUT6 (Prop_lut6_I0_O)        0.124     7.169 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.877     8.047    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.124     8.171 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.086    10.257    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    13.175 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.175    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.103ns  (logic 3.769ns (46.520%)  route 4.333ns (53.480%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.613     4.981    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.499 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.526     7.025    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X64Y81         LUT3 (Prop_lut3_I1_O)        0.148     7.173 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.808     9.980    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.103    13.084 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.084    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 3.549ns (43.922%)  route 4.532ns (56.078%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.613     4.981    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.499 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.809     7.308    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.722    10.154    hex_grid_right_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         2.907    13.062 r  hex_grid_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.062    hex_grid_left[0]
    G6                                                                r  hex_grid_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.570ns  (logic 3.789ns (50.050%)  route 3.781ns (49.950%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.300     1.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.272    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.613     4.981    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     5.499 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=33, routed)          1.809     7.308    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X64Y79         LUT3 (Prop_lut3_I2_O)        0.146     7.454 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.972     9.426    hex_grid_right_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         3.125    12.551 r  hex_grid_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.551    hex_grid_right[1]
    E3                                                                r  hex_grid_right[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/mdrX/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.562     1.599    slc3/cpu/mdrX/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  slc3/cpu/mdrX/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.740 r  slc3/cpu/mdrX/data_q_reg[4]/Q
                         net (fo=2, routed)           0.156     1.896    slc3/cpu/cpu_control/Q[4]
    SLICE_X57Y83         LUT5 (Prop_lut5_I0_O)        0.045     1.941 r  slc3/cpu/cpu_control/Dout_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.941    slc3/cpu/bus_inst/D[4]
    SLICE_X57Y83         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.186ns (42.652%)  route 0.250ns (57.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.596    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  slc3/cpu/pc_reg/data_q_reg[5]/Q
                         net (fo=2, routed)           0.250     1.987    slc3/cpu/cpu_control/data_q_reg[5]
    SLICE_X56Y84         LUT5 (Prop_lut5_I4_O)        0.045     2.032 r  slc3/cpu/cpu_control/Dout_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.032    slc3/cpu/bus_inst/D[5]
    SLICE_X56Y84         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.558%)  route 0.262ns (58.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.596    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  slc3/cpu/pc_reg/data_q_reg[7]/Q
                         net (fo=2, routed)           0.262     1.999    slc3/cpu/cpu_control/data_q_reg[7]
    SLICE_X56Y83         LUT5 (Prop_lut5_I4_O)        0.045     2.044 r  slc3/cpu/cpu_control/Dout_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.044    slc3/cpu/bus_inst/D[7]
    SLICE_X56Y83         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.186ns (36.807%)  route 0.319ns (63.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.597    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc3/cpu/pc_reg/data_q_reg[8]/Q
                         net (fo=2, routed)           0.206     1.944    slc3/cpu/cpu_control/data_q_reg[8]
    SLICE_X57Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  slc3/cpu/cpu_control/Dout_reg[8]_i_1/O
                         net (fo=1, routed)           0.113     2.103    slc3/cpu/bus_inst/D[8]
    SLICE_X57Y83         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.186ns (36.600%)  route 0.322ns (63.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.597    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc3/cpu/pc_reg/data_q_reg[11]/Q
                         net (fo=2, routed)           0.206     1.945    slc3/cpu/cpu_control/data_q_reg[11]
    SLICE_X56Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.990 r  slc3/cpu/cpu_control/Dout_reg[11]_i_1/O
                         net (fo=1, routed)           0.116     2.106    slc3/cpu/bus_inst/D[11]
    SLICE_X56Y84         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.186ns (35.006%)  route 0.345ns (64.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.596    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.737 r  slc3/cpu/pc_reg/data_q_reg[6]/Q
                         net (fo=2, routed)           0.345     2.083    slc3/cpu/cpu_control/data_q_reg[6]
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.045     2.128 r  slc3/cpu/cpu_control/Dout_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.128    slc3/cpu/bus_inst/D[6]
    SLICE_X57Y83         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.546ns  (logic 0.186ns (34.067%)  route 0.360ns (65.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.595    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  slc3/cpu/pc_reg/data_q_reg[2]/Q
                         net (fo=2, routed)           0.209     1.946    slc3/cpu/cpu_control/data_q_reg[2]
    SLICE_X56Y82         LUT5 (Prop_lut5_I4_O)        0.045     1.991 r  slc3/cpu/cpu_control/Dout_reg[2]_i_1/O
                         net (fo=1, routed)           0.151     2.141    slc3/cpu/bus_inst/D[2]
    SLICE_X54Y83         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.186ns (32.976%)  route 0.378ns (67.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.597    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc3/cpu/pc_reg/data_q_reg[14]/Q
                         net (fo=2, routed)           0.162     1.901    slc3/cpu/cpu_control/data_q_reg[14]
    SLICE_X56Y85         LUT5 (Prop_lut5_I4_O)        0.045     1.946 r  slc3/cpu/cpu_control/Dout_reg[14]_i_1/O
                         net (fo=1, routed)           0.216     2.161    slc3/cpu/bus_inst/D[14]
    SLICE_X56Y83         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.498%)  route 0.386ns (67.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.558     1.595    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  slc3/cpu/pc_reg/data_q_reg[1]/Q
                         net (fo=2, routed)           0.277     2.014    slc3/cpu/cpu_control/data_q_reg[1]
    SLICE_X57Y84         LUT5 (Prop_lut5_I4_O)        0.045     2.059 r  slc3/cpu/cpu_control/Dout_reg[1]_i_1/O
                         net (fo=1, routed)           0.109     2.168    slc3/cpu/bus_inst/D[1]
    SLICE_X56Y84         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/pc_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/bus_inst/Dout_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.186ns (31.801%)  route 0.399ns (68.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     1.012    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.597    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  slc3/cpu/pc_reg/data_q_reg[13]/Q
                         net (fo=2, routed)           0.216     1.955    slc3/cpu/cpu_control/data_q_reg[13]
    SLICE_X57Y85         LUT5 (Prop_lut5_I4_O)        0.045     2.000 r  slc3/cpu/cpu_control/Dout_reg[13]_i_1/O
                         net (fo=1, routed)           0.182     2.182    slc3/cpu/bus_inst/D[13]
    SLICE_X57Y84         LDCE                                         r  slc3/cpu/bus_inst/Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.140ns  (logic 1.316ns (41.923%)  route 1.824ns (58.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.824     3.140    button_sync[0]/reset_IBUF
    SLICE_X62Y84         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.503     4.700    button_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.025ns  (logic 1.325ns (43.810%)  route 1.700ns (56.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           1.700     3.025    button_sync[1]/continue_i_IBUF
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.501     4.698    button_sync[1]/clk_IBUF_BUFG
    SLICE_X64Y82         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.930ns  (logic 1.325ns (45.233%)  route 1.605ns (54.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.605     2.930    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X60Y75         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.491     4.688    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.856ns  (logic 1.327ns (46.468%)  route 1.529ns (53.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.529     2.856    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X62Y82         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.501     4.698    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X62Y82         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.322ns (46.766%)  route 1.504ns (53.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.504     2.826    button_sync[2]/run_i_IBUF
    SLICE_X63Y82         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.501     4.698    button_sync[2]/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 1.349ns (50.012%)  route 1.349ns (49.988%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.349     2.698    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X62Y80         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.498     4.695    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.661ns  (logic 1.326ns (49.815%)  route 1.335ns (50.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.335     2.661    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X62Y80         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.498     4.695    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X62Y80         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.660ns  (logic 1.328ns (49.923%)  route 1.332ns (50.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.332     2.660    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X60Y75         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.491     4.688    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.535ns  (logic 1.350ns (53.272%)  route 1.184ns (46.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.184     2.535    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X60Y75         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.491     4.688    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.508ns  (logic 1.340ns (53.410%)  route 1.168ns (46.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.168     2.508    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X62Y88         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.238     1.238 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.197 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.506     4.703    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  sw_sync[15]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.224ns (63.943%)  route 0.126ns (36.057%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[9]/G
    SLICE_X57Y84         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  slc3/cpu/bus_inst/Dout_reg[9]/Q
                         net (fo=3, routed)           0.126     0.350    slc3/cpu/ir_reg/D[9]
    SLICE_X56Y82         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.826     2.249    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/marX/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.244ns (66.688%)  route 0.122ns (33.312%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[14]/G
    SLICE_X56Y83         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  slc3/cpu/bus_inst/Dout_reg[14]/Q
                         net (fo=3, routed)           0.122     0.366    slc3/cpu/marX/data_q_reg[15]_0[14]
    SLICE_X57Y82         FDRE                                         r  slc3/cpu/marX/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.826     2.249    slc3/cpu/marX/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  slc3/cpu/marX/data_q_reg[14]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.244ns (66.078%)  route 0.125ns (33.922%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[0]/G
    SLICE_X54Y83         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  slc3/cpu/bus_inst/Dout_reg[0]/Q
                         net (fo=3, routed)           0.125     0.369    slc3/cpu/ir_reg/D[0]
    SLICE_X56Y82         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.826     2.249    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.244ns (65.467%)  route 0.129ns (34.533%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[10]/G
    SLICE_X56Y84         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  slc3/cpu/bus_inst/Dout_reg[10]/Q
                         net (fo=3, routed)           0.129     0.373    slc3/cpu/ir_reg/D[10]
    SLICE_X54Y84         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.828     2.251    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/marX/data_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.244ns (65.259%)  route 0.130ns (34.741%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[5]/G
    SLICE_X56Y84         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  slc3/cpu/bus_inst/Dout_reg[5]/Q
                         net (fo=3, routed)           0.130     0.374    slc3/cpu/marX/data_q_reg[15]_0[5]
    SLICE_X55Y84         FDRE                                         r  slc3/cpu/marX/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.828     2.251    slc3/cpu/marX/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  slc3/cpu/marX/data_q_reg[5]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.224ns (59.347%)  route 0.153ns (40.653%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[8]/G
    SLICE_X57Y83         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  slc3/cpu/bus_inst/Dout_reg[8]/Q
                         net (fo=3, routed)           0.153     0.377    slc3/cpu/ir_reg/D[8]
    SLICE_X56Y81         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.825     2.248    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/marX/data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.244ns (63.942%)  route 0.138ns (36.058%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[10]/G
    SLICE_X56Y84         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  slc3/cpu/bus_inst/Dout_reg[10]/Q
                         net (fo=3, routed)           0.138     0.382    slc3/cpu/marX/data_q_reg[15]_0[10]
    SLICE_X57Y82         FDRE                                         r  slc3/cpu/marX/data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.826     2.249    slc3/cpu/marX/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  slc3/cpu/marX/data_q_reg[10]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/marX/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.244ns (63.817%)  route 0.138ns (36.183%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[1]/G
    SLICE_X56Y84         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  slc3/cpu/bus_inst/Dout_reg[1]/Q
                         net (fo=3, routed)           0.138     0.382    slc3/cpu/marX/data_q_reg[15]_0[1]
    SLICE_X55Y84         FDRE                                         r  slc3/cpu/marX/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.828     2.251    slc3/cpu/marX/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  slc3/cpu/marX/data_q_reg[1]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/marX/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.224ns (54.241%)  route 0.189ns (45.759%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[12]/G
    SLICE_X57Y83         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  slc3/cpu/bus_inst/Dout_reg[12]/Q
                         net (fo=3, routed)           0.189     0.413    slc3/cpu/marX/data_q_reg[15]_0[12]
    SLICE_X55Y83         FDRE                                         r  slc3/cpu/marX/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.827     2.250    slc3/cpu/marX/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  slc3/cpu/marX/data_q_reg[12]/C

Slack:                    inf
  Source:                 slc3/cpu/bus_inst/Dout_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.224ns (53.920%)  route 0.191ns (46.080%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         LDCE                         0.000     0.000 r  slc3/cpu/bus_inst/Dout_reg[6]/G
    SLICE_X57Y83         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  slc3/cpu/bus_inst/Dout_reg[6]/Q
                         net (fo=3, routed)           0.191     0.415    slc3/cpu/ir_reg/D[6]
    SLICE_X56Y80         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.705     0.705 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.394    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.423 r  clk_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.824     2.247    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]/C





