[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/ex"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wb|Wb>io_wb_wdata",
    "sources":[
      "~Wb|Wb>io_ex_wdata",
      "~Wb|Wb>reset"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Wb|Wb>io_wb_wd",
    "sources":[
      "~Wb|Wb>io_ex_wd",
      "~Wb|Wb>reset"
    ]
  }
]