Release 14.5 - platgen Xilinx EDK 14.5 Build EDK_P.58f
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects/ED
K_Projects/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 40 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 48 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects
   /EDK_Projects/system.mhs line 91 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 319 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd
   line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/14.5/ISE_DS/EDK/hw/XilinxProc
   essorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.m
   pd line 353 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
/afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects/ED
K_Projects/system.mhs line 40 - Running XST synthesis
INSTANCE:sws_8bits -
/afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects/ED
K_Projects/system.mhs line 48 - Running XST synthesis
INSTANCE:leds_8bits -
/afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects/ED
K_Projects/system.mhs line 63 - Running XST synthesis
INSTANCE:btns_5bits -
/afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects/ED
K_Projects/system.mhs line 77 - Running XST synthesis
INSTANCE:processing_system7_0 -
/afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects/ED
K_Projects/system.mhs line 91 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/afs/tu-berlin.de/home/a/avaccari/irb-ubuntu/AEP-Tutorial/Tutorial_1/Projects/ED
K_Projects/system.mhs line 40 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 152.00 seconds
