sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
1.973872
instruction cache misses l1

  l1 cache instruction misses                                10055000

