<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="GeneralRefTopic" />
<meta name="DC.Title" content="Parallel Gates" />
<meta name="abstract" content="Parallel gates are recognized and injected, unless they form a part of some other injected structure, such as NAND or NOR gates, or can potentially form a part of a complex gate, and gate recognition is enabled through the LVS Recognize Gates statement in your rule file. Gates with an arbitrary number of input pins are recognized and injected." />
<meta name="description" content="Parallel gates are recognized and injected, unless they form a part of some other injected structure, such as NAND or NOR gates, or can potentially form a part of a complex gate, and gate recognition is enabled through the LVS Recognize Gates statement in your rule file. Gates with an arbitrary number of input pins are recognized and injected." />
<meta name="DC.subject" content="Gates, logic injection, parallel" />
<meta name="keywords" content="Gates, logic injection, parallel" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ide77d90ee-3fe8-49d9-a41d-5927cec9901c" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Parallel Gates</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Parallel Gates" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="default" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Parallel Gates</h1>
<div class="body refbody GeneralRefBody"><div class="abstract GeneralRefAbstract"><span class="shortdesc">Parallel
gates are recognized and injected, unless they form a part of some
other injected structure, such as NAND or NOR gates, or can potentially form
a part of a complex gate, and gate recognition is enabled through
the LVS Recognize Gates statement in your rule file. Gates with
an arbitrary number of input pins are recognized and injected. </span>
</div>
<div class="section Subsections"><div class="section Subsection" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id4ff87152-336f-4bb8-bb5a-077cebfa8d8e"><p class="p">In <a class="xref fm:Figure" href="#ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id8bb97cbd-5e80-477c-95e2-5121ce1a1067">Figure 1</a>, there is a 2-input parallel gate with
no substrate pins.</p>
<div class="fig fignone" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id8bb97cbd-5e80-477c-95e2-5121ce1a1067"><span class="figcap"><span class="fig--title-label">Figure 1. </span>_pmn2v, _pmp2v, _pup2v, _pdw2v Gates</span><br /><div class="imagecenter"><img class="image imagecenter" height="84" src="../graphics/hier_lvs17a.png" width="468" /></div><br /></div>
<p class="p">Requirements for successful logic injection:</p>
<ul class="ul"><li class="li" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id7de6c48c-075d-447b-8738-a088438a8bb0"><p class="p">In <a class="xref fm:Figure" href="#ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id8bb97cbd-5e80-477c-95e2-5121ce1a1067">Figure 1</a>, the names IN1, IN2, OUT1, and OUT2
are for reference only; no text is required in the cell. These nets
may be connected to other devices not shown in the diagram.</p>
</li>
<li class="li" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id4597a83f-cde9-4652-99af-449712d18d94"><p class="p">All
devices forming the gate must be CMOS transistors of the same type (P-type
or N‑type).</p>
</li>
<li class="li" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__idbdcaf952-fc35-49d1-b0e1-a18fba6f7194"><p class="p">All
MOS devices can have no more than one substrate pin. Furthermore,
if at least one MOS device has a substrate pin, the others must
have it as well. Substrate pins of all transistors must be connected
to one net. Substrate pins may be connected to one of the output
nets marked OUT1 and OUT2, but do not have to be.</p>
</li>
<li class="li" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id8e4d5e05-27a1-4319-b751-820bc86299ce"><p class="p">Calibre
nmLVS-H may decide not to inject certain parallel gates if it determines
that injecting them would not reduce overall memory consumption.
For example, when an hcell contains only a small number of parallel
gates of a particular size, Calibre nmLVS‑H may decide to avoid
injecting those gates in that hcell.</p>
</li>
</ul>
<p class="p">Pin swappability:</p>
<ul class="ul"><li class="li" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id86a732b7-3a82-43d7-946e-9cd50ec9d89c"><p class="p">All
input pins IN1 … IN<span class="keyword ParameterName OptionalReplaceable">n</span> are
swappable. Output pins OUT1 and OUT2 are also swappable, and can
be swapped independently from input pins.</p>
</li>
<li class="li" id="ide77d90ee-3fe8-49d9-a41d-5927cec9901c__id286d8648-e753-4c7f-be51-1b31e8bae293"><p class="p">Asymmetries
such as different component types, subtypes, properties, or substrate
connections do not prevent pin swappability (but are checked after
matching is completed). If nets connected to input pins are ambiguous,
the ambiguity resolution step examines component types, subtypes,
properties, and substrate connections of devices inside the injected
gate.</p>
</li>
</ul>
<p class="p">Possible configurations:</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pmp</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> —
Parallel gate with <span class="keyword ParameterName OptionalReplaceable">n</span> input
pins IN<span class="ph FontProperty LiteralSubScript">1</span> …
IN<span class="ph FontProperty VariableSubScript">n</span>,
and two output pins OUT1 and OUT2 (<span class="keyword ParameterName OptionalReplaceable">n</span>+2
pins altogether) formed from three-pin and four-pin MOS devices
with substrate pins of all transistors connected to one net, which
is either OUT1 or OUT2. All devices are CMOS P-type transistors.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pmp</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> —
Parallel gate with <span class="keyword ParameterName OptionalReplaceable">n</span> input
pins IN1 … IN<span class="keyword ParameterName OptionalReplaceable">n</span>,
two output pins OUT1 and OUT2, and a substrate pin SUB (<span class="keyword ParameterName OptionalReplaceable">n</span>+3
pins altogether) formed from four-pin MOS devices with substrate
pins of all devices connected to net SUB. All devices are CMOS P-type
transistors.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pmn</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> —
Similar to _pmp<span class="keyword ParameterName OptionalReplaceable">n</span>v,
but all devices are CMOS N-type transistors.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pmn</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> —
Similar to _pmp<span class="keyword ParameterName OptionalReplaceable">n</span>b,
but all devices are CMOS N-type transistors.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pup</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> — _pmp<span class="keyword ParameterName OptionalReplaceable">n</span>v
with OUT1 or OUT2 pin connected to a POWER net.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pup</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> — _pmp<span class="keyword ParameterName OptionalReplaceable">n</span>b
with OUT1 or OUT2 pin connected to a POWER net.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pdw</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">v</span> — _pmn<span class="keyword ParameterName OptionalReplaceable">n</span>v
with OUT1 or OUT2 pin connected to a GROUND net.</p>
<p class="p BlockIndent"><span class="keyword ParameterName Required">_pdw</span><span class="keyword ParameterName RequiredReplaceable">n</span><span class="keyword ParameterName Required">b</span> — _pmn<span class="keyword ParameterName OptionalReplaceable">n</span>b
with OUT1 or OUT2 pin connected to a GROUND net.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">SUB is a “second
class” pin and normally does not appear in LVS reports; substrate
connections are checked but discrepancies are reported at individual
transistor level.</p>
</div>
<p class="p">Memory savings:</p>
<p class="p BlockIndent">Memory savings are a function of the size of parallel
gates found. Under optimal conditions (many large hcells of approximately
equal size containing only parallel gates) memory consumption is
reduced by 1.4× for two-transistor parallel gates, and 1.7× for
four‑transistor parallel gates. For comparison, if the parallel
gates could be made into hcells, memory consumption would be reduced
by 1.5× for two-transistor parallel gates, and 1.9× for four-transistor
parallel gates.</p>
</div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div>
</div>

<div class="linklist linklist relinfo"><strong>Related Topics</strong><br />

<div><a class="link" href="../topics/Contain_LogicInjection_idd476cd80.html" title="Logic injection is an algorithm in hierarchical circuit comparison that is designed to reduce memory consumption by replacing common logic circuits with new, primitive elements.">Logic Injection</a></div></div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Parallel Gates"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/General_ParallelGates_ide77d90ee.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>