Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e11fca9aaeca43b19a777577e8438698 --incr --debug typical --relax --mt 32 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_module_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 32 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_module_tb_time_impl.sdf", for root module "top_module_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_module_tb_time_impl.sdf", for root module "top_module_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_mux__param...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(RAM_EXTENSION_A="LOWER"...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(RAM_EXTENSION_A="UPPER"...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1010101010...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_0E=256'b0111000000...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(READ_WIDTH_A=1,READ_WID...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011111100...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011111110...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011110000...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INITP_00=256'b011110000...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=1,READ_WID...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.GND
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0100010000...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b1111111111...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_top
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.bram_disp_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.bram_disp
Compiling module xil_defaultlib.bram_disp_controller
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.37...
Compiling module xil_defaultlib.vga_clk_generator_vga_clk_genera...
Compiling module xil_defaultlib.vga_clk_generator
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.vga_timing_generator
Compiling module xil_defaultlib.vga_controller
Compiling module xil_defaultlib.top_module
Compiling architecture behavioral of entity xil_defaultlib.top_module_tb
Built simulation snapshot top_module_tb_time_impl
