<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart7.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart7.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart7_8h__dep__incl.svg" width="756" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart7_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae7a1424cd5baf27beb1bdac2372bc84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#ae7a1424cd5baf27beb1bdac2372bc84c">REG_USART7_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034200U)</td></tr>
<tr class="memdesc:ae7a1424cd5baf27beb1bdac2372bc84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Control Register  <a href="#ae7a1424cd5baf27beb1bdac2372bc84c">More...</a><br /></td></tr>
<tr class="separator:ae7a1424cd5baf27beb1bdac2372bc84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba753de33fc5019783e51c8d61de9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a0ba753de33fc5019783e51c8d61de9e3">REG_USART7_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034204U)</td></tr>
<tr class="memdesc:a0ba753de33fc5019783e51c8d61de9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Mode Register  <a href="#a0ba753de33fc5019783e51c8d61de9e3">More...</a><br /></td></tr>
<tr class="separator:a0ba753de33fc5019783e51c8d61de9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a64ccea346df47d313bd3e9ccdb032f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a9a64ccea346df47d313bd3e9ccdb032f">REG_USART7_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034208U)</td></tr>
<tr class="memdesc:a9a64ccea346df47d313bd3e9ccdb032f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Interrupt Enable Register  <a href="#a9a64ccea346df47d313bd3e9ccdb032f">More...</a><br /></td></tr>
<tr class="separator:a9a64ccea346df47d313bd3e9ccdb032f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae015d728d09bf23af310cb0cbca50591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#ae015d728d09bf23af310cb0cbca50591">REG_USART7_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003420CU)</td></tr>
<tr class="memdesc:ae015d728d09bf23af310cb0cbca50591"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Interrupt Disable Register  <a href="#ae015d728d09bf23af310cb0cbca50591">More...</a><br /></td></tr>
<tr class="separator:ae015d728d09bf23af310cb0cbca50591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d41876bf355699a7636b9f99018f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a28d41876bf355699a7636b9f99018f7a">REG_USART7_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034210U)</td></tr>
<tr class="memdesc:a28d41876bf355699a7636b9f99018f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Interrupt Mask Register  <a href="#a28d41876bf355699a7636b9f99018f7a">More...</a><br /></td></tr>
<tr class="separator:a28d41876bf355699a7636b9f99018f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a960f67fe3f6a4bfbfbed8df811d9a1e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a960f67fe3f6a4bfbfbed8df811d9a1e3">REG_USART7_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034214U)</td></tr>
<tr class="memdesc:a960f67fe3f6a4bfbfbed8df811d9a1e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Channel Status Register  <a href="#a960f67fe3f6a4bfbfbed8df811d9a1e3">More...</a><br /></td></tr>
<tr class="separator:a960f67fe3f6a4bfbfbed8df811d9a1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f9309faa5d6279e6e6d15d9ba61ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#ac2f9309faa5d6279e6e6d15d9ba61ecd">REG_USART7_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034218U)</td></tr>
<tr class="memdesc:ac2f9309faa5d6279e6e6d15d9ba61ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Receive Holding Register  <a href="#ac2f9309faa5d6279e6e6d15d9ba61ecd">More...</a><br /></td></tr>
<tr class="separator:ac2f9309faa5d6279e6e6d15d9ba61ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4398092fa027997acc9260d608869d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a2c4398092fa027997acc9260d608869d">REG_USART7_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003421CU)</td></tr>
<tr class="memdesc:a2c4398092fa027997acc9260d608869d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Transmit Holding Register  <a href="#a2c4398092fa027997acc9260d608869d">More...</a><br /></td></tr>
<tr class="separator:a2c4398092fa027997acc9260d608869d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f338156f7b26ccbcfcfb14f82d07102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a2f338156f7b26ccbcfcfb14f82d07102">REG_USART7_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034220U)</td></tr>
<tr class="memdesc:a2f338156f7b26ccbcfcfb14f82d07102"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Baud Rate Generator Register  <a href="#a2f338156f7b26ccbcfcfb14f82d07102">More...</a><br /></td></tr>
<tr class="separator:a2f338156f7b26ccbcfcfb14f82d07102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f14c3c4d2e17987ac35da9bf1518927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a1f14c3c4d2e17987ac35da9bf1518927">REG_USART7_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034224U)</td></tr>
<tr class="memdesc:a1f14c3c4d2e17987ac35da9bf1518927"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Receiver Time-out Register  <a href="#a1f14c3c4d2e17987ac35da9bf1518927">More...</a><br /></td></tr>
<tr class="separator:a1f14c3c4d2e17987ac35da9bf1518927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add357259aeebe7c625f3887dbf8180e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#add357259aeebe7c625f3887dbf8180e3">REG_USART7_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034228U)</td></tr>
<tr class="memdesc:add357259aeebe7c625f3887dbf8180e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Transmitter Timeguard Register  <a href="#add357259aeebe7c625f3887dbf8180e3">More...</a><br /></td></tr>
<tr class="separator:add357259aeebe7c625f3887dbf8180e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a64b186cb69423309f478e72bab37e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a85a64b186cb69423309f478e72bab37e">REG_USART7_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034240U)</td></tr>
<tr class="memdesc:a85a64b186cb69423309f478e72bab37e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART FI DI Ratio Register  <a href="#a85a64b186cb69423309f478e72bab37e">More...</a><br /></td></tr>
<tr class="separator:a85a64b186cb69423309f478e72bab37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e016d543ae880fdf4dde3b8cd685956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a6e016d543ae880fdf4dde3b8cd685956">REG_USART7_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034244U)</td></tr>
<tr class="memdesc:a6e016d543ae880fdf4dde3b8cd685956"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Number of Errors Register  <a href="#a6e016d543ae880fdf4dde3b8cd685956">More...</a><br /></td></tr>
<tr class="separator:a6e016d543ae880fdf4dde3b8cd685956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efe24e33207293a8cca2a38d869e389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a4efe24e33207293a8cca2a38d869e389">REG_USART7_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034254U)</td></tr>
<tr class="memdesc:a4efe24e33207293a8cca2a38d869e389"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART LIN Mode Register  <a href="#a4efe24e33207293a8cca2a38d869e389">More...</a><br /></td></tr>
<tr class="separator:a4efe24e33207293a8cca2a38d869e389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad299cf752432929548f637ec52a565e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#aad299cf752432929548f637ec52a565e">REG_USART7_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034258U)</td></tr>
<tr class="memdesc:aad299cf752432929548f637ec52a565e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART LIN Identifier Register  <a href="#aad299cf752432929548f637ec52a565e">More...</a><br /></td></tr>
<tr class="separator:aad299cf752432929548f637ec52a565e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fecc460f0d1435516cee8b7b583b3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a8fecc460f0d1435516cee8b7b583b3eb">REG_USART7_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003425CU)</td></tr>
<tr class="memdesc:a8fecc460f0d1435516cee8b7b583b3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART LIN Baud Rate Register  <a href="#a8fecc460f0d1435516cee8b7b583b3eb">More...</a><br /></td></tr>
<tr class="separator:a8fecc460f0d1435516cee8b7b583b3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7c52e53b6b23128cc7bfe6bc936067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a3a7c52e53b6b23128cc7bfe6bc936067">REG_USART7_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034290U)</td></tr>
<tr class="memdesc:a3a7c52e53b6b23128cc7bfe6bc936067"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Comparison Register  <a href="#a3a7c52e53b6b23128cc7bfe6bc936067">More...</a><br /></td></tr>
<tr class="separator:a3a7c52e53b6b23128cc7bfe6bc936067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9c54ab62cf4f3980e227a6703e19af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a2f9c54ab62cf4f3980e227a6703e19af">REG_USART7_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400342E4U)</td></tr>
<tr class="memdesc:a2f9c54ab62cf4f3980e227a6703e19af"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Write Protection Mode Register  <a href="#a2f9c54ab62cf4f3980e227a6703e19af">More...</a><br /></td></tr>
<tr class="separator:a2f9c54ab62cf4f3980e227a6703e19af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8147119f54ed897776b21f60fccecaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#af8147119f54ed897776b21f60fccecaf">REG_USART7_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400342E8U)</td></tr>
<tr class="memdesc:af8147119f54ed897776b21f60fccecaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) USART Write Protection Status Register  <a href="#af8147119f54ed897776b21f60fccecaf">More...</a><br /></td></tr>
<tr class="separator:af8147119f54ed897776b21f60fccecaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c79ded8b617742eed6e73f7c8d6aa86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a2c79ded8b617742eed6e73f7c8d6aa86">REG_USART7_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034300U)</td></tr>
<tr class="memdesc:a2c79ded8b617742eed6e73f7c8d6aa86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Receive Pointer Register  <a href="#a2c79ded8b617742eed6e73f7c8d6aa86">More...</a><br /></td></tr>
<tr class="separator:a2c79ded8b617742eed6e73f7c8d6aa86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9f88b2a33ffe5a5381949c73b3c912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a2e9f88b2a33ffe5a5381949c73b3c912">REG_USART7_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034304U)</td></tr>
<tr class="memdesc:a2e9f88b2a33ffe5a5381949c73b3c912"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Receive Counter Register  <a href="#a2e9f88b2a33ffe5a5381949c73b3c912">More...</a><br /></td></tr>
<tr class="separator:a2e9f88b2a33ffe5a5381949c73b3c912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e50c76073ee6a1d743a5bcc443a5737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a6e50c76073ee6a1d743a5bcc443a5737">REG_USART7_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034308U)</td></tr>
<tr class="memdesc:a6e50c76073ee6a1d743a5bcc443a5737"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Transmit Pointer Register  <a href="#a6e50c76073ee6a1d743a5bcc443a5737">More...</a><br /></td></tr>
<tr class="separator:a6e50c76073ee6a1d743a5bcc443a5737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a98e5e408b40655c13e106d0fc9d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a36a98e5e408b40655c13e106d0fc9d46">REG_USART7_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003430CU)</td></tr>
<tr class="memdesc:a36a98e5e408b40655c13e106d0fc9d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Transmit Counter Register  <a href="#a36a98e5e408b40655c13e106d0fc9d46">More...</a><br /></td></tr>
<tr class="separator:a36a98e5e408b40655c13e106d0fc9d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f3314c127ac8a5af3161830fedeb07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#ab1f3314c127ac8a5af3161830fedeb07">REG_USART7_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034310U)</td></tr>
<tr class="memdesc:ab1f3314c127ac8a5af3161830fedeb07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Receive Next Pointer Register  <a href="#ab1f3314c127ac8a5af3161830fedeb07">More...</a><br /></td></tr>
<tr class="separator:ab1f3314c127ac8a5af3161830fedeb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c10acb4f17a333287457d6b29b2d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a23c10acb4f17a333287457d6b29b2d06">REG_USART7_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034314U)</td></tr>
<tr class="memdesc:a23c10acb4f17a333287457d6b29b2d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Receive Next Counter Register  <a href="#a23c10acb4f17a333287457d6b29b2d06">More...</a><br /></td></tr>
<tr class="separator:a23c10acb4f17a333287457d6b29b2d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f9fb016fa96cf06fe48c06f3f49bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#ac3f9fb016fa96cf06fe48c06f3f49bc5">REG_USART7_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034318U)</td></tr>
<tr class="memdesc:ac3f9fb016fa96cf06fe48c06f3f49bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Transmit Next Pointer Register  <a href="#ac3f9fb016fa96cf06fe48c06f3f49bc5">More...</a><br /></td></tr>
<tr class="separator:ac3f9fb016fa96cf06fe48c06f3f49bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1966ad08b84938340ef05f859324287a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a1966ad08b84938340ef05f859324287a">REG_USART7_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003431CU)</td></tr>
<tr class="memdesc:a1966ad08b84938340ef05f859324287a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Transmit Next Counter Register  <a href="#a1966ad08b84938340ef05f859324287a">More...</a><br /></td></tr>
<tr class="separator:a1966ad08b84938340ef05f859324287a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304fdeb79a9cbe5caff290b87fa322e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a304fdeb79a9cbe5caff290b87fa322e7">REG_USART7_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034320U)</td></tr>
<tr class="memdesc:a304fdeb79a9cbe5caff290b87fa322e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Transfer Control Register  <a href="#a304fdeb79a9cbe5caff290b87fa322e7">More...</a><br /></td></tr>
<tr class="separator:a304fdeb79a9cbe5caff290b87fa322e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60abe24b90da6d61e5f8ea9d6a176297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart7_8h.xhtml#a60abe24b90da6d61e5f8ea9d6a176297">REG_USART7_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034324U)</td></tr>
<tr class="memdesc:a60abe24b90da6d61e5f8ea9d6a176297"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART7) Transfer Status Register  <a href="#a60abe24b90da6d61e5f8ea9d6a176297">More...</a><br /></td></tr>
<tr class="separator:a60abe24b90da6d61e5f8ea9d6a176297"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f338156f7b26ccbcfcfb14f82d07102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f338156f7b26ccbcfcfb14f82d07102">&sect;&nbsp;</a></span>REG_USART7_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="a3a7c52e53b6b23128cc7bfe6bc936067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a7c52e53b6b23128cc7bfe6bc936067">&sect;&nbsp;</a></span>REG_USART7_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Comparison Register </p>

</div>
</div>
<a id="ae7a1424cd5baf27beb1bdac2372bc84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7a1424cd5baf27beb1bdac2372bc84c">&sect;&nbsp;</a></span>REG_USART7_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Control Register </p>

</div>
</div>
<a id="a960f67fe3f6a4bfbfbed8df811d9a1e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a960f67fe3f6a4bfbfbed8df811d9a1e3">&sect;&nbsp;</a></span>REG_USART7_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Channel Status Register </p>

</div>
</div>
<a id="a85a64b186cb69423309f478e72bab37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a64b186cb69423309f478e72bab37e">&sect;&nbsp;</a></span>REG_USART7_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART FI DI Ratio Register </p>

</div>
</div>
<a id="ae015d728d09bf23af310cb0cbca50591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae015d728d09bf23af310cb0cbca50591">&sect;&nbsp;</a></span>REG_USART7_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003420CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Interrupt Disable Register </p>

</div>
</div>
<a id="a9a64ccea346df47d313bd3e9ccdb032f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a64ccea346df47d313bd3e9ccdb032f">&sect;&nbsp;</a></span>REG_USART7_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Interrupt Enable Register </p>

</div>
</div>
<a id="a28d41876bf355699a7636b9f99018f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28d41876bf355699a7636b9f99018f7a">&sect;&nbsp;</a></span>REG_USART7_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Interrupt Mask Register </p>

</div>
</div>
<a id="a8fecc460f0d1435516cee8b7b583b3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fecc460f0d1435516cee8b7b583b3eb">&sect;&nbsp;</a></span>REG_USART7_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003425CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="aad299cf752432929548f637ec52a565e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad299cf752432929548f637ec52a565e">&sect;&nbsp;</a></span>REG_USART7_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART LIN Identifier Register </p>

</div>
</div>
<a id="a4efe24e33207293a8cca2a38d869e389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4efe24e33207293a8cca2a38d869e389">&sect;&nbsp;</a></span>REG_USART7_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART LIN Mode Register </p>

</div>
</div>
<a id="a0ba753de33fc5019783e51c8d61de9e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba753de33fc5019783e51c8d61de9e3">&sect;&nbsp;</a></span>REG_USART7_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Mode Register </p>

</div>
</div>
<a id="a6e016d543ae880fdf4dde3b8cd685956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e016d543ae880fdf4dde3b8cd685956">&sect;&nbsp;</a></span>REG_USART7_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Number of Errors Register </p>

</div>
</div>
<a id="a304fdeb79a9cbe5caff290b87fa322e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a304fdeb79a9cbe5caff290b87fa322e7">&sect;&nbsp;</a></span>REG_USART7_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Transfer Control Register </p>

</div>
</div>
<a id="a60abe24b90da6d61e5f8ea9d6a176297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60abe24b90da6d61e5f8ea9d6a176297">&sect;&nbsp;</a></span>REG_USART7_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Transfer Status Register </p>

</div>
</div>
<a id="a2e9f88b2a33ffe5a5381949c73b3c912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9f88b2a33ffe5a5381949c73b3c912">&sect;&nbsp;</a></span>REG_USART7_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Receive Counter Register </p>

</div>
</div>
<a id="ac2f9309faa5d6279e6e6d15d9ba61ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f9309faa5d6279e6e6d15d9ba61ecd">&sect;&nbsp;</a></span>REG_USART7_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Receive Holding Register </p>

</div>
</div>
<a id="a23c10acb4f17a333287457d6b29b2d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c10acb4f17a333287457d6b29b2d06">&sect;&nbsp;</a></span>REG_USART7_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Receive Next Counter Register </p>

</div>
</div>
<a id="ab1f3314c127ac8a5af3161830fedeb07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f3314c127ac8a5af3161830fedeb07">&sect;&nbsp;</a></span>REG_USART7_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Receive Next Pointer Register </p>

</div>
</div>
<a id="a2c79ded8b617742eed6e73f7c8d6aa86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c79ded8b617742eed6e73f7c8d6aa86">&sect;&nbsp;</a></span>REG_USART7_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Receive Pointer Register </p>

</div>
</div>
<a id="a1f14c3c4d2e17987ac35da9bf1518927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f14c3c4d2e17987ac35da9bf1518927">&sect;&nbsp;</a></span>REG_USART7_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Receiver Time-out Register </p>

</div>
</div>
<a id="a36a98e5e408b40655c13e106d0fc9d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36a98e5e408b40655c13e106d0fc9d46">&sect;&nbsp;</a></span>REG_USART7_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003430CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Transmit Counter Register </p>

</div>
</div>
<a id="a2c4398092fa027997acc9260d608869d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c4398092fa027997acc9260d608869d">&sect;&nbsp;</a></span>REG_USART7_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003421CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Transmit Holding Register </p>

</div>
</div>
<a id="a1966ad08b84938340ef05f859324287a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1966ad08b84938340ef05f859324287a">&sect;&nbsp;</a></span>REG_USART7_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003431CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Transmit Next Counter Register </p>

</div>
</div>
<a id="ac3f9fb016fa96cf06fe48c06f3f49bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f9fb016fa96cf06fe48c06f3f49bc5">&sect;&nbsp;</a></span>REG_USART7_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a6e50c76073ee6a1d743a5bcc443a5737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e50c76073ee6a1d743a5bcc443a5737">&sect;&nbsp;</a></span>REG_USART7_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) Transmit Pointer Register </p>

</div>
</div>
<a id="add357259aeebe7c625f3887dbf8180e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add357259aeebe7c625f3887dbf8180e3">&sect;&nbsp;</a></span>REG_USART7_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="a2f9c54ab62cf4f3980e227a6703e19af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9c54ab62cf4f3980e227a6703e19af">&sect;&nbsp;</a></span>REG_USART7_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400342E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Write Protection Mode Register </p>

</div>
</div>
<a id="af8147119f54ed897776b21f60fccecaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8147119f54ed897776b21f60fccecaf">&sect;&nbsp;</a></span>REG_USART7_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART7_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400342E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART7) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
