#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001aba3c4bdc0 .scope module, "free_reg_tb" "free_reg_tb" 2 2;
 .timescale -9 -12;
P_000001aba3c98c70 .param/l "N" 1 2 3, +C4<00000000000000000000000000000100>;
v000001aba3c84760_0 .var "CLK", 0 0;
v000001aba3c84800_0 .var "enb", 0 0;
v000001aba3c848a0_0 .var "i", 3 0;
v000001aba3c84940_0 .net "o", 3 0, v000001aba3c464b0_0;  1 drivers
v000001aba3c849e0_0 .var "rst", 0 0;
S_000001aba3c4ce50 .scope module, "cir1" "free_reg" 2 7, 3 1 0, S_000001aba3c4bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "S_in";
    .port_info 4 /OUTPUT 4 "S_out";
P_000001aba3c466a0 .param/l "N" 0 3 2, +C4<00000000000000000000000000000100>;
P_000001aba3c466d8 .param/l "n" 1 3 10, +C4<000000000000000000000000000000011>;
v000001aba3c468a0_0 .net "S_in", 3 0, v000001aba3c848a0_0;  1 drivers
v000001aba3c464b0_0 .var "S_out", 3 0;
v000001aba3c4cfe0_0 .net "clk", 0 0, v000001aba3c84760_0;  1 drivers
v000001aba3c4d080_0 .net "enable", 0 0, v000001aba3c84800_0;  1 drivers
v000001aba3c4d120_0 .var "r_next", 3 0;
v000001aba3c4d1c0_0 .var "r_reg", 3 0;
v000001aba3c846c0_0 .net "reset", 0 0, v000001aba3c849e0_0;  1 drivers
E_000001aba3c98af0 .event anyedge, v000001aba3c4d1c0_0;
E_000001aba3c98f70 .event anyedge, v000001aba3c4d080_0, v000001aba3c468a0_0, v000001aba3c4d1c0_0;
E_000001aba3c98530 .event posedge, v000001aba3c846c0_0, v000001aba3c4cfe0_0;
    .scope S_000001aba3c4ce50;
T_0 ;
    %wait E_000001aba3c98530;
    %load/vec4 v000001aba3c846c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001aba3c4d1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001aba3c4d120_0;
    %store/vec4 v000001aba3c4d1c0_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001aba3c4ce50;
T_1 ;
    %wait E_000001aba3c98f70;
    %load/vec4 v000001aba3c4d080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001aba3c468a0_0;
    %store/vec4 v000001aba3c4d120_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001aba3c4d1c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000001aba3c4d1c0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001aba3c4d120_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001aba3c4ce50;
T_2 ;
    %wait E_000001aba3c98af0;
    %load/vec4 v000001aba3c4d1c0_0;
    %store/vec4 v000001aba3c464b0_0, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001aba3c4bdc0;
T_3 ;
    %load/vec4 v000001aba3c84760_0;
    %inv;
    %store/vec4 v000001aba3c84760_0, 0, 1;
    %delay 20000, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aba3c4bdc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aba3c84760_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aba3c849e0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001aba3c848a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aba3c84800_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba3c849e0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aba3c84800_0, 0, 1;
    %delay 40000000, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001aba3c4bdc0;
T_5 ;
    %vpi_call 2 25 "$monitor", "reset=%b, clk=%b, en= %b, S_in=%b || S_out=%b", v000001aba3c849e0_0, v000001aba3c84760_0, v000001aba3c84800_0, v000001aba3c848a0_0, v000001aba3c84940_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "free_reg_tb.v";
    "free_reg.v";
