#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c7e98c7bd20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c7e98c7beb0 .scope module, "pcie_endpoint_tb" "pcie_endpoint_tb" 3 3;
 .timescale -9 -12;
v0x5c7e98ca2e20_0 .var "clk", 0 0;
v0x5c7e98ca2ee0_0 .net "rsp_data", 31 0, v0x5c7e98ca27a0_0;  1 drivers
v0x5c7e98ca2f80_0 .net "rsp_valid", 0 0, v0x5c7e98ca2880_0;  1 drivers
v0x5c7e98ca3050_0 .var "rst_n", 0 0;
v0x5c7e98ca3120_0 .var "tlp_data", 31 0;
v0x5c7e98ca31c0_0 .var "tlp_valid", 0 0;
S_0x5c7e98c38630 .scope task, "check_rsp" "check_rsp" 3 92, 3 92 0, S_0x5c7e98c7beb0;
 .timescale -9 -12;
v0x5c7e98c61c10_0 .var "expected", 31 0;
E_0x5c7e98c71a00 .event posedge, v0x5c7e98ca2390_0;
TD_pcie_endpoint_tb.check_rsp ;
T_0.0 ;
    %load/vec4 v0x5c7e98ca2f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5c7e98c71a00;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5c7e98ca2ee0_0;
    %load/vec4 v0x5c7e98c61c10_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 6;
    %vpi_call/w 3 98 "$display", "\345\223\215\345\272\224\346\243\200\346\237\245: PASS (\345\256\236\351\231\205: 0x%h, \351\242\204\346\234\237: 0x%h)", v0x5c7e98ca2ee0_0, v0x5c7e98c61c10_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 100 "$display", "\345\223\215\345\272\224\346\243\200\346\237\245: FAIL (\345\256\236\351\231\205: 0x%h, \351\242\204\346\234\237: 0x%h)", v0x5c7e98ca2ee0_0, v0x5c7e98c61c10_0 {0 0 0};
T_0.3 ;
    %end;
S_0x5c7e98ca1790 .scope task, "send_tlp" "send_tlp" 3 76, 3 76 0, S_0x5c7e98c7beb0;
 .timescale -9 -12;
v0x5c7e98c630e0_0 .var "addr", 7 0;
v0x5c7e98ca19d0_0 .var "is_config", 0 0;
v0x5c7e98ca1a90_0 .var "is_write", 0 0;
v0x5c7e98ca1b30_0 .var "wdata", 15 0;
TD_pcie_endpoint_tb.send_tlp ;
    %wait E_0x5c7e98c71a00;
    %load/vec4 v0x5c7e98ca19d0_0;
    %load/vec4 v0x5c7e98ca1a90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 6;
    %load/vec4 v0x5c7e98c630e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c7e98ca1b30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c7e98ca3120_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7e98ca31c0_0, 0, 1;
    %vpi_call/w 3 85 "$display", "\345\217\221\351\200\201TLP: 0x%h", v0x5c7e98ca3120_0 {0 0 0};
    %wait E_0x5c7e98c71a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca31c0_0, 0, 1;
    %end;
S_0x5c7e98ca1c10 .scope module, "uut" "pcie_endpoint" 3 13, 4 3 0, S_0x5c7e98c7beb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "tlp_data";
    .port_info 3 /INPUT 1 "tlp_valid";
    .port_info 4 /OUTPUT 32 "rsp_data";
    .port_info 5 /OUTPUT 1 "rsp_valid";
v0x5c7e98ca21b0_0 .net "addr", 7 0, L_0x5c7e98ca3450;  1 drivers
v0x5c7e98ca22b0_0 .var "bar0", 15 0;
v0x5c7e98ca2390_0 .net "clk", 0 0, v0x5c7e98ca2e20_0;  1 drivers
v0x5c7e98ca2430_0 .var "device_id", 15 0;
v0x5c7e98ca2510_0 .net "is_config", 0 0, L_0x5c7e98ca3290;  1 drivers
v0x5c7e98ca2620_0 .net "is_write", 0 0, L_0x5c7e98ca33b0;  1 drivers
v0x5c7e98ca26e0 .array "mem", 7 0, 15 0;
v0x5c7e98ca27a0_0 .var "rsp_data", 31 0;
v0x5c7e98ca2880_0 .var "rsp_valid", 0 0;
v0x5c7e98ca2940_0 .net "rst_n", 0 0, v0x5c7e98ca3050_0;  1 drivers
v0x5c7e98ca2a00_0 .net "tlp_data", 31 0, v0x5c7e98ca3120_0;  1 drivers
v0x5c7e98ca2ae0_0 .net "tlp_valid", 0 0, v0x5c7e98ca31c0_0;  1 drivers
v0x5c7e98ca2ba0_0 .var "vendor_id", 15 0;
v0x5c7e98ca2c80_0 .net "wdata", 15 0, L_0x5c7e98ca3520;  1 drivers
E_0x5c7e98c727c0/0 .event negedge, v0x5c7e98ca2940_0;
E_0x5c7e98c727c0/1 .event posedge, v0x5c7e98ca2390_0;
E_0x5c7e98c727c0 .event/or E_0x5c7e98c727c0/0, E_0x5c7e98c727c0/1;
L_0x5c7e98ca3290 .part v0x5c7e98ca3120_0, 31, 1;
L_0x5c7e98ca33b0 .part v0x5c7e98ca3120_0, 30, 1;
L_0x5c7e98ca3450 .part v0x5c7e98ca3120_0, 16, 8;
L_0x5c7e98ca3520 .part v0x5c7e98ca3120_0, 0, 16;
S_0x5c7e98ca1eb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 32, 4 32 0, S_0x5c7e98ca1c10;
 .timescale -9 -12;
v0x5c7e98ca20b0_0 .var/2s "i", 31 0;
    .scope S_0x5c7e98ca1c10;
T_2 ;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x5c7e98ca2ba0_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x5c7e98ca2430_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c7e98ca22b0_0, 0, 16;
    %fork t_1, S_0x5c7e98ca1eb0;
    %jmp t_0;
    .scope S_0x5c7e98ca1eb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c7e98ca20b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5c7e98ca20b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x5c7e98ca20b0_0;
    %store/vec4a v0x5c7e98ca26e0, 4, 0;
    %load/vec4 v0x5c7e98ca20b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5c7e98ca20b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x5c7e98ca1c10;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x5c7e98ca1c10;
T_3 ;
    %wait E_0x5c7e98c727c0;
    %load/vec4 v0x5c7e98ca2940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7e98ca2880_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5c7e98ca2880_0, 0;
    %load/vec4 v0x5c7e98ca2ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5c7e98ca2510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5c7e98ca2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x5c7e98ca21b0_0;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x5c7e98ca2c80_0;
    %assign/vec4 v0x5c7e98ca22b0_0, 0;
T_3.8 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c7e98ca2880_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5c7e98ca21b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x5c7e98ca2ba0_0;
    %load/vec4 v0x5c7e98ca2430_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5c7e98ca22b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c7e98ca2880_0, 0;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5c7e98ca21b0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.14, 5;
    %load/vec4 v0x5c7e98ca2620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x5c7e98ca2c80_0;
    %ix/getv 3, v0x5c7e98ca21b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c7e98ca26e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c7e98ca2880_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x5c7e98ca21b0_0;
    %load/vec4a v0x5c7e98ca26e0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c7e98ca2880_0, 0;
T_3.17 ;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 3735936685, 0, 32;
    %assign/vec4 v0x5c7e98ca27a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5c7e98ca2880_0, 0;
T_3.15 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5c7e98c7beb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca2e20_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5c7e98ca2e20_0;
    %inv;
    %store/vec4 v0x5c7e98ca2e20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x5c7e98c7beb0;
T_5 ;
    %vpi_call/w 3 30 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c7e98c7beb0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5c7e98c7beb0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c7e98ca3120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca31c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca3050_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7e98ca3050_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 46 "$display", "\012=== \346\265\213\350\257\2251: \350\257\273\351\205\215\347\275\256ID ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7e98ca19d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca1a90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5c7e98c630e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c7e98ca1b30_0, 0, 16;
    %fork TD_pcie_endpoint_tb.send_tlp, S_0x5c7e98ca1790;
    %join;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x5c7e98c61c10_0, 0, 32;
    %fork TD_pcie_endpoint_tb.check_rsp, S_0x5c7e98c38630;
    %join;
    %vpi_call/w 3 51 "$display", "\012=== \346\265\213\350\257\2252: \345\206\231BAR0 ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7e98ca19d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7e98ca1a90_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5c7e98c630e0_0, 0, 8;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x5c7e98ca1b30_0, 0, 16;
    %fork TD_pcie_endpoint_tb.send_tlp, S_0x5c7e98ca1790;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c7e98c61c10_0, 0, 32;
    %fork TD_pcie_endpoint_tb.check_rsp, S_0x5c7e98c38630;
    %join;
    %vpi_call/w 3 56 "$display", "\012=== \346\265\213\350\257\2253: \350\257\273BAR0 ===" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7e98ca19d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca1a90_0, 0, 1;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5c7e98c630e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c7e98ca1b30_0, 0, 16;
    %fork TD_pcie_endpoint_tb.send_tlp, S_0x5c7e98ca1790;
    %join;
    %pushi/vec4 4660, 0, 32;
    %store/vec4 v0x5c7e98c61c10_0, 0, 32;
    %fork TD_pcie_endpoint_tb.check_rsp, S_0x5c7e98c38630;
    %join;
    %vpi_call/w 3 61 "$display", "\012=== \346\265\213\350\257\2254: \345\206\231\345\255\230\345\202\250\345\231\250 ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca19d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c7e98ca1a90_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5c7e98c630e0_0, 0, 8;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x5c7e98ca1b30_0, 0, 16;
    %fork TD_pcie_endpoint_tb.send_tlp, S_0x5c7e98ca1790;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5c7e98c61c10_0, 0, 32;
    %fork TD_pcie_endpoint_tb.check_rsp, S_0x5c7e98c38630;
    %join;
    %vpi_call/w 3 66 "$display", "\012=== \346\265\213\350\257\2255: \350\257\273\345\255\230\345\202\250\345\231\250 ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca19d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c7e98ca1a90_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5c7e98c630e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5c7e98ca1b30_0, 0, 16;
    %fork TD_pcie_endpoint_tb.send_tlp, S_0x5c7e98ca1790;
    %join;
    %pushi/vec4 22136, 0, 32;
    %store/vec4 v0x5c7e98c61c10_0, 0, 32;
    %fork TD_pcie_endpoint_tb.check_rsp, S_0x5c7e98c38630;
    %join;
    %delay 20000, 0;
    %vpi_call/w 3 71 "$display", "\012===== \346\211\200\346\234\211\346\265\213\350\257\225\347\273\223\346\235\237 =====" {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../tb/combinational/pcie_endpoint_tb.sv";
    "../src/combinational/pcie_endpoint.v";
