

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Mon May 27 13:15:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2_fu_123  |streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_memory_assign = alloca i32 1"   --->   Operation 5 'alloca' 'out_memory_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%final_s2m_len_V = alloca i32 1"   --->   Operation 6 'alloca' 'final_s2m_len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 8 'read' 'out_memory_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %kernel_mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %kernel_mode"   --->   Operation 10 'read' 'kernel_mode_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount37, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 256, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln1065 = icmp_eq  i2 %kernel_mode_read, i2 0"   --->   Operation 14 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.95ns)   --->   "%icmp_ln1065_1 = icmp_eq  i2 %kernel_mode_read, i2 1"   --->   Operation 15 'icmp' 'icmp_ln1065_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "%even = or i1 %icmp_ln1065, i1 %icmp_ln1065_1" [userdma.cpp:13]   --->   Operation 16 'or' 'even' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:35]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 0, i32 %final_s2m_len_V" [userdma.cpp:18]   --->   Operation 18 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln18 = store i64 %out_memory_read, i64 %out_memory_assign" [userdma.cpp:18]   --->   Operation 19 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_22_2" [userdma.cpp:18]   --->   Operation 20 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.18>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_memory_assign_load = load i64 %out_memory_assign" [userdma.cpp:27]   --->   Operation 21 'load' 'out_memory_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount37" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %out_memory_assign_load" [userdma.cpp:27]   --->   Operation 23 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%xor_ln27 = xor i3 %trunc_ln27, i3 4" [userdma.cpp:27]   --->   Operation 24 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i3 %xor_ln27" [userdma.cpp:27]   --->   Operation 25 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.66ns)   --->   "%shl_ln27 = shl i8 15, i8 %zext_ln27" [userdma.cpp:27]   --->   Operation 26 'shl' 'shl_ln27' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %trunc_ln27" [userdma.cpp:29]   --->   Operation 27 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.66ns)   --->   "%shl_ln29 = shl i8 15, i8 %zext_ln29" [userdma.cpp:29]   --->   Operation 28 'shl' 'shl_ln29' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%sub_ln36 = sub i32 0, i32 %tmp_4" [userdma.cpp:36]   --->   Operation 29 'sub' 'sub_ln36' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln36_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln36, i32 1, i32 31" [userdma.cpp:36]   --->   Operation 30 'partselect' 'lshr_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%final_s2m_len_V_2 = load i32 %final_s2m_len_V" [userdma.cpp:10]   --->   Operation 31 'load' 'final_s2m_len_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln27_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln27, i3 0" [userdma.cpp:27]   --->   Operation 32 'bitconcatenate' 'shl_ln27_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln29_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln27, i3 0" [userdma.cpp:29]   --->   Operation 33 'bitconcatenate' 'shl_ln29_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (4.06ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2, i32 %tmp_4, i1 %even, i64 %out_memory_assign_load, i6 %shl_ln27_2, i64 %gmem0, i8 %shl_ln27, i33 %inbuf, i6 %shl_ln29_2, i8 %shl_ln29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'call' 'call_ln145' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_4, i32 31" [userdma.cpp:36]   --->   Operation 36 'bitselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i31 %lshr_ln36_1" [userdma.cpp:36]   --->   Operation 37 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.52ns)   --->   "%sub_ln36_1 = sub i32 0, i32 %zext_ln36" [userdma.cpp:36]   --->   Operation 38 'sub' 'sub_ln36_1' <Predicate = (!tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%lshr_ln36_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %tmp_4, i32 1, i32 31" [userdma.cpp:36]   --->   Operation 39 'partselect' 'lshr_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%zext_ln36_1 = zext i31 %lshr_ln36_2" [userdma.cpp:36]   --->   Operation 40 'zext' 'zext_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln35)   --->   "%select_ln36 = select i1 %tmp_2, i32 %sub_ln36_1, i32 %zext_ln36_1" [userdma.cpp:36]   --->   Operation 41 'select' 'select_ln36' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln35 = select i1 %tmp, i32 %tmp_4, i32 %select_ln36" [userdma.cpp:35]   --->   Operation 42 'select' 'select_ln35' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln35, i3 0" [userdma.cpp:39]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i35 %shl_ln" [userdma.cpp:5]   --->   Operation 44 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.52ns)   --->   "%add_ln5 = add i64 %out_memory_assign_load, i64 %sext_ln5" [userdma.cpp:5]   --->   Operation 45 'add' 'add_ln5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%final_s2m_len_V_3 = add i32 %select_ln35, i32 %final_s2m_len_V_2" [userdma.cpp:10]   --->   Operation 46 'add' 'final_s2m_len_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %final_s2m_len_V_3, i32 10, i32 31"   --->   Operation 47 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [userdma.cpp:10]   --->   Operation 48 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2, i32 %tmp_4, i1 %even, i64 %out_memory_assign_load, i6 %shl_ln27_2, i64 %gmem0, i8 %shl_ln27, i33 %inbuf, i6 %shl_ln29_2, i8 %shl_ln29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln1065_2 = icmp_eq  i32 %final_s2m_len_V_3, i32 1024"   --->   Operation 50 'icmp' 'icmp_ln1065_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln49 = add i64 %add_ln5, i64 18446744073709543424" [userdma.cpp:49]   --->   Operation 51 'add' 'add_ln49' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.48ns)   --->   "%select_ln48 = select i1 %icmp_ln1065_2, i64 %add_ln49, i64 %add_ln5" [userdma.cpp:48]   --->   Operation 52 'select' 'select_ln48' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.44ns)   --->   "%icmp_ln1073 = icmp_eq  i22 %tmp_3, i22 0"   --->   Operation 53 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln1073, void %do.end, void %VITIS_LOOP_22_2.VITIS_LOOP_22_2_crit_edge" [userdma.cpp:53]   --->   Operation 54 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln53 = store i32 %final_s2m_len_V_3, i32 %final_s2m_len_V" [userdma.cpp:53]   --->   Operation 55 'store' 'store_ln53' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln53 = store i64 %select_ln48, i64 %out_memory_assign" [userdma.cpp:53]   --->   Operation 56 'store' 'store_ln53' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_22_2" [userdma.cpp:53]   --->   Operation 57 'br' 'br_ln53' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_buf_sts, i1 %icmp_ln1065_2" [userdma.cpp:51]   --->   Operation 58 'write' 'write_ln51' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [userdma.cpp:55]   --->   Operation 59 'ret' 'ret_ln55' <Predicate = (!icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_buf_sts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_memory]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_memory_assign      (alloca        ) [ 01111]
final_s2m_len_V        (alloca        ) [ 01111]
specinterface_ln0      (specinterface ) [ 00000]
out_memory_read        (read          ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
kernel_mode_read       (read          ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
icmp_ln1065            (icmp          ) [ 00000]
icmp_ln1065_1          (icmp          ) [ 00000]
even                   (or            ) [ 00111]
tmp                    (bitselect     ) [ 00111]
store_ln18             (store         ) [ 00000]
store_ln18             (store         ) [ 00000]
br_ln18                (br            ) [ 00000]
out_memory_assign_load (load          ) [ 00011]
tmp_4                  (read          ) [ 00011]
trunc_ln27             (trunc         ) [ 00010]
xor_ln27               (xor           ) [ 00010]
zext_ln27              (zext          ) [ 00000]
shl_ln27               (shl           ) [ 00011]
zext_ln29              (zext          ) [ 00000]
shl_ln29               (shl           ) [ 00011]
sub_ln36               (sub           ) [ 00000]
lshr_ln36_1            (partselect    ) [ 00010]
final_s2m_len_V_2      (load          ) [ 00000]
shl_ln27_2             (bitconcatenate) [ 00001]
shl_ln29_2             (bitconcatenate) [ 00001]
empty                  (wait          ) [ 00000]
tmp_2                  (bitselect     ) [ 00000]
zext_ln36              (zext          ) [ 00000]
sub_ln36_1             (sub           ) [ 00000]
lshr_ln36_2            (partselect    ) [ 00000]
zext_ln36_1            (zext          ) [ 00000]
select_ln36            (select        ) [ 00000]
select_ln35            (select        ) [ 00000]
shl_ln                 (bitconcatenate) [ 00000]
sext_ln5               (sext          ) [ 00000]
add_ln5                (add           ) [ 00001]
final_s2m_len_V_3      (add           ) [ 00001]
tmp_3                  (partselect    ) [ 00001]
specloopname_ln10      (specloopname  ) [ 00000]
call_ln145             (call          ) [ 00000]
icmp_ln1065_2          (icmp          ) [ 00000]
add_ln49               (add           ) [ 00000]
select_ln48            (select        ) [ 00000]
icmp_ln1073            (icmp          ) [ 00111]
br_ln53                (br            ) [ 00000]
store_ln53             (store         ) [ 00000]
store_ln53             (store         ) [ 00000]
br_ln53                (br            ) [ 00000]
write_ln51             (write         ) [ 00000]
ret_ln55               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inbuf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="incount37">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount37"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s2m_buf_sts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_buf_sts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_mode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_memory">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_memory"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="out_memory_assign_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_memory_assign/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="final_s2m_len_V_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_s2m_len_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="out_memory_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_memory_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="kernel_mode_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_mode_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_4_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln51_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="0" index="2" bw="1" slack="2"/>
<pin id="127" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="4" bw="6" slack="0"/>
<pin id="129" dir="0" index="5" bw="64" slack="0"/>
<pin id="130" dir="0" index="6" bw="8" slack="1"/>
<pin id="131" dir="0" index="7" bw="33" slack="0"/>
<pin id="132" dir="0" index="8" bw="6" slack="0"/>
<pin id="133" dir="0" index="9" bw="8" slack="1"/>
<pin id="134" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln1065_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln1065_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="even_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="even/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln18_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln18_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_memory_assign_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_memory_assign_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln27_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="xor_ln27_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="3" slack="0"/>
<pin id="184" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln27_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln27_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln29_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shl_ln29_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln29/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln36_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="lshr_ln36_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="0" index="3" bw="6" slack="0"/>
<pin id="218" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln36_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="final_s2m_len_V_2_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_s2m_len_V_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shl_ln27_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="1"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln29_2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_2/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln36_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sub_ln36_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="31" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="lshr_ln36_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln36_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln36_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln36_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="31" slack="0"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln35_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="2"/>
<pin id="281" dir="0" index="1" bw="32" slack="1"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="shl_ln_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="35" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="35" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln5/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="35" slack="0"/>
<pin id="300" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="final_s2m_len_V_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="final_s2m_len_V_3/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="22" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln1065_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="12" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065_2/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln49_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="0" index="1" bw="14" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln48_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="64" slack="1"/>
<pin id="333" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln1073_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="1"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln53_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="3"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln53_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="64" slack="3"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/4 "/>
</bind>
</comp>

<comp id="350" class="1005" name="out_memory_assign_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="out_memory_assign "/>
</bind>
</comp>

<comp id="357" class="1005" name="final_s2m_len_V_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="final_s2m_len_V "/>
</bind>
</comp>

<comp id="364" class="1005" name="even_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="2"/>
<pin id="366" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="even "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_4_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln27_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="390" class="1005" name="xor_ln27_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="1"/>
<pin id="392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln27 "/>
</bind>
</comp>

<comp id="395" class="1005" name="shl_ln27_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln27 "/>
</bind>
</comp>

<comp id="400" class="1005" name="shl_ln29_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln29 "/>
</bind>
</comp>

<comp id="405" class="1005" name="lshr_ln36_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="1"/>
<pin id="407" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln36_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="shl_ln27_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="1"/>
<pin id="412" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln27_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="shl_ln29_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="1"/>
<pin id="417" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln29_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="add_ln5_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="final_s2m_len_V_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_s2m_len_V_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_3_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="22" slack="1"/>
<pin id="434" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="88" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="123" pin=5"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="123" pin=7"/></net>

<net id="142"><net_src comp="104" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="104" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="138" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="144" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="98" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="177" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="110" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="231"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="123" pin=4"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="123" pin=8"/></net>

<net id="247"><net_src comp="72" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="266"><net_src comp="62" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="270"><net_src comp="258" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="242" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="252" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="74" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="66" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="279" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="223" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="322"><net_src comp="40" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="323"><net_src comp="318" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="328"><net_src comp="84" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="318" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="86" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="329" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="90" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="360"><net_src comp="94" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="367"><net_src comp="150" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="372"><net_src comp="156" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="380"><net_src comp="110" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="388"><net_src comp="177" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="393"><net_src comp="181" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="398"><net_src comp="191" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="123" pin=6"/></net>

<net id="403"><net_src comp="201" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="123" pin=9"/></net>

<net id="408"><net_src comp="213" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="413"><net_src comp="226" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="418"><net_src comp="234" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="123" pin=8"/></net>

<net id="423"><net_src comp="297" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="429"><net_src comp="302" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="435"><net_src comp="308" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="336" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s2m_buf_sts | {4 }
	Port: gmem0 | {3 4 }
 - Input state : 
	Port: streamtoparallelwithburst : inbuf | {3 4 }
	Port: streamtoparallelwithburst : incount37 | {2 }
	Port: streamtoparallelwithburst : kernel_mode | {1 }
	Port: streamtoparallelwithburst : out_memory | {1 }
  - Chain level:
	State 1
		even : 1
		store_ln18 : 1
	State 2
		trunc_ln27 : 1
		xor_ln27 : 2
		zext_ln27 : 2
		shl_ln27 : 3
		zext_ln29 : 2
		shl_ln29 : 3
		lshr_ln36_1 : 1
	State 3
		call_ln145 : 1
		sub_ln36_1 : 1
		zext_ln36_1 : 1
		select_ln36 : 2
		select_ln35 : 3
		shl_ln : 4
		sext_ln5 : 5
		add_ln5 : 6
		final_s2m_len_V_3 : 4
		tmp_3 : 5
	State 4
		select_ln48 : 1
		br_ln53 : 1
		store_ln53 : 2
		write_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   call   | grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2_fu_123 |  6.352  |   685   |   562   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                         add_ln5_fu_297                        |    0    |    0    |    71   |
|    add   |                    final_s2m_len_V_3_fu_302                   |    0    |    0    |    39   |
|          |                        add_ln49_fu_324                        |    0    |    0    |    71   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       select_ln36_fu_271                      |    0    |    0    |    32   |
|  select  |                       select_ln35_fu_279                      |    0    |    0    |    32   |
|          |                       select_ln48_fu_329                      |    0    |    0    |    64   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    sub   |                        sub_ln36_fu_207                        |    0    |    0    |    39   |
|          |                       sub_ln36_1_fu_252                       |    0    |    0    |    38   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       icmp_ln1065_fu_138                      |    0    |    0    |    8    |
|   icmp   |                      icmp_ln1065_1_fu_144                     |    0    |    0    |    8    |
|          |                      icmp_ln1065_2_fu_318                     |    0    |    0    |    18   |
|          |                       icmp_ln1073_fu_336                      |    0    |    0    |    14   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    shl   |                        shl_ln27_fu_191                        |    0    |    0    |    11   |
|          |                        shl_ln29_fu_201                        |    0    |    0    |    11   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    xor   |                        xor_ln27_fu_181                        |    0    |    0    |    3    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    or    |                          even_fu_150                          |    0    |    0    |    2    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                   out_memory_read_read_fu_98                  |    0    |    0    |    0    |
|   read   |                  kernel_mode_read_read_fu_104                 |    0    |    0    |    0    |
|          |                       tmp_4_read_fu_110                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   write  |                    write_ln51_write_fu_116                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
| bitselect|                           tmp_fu_156                          |    0    |    0    |    0    |
|          |                          tmp_2_fu_242                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   trunc  |                       trunc_ln27_fu_177                       |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                        zext_ln27_fu_187                       |    0    |    0    |    0    |
|   zext   |                        zext_ln29_fu_197                       |    0    |    0    |    0    |
|          |                        zext_ln36_fu_249                       |    0    |    0    |    0    |
|          |                       zext_ln36_1_fu_267                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       lshr_ln36_1_fu_213                      |    0    |    0    |    0    |
|partselect|                       lshr_ln36_2_fu_258                      |    0    |    0    |    0    |
|          |                          tmp_3_fu_308                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |                       shl_ln27_2_fu_226                       |    0    |    0    |    0    |
|bitconcatenate|                       shl_ln29_2_fu_234                       |    0    |    0    |    0    |
|          |                         shl_ln_fu_285                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   sext   |                        sext_ln5_fu_293                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  6.352  |   685   |   1023  |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln5_reg_420     |   64   |
|       even_reg_364      |    1   |
|final_s2m_len_V_3_reg_426|   32   |
| final_s2m_len_V_reg_357 |   32   |
|   lshr_ln36_1_reg_405   |   31   |
|out_memory_assign_reg_350|   64   |
|    shl_ln27_2_reg_410   |    6   |
|     shl_ln27_reg_395    |    8   |
|    shl_ln29_2_reg_415   |    6   |
|     shl_ln29_reg_400    |    8   |
|      tmp_3_reg_432      |   22   |
|      tmp_4_reg_377      |   32   |
|       tmp_reg_369       |    1   |
|    trunc_ln27_reg_385   |    3   |
|     xor_ln27_reg_390    |    3   |
+-------------------------+--------+
|          Total          |   313  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2_fu_123 |  p4  |   2  |   6  |   12   ||    9    |
| grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_22_2_fu_123 |  p8  |   2  |   6  |   12   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   24   ||  3.176  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   685  |  1023  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   313  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   998  |  1041  |
+-----------+--------+--------+--------+
