{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587610410330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587610410331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 11:53:30 2020 " "Processing started: Thu Apr 23 11:53:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587610410331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587610410331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587610410331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587610410643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587610410643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_part4-behavior " "Found design unit 1: testbench_part4-behavior" {  } { { "vhdl/testbench_part4.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/testbench_part4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419550 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_part4 " "Found entity 1: testbench_part4" {  } { { "vhdl/testbench_part4.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/testbench_part4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587610419550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_latch-Behavior " "Found design unit 1: my_latch-Behavior" {  } { { "vhdl/my_latch.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/my_latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419552 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_latch " "Found entity 1: my_latch" {  } { { "vhdl/my_latch.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/my_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587610419552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dff_pos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dff_pos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_pos-Behavior " "Found design unit 1: DFF_pos-Behavior" {  } { { "vhdl/DFF_pos.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/DFF_pos.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419557 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_pos " "Found entity 1: DFF_pos" {  } { { "vhdl/DFF_pos.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/DFF_pos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587610419557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dff_neg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dff_neg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_neg-Behavior " "Found design unit 1: DFF_neg-Behavior" {  } { { "vhdl/DFF_neg.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/DFF_neg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419562 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_neg " "Found entity 1: DFF_neg" {  } { { "vhdl/DFF_neg.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/DFF_neg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587610419562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587610419562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_latch " "Elaborating entity \"my_latch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587610419593 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q my_latch.vhd(15) " "VHDL Process Statement warning at my_latch.vhd(15): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/my_latch.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/my_latch.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1587610419603 "|my_latch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qnot my_latch.vhd(15) " "VHDL Process Statement warning at my_latch.vhd(15): inferring latch(es) for signal or variable \"Qnot\", which holds its previous value in one or more paths through the process" {  } { { "vhdl/my_latch.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/my_latch.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1587610419603 "|my_latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qnot my_latch.vhd(15) " "Inferred latch for \"Qnot\" at my_latch.vhd(15)" {  } { { "vhdl/my_latch.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/my_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587610419603 "|my_latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q my_latch.vhd(15) " "Inferred latch for \"Q\" at my_latch.vhd(15)" {  } { { "vhdl/my_latch.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-4/vhdl/my_latch.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587610419603 "|my_latch"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587610419769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 23 11:53:39 2020 " "Processing ended: Thu Apr 23 11:53:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587610419769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587610419769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587610419769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587610419769 ""}
