static int F_1 ( struct V_1 * V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nif ( V_3 < V_2 -> V_6 ||\r\nV_3 > V_2 -> V_7 )\r\nreturn 1 ;\r\nreturn 0 ;\r\n}\r\nstatic void * F_2 ( struct V_1 * V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nunsigned long V_8 = V_2 -> V_9 ;\r\nif ( F_1 ( V_2 , V_3 , V_4 , V_5 ) )\r\nreturn NULL ;\r\nV_5 = ( V_5 & ( ( 1 << V_8 ) - 1 ) ) ;\r\nV_4 <<= V_8 ;\r\nV_3 <<= V_8 + 8 ;\r\nreturn ( void * ) ( V_2 -> V_10 | V_3 | V_4 | V_5 ) ;\r\n}\r\nstatic int F_3 ( struct V_1 * V_2 ,\r\nunsigned char V_3 , unsigned int V_4 ,\r\nint V_11 , int V_12 , T_1 * V_13 )\r\n{\r\nT_1 V_14 , * V_15 ;\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nV_15 = F_2 ( V_2 , V_3 , V_4 , V_11 ) ;\r\nif ( ! V_15 )\r\nreturn V_18 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\nif ( V_11 < 8 ) {\r\nunsigned long V_19 = ( unsigned long ) V_15 ;\r\nV_19 &= ~ 1 ;\r\nF_4 ( ( T_2 * ) V_19 , & V_16 ) ;\r\nif ( V_11 & 1 )\r\n* V_13 = V_16 >> 8 ;\r\nelse\r\n* V_13 = V_16 & 0xff ;\r\n} else {\r\nF_5 ( ( T_3 * ) V_15 , & V_17 ) ;\r\n* V_13 = ( T_1 ) V_17 ;\r\n}\r\nbreak;\r\ncase 2 :\r\nif ( V_11 < 8 ) {\r\nF_4 ( ( T_2 * ) V_15 , & V_16 ) ;\r\n* V_13 = ( T_1 ) V_16 ;\r\n} else {\r\nF_5 ( ( T_3 * ) V_15 , & V_17 ) ;\r\n* V_13 = ( T_1 ) V_17 ;\r\nF_5 ( ( ( T_3 * ) V_15 ) + 1 , & V_17 ) ;\r\n* V_13 |= ( ( T_1 ) V_17 ) << 8 ;\r\n}\r\nbreak;\r\ncase 4 :\r\nV_14 = 0xffffffff ;\r\nF_3 ( V_2 , V_3 , V_4 ,\r\nV_11 , 2 , & V_14 ) ;\r\n* V_13 = V_14 ;\r\nV_14 = 0xffffffff ;\r\nF_3 ( V_2 , V_3 , V_4 ,\r\nV_11 + 2 , 2 , & V_14 ) ;\r\n* V_13 |= V_14 << 16 ;\r\nbreak;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_6 ( struct V_20 * V_21 , unsigned int V_4 ,\r\nint V_11 , int V_12 , T_1 * V_13 )\r\n{\r\nstruct V_1 * V_2 = V_21 -> V_22 ;\r\nunsigned char V_3 = V_21 -> V_23 ;\r\nT_1 * V_15 ;\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\n* V_13 = 0xff ;\r\nbreak;\r\ncase 2 :\r\n* V_13 = 0xffff ;\r\nbreak;\r\ncase 4 :\r\n* V_13 = 0xffffffff ;\r\nbreak;\r\n}\r\nif ( ! V_21 -> V_23 && ! F_7 ( V_4 ) )\r\nreturn F_3 ( V_2 , V_3 , V_4 , V_11 ,\r\nV_12 , V_13 ) ;\r\nV_15 = F_2 ( V_2 , V_3 , V_4 , V_11 ) ;\r\nif ( ! V_15 )\r\nreturn V_18 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\nF_5 ( ( T_3 * ) V_15 , & V_17 ) ;\r\n* V_13 = ( T_1 ) V_17 ;\r\nbreak;\r\ncase 2 :\r\nif ( V_11 & 0x01 ) {\r\nF_8 ( L_1 ,\r\nV_11 ) ;\r\nreturn V_18 ;\r\n}\r\nF_4 ( ( T_2 * ) V_15 , & V_16 ) ;\r\n* V_13 = ( T_1 ) V_16 ;\r\nbreak;\r\ncase 4 :\r\nif ( V_11 & 0x03 ) {\r\nF_8 ( L_2 ,\r\nV_11 ) ;\r\nreturn V_18 ;\r\n}\r\nF_9 ( V_15 , V_13 ) ;\r\nbreak;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 ,\r\nunsigned char V_3 , unsigned int V_4 ,\r\nint V_11 , int V_12 , T_1 V_13 )\r\n{\r\nT_1 * V_15 ;\r\nV_15 = F_2 ( V_2 , V_3 , V_4 , V_11 ) ;\r\nif ( ! V_15 )\r\nreturn V_18 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\nif ( V_11 < 8 ) {\r\nunsigned long V_19 = ( unsigned long ) V_15 ;\r\nT_2 V_16 ;\r\nV_19 &= ~ 1 ;\r\nF_4 ( ( T_2 * ) V_19 , & V_16 ) ;\r\nif ( V_11 & 1 ) {\r\nV_16 &= 0x00ff ;\r\nV_16 |= V_13 << 8 ;\r\n} else {\r\nV_16 &= 0xff00 ;\r\nV_16 |= V_13 ;\r\n}\r\nF_11 ( ( T_2 * ) V_19 , V_16 ) ;\r\n} else\r\nF_12 ( ( T_3 * ) V_15 , V_13 ) ;\r\nbreak;\r\ncase 2 :\r\nif ( V_11 < 8 ) {\r\nF_11 ( ( T_2 * ) V_15 , V_13 ) ;\r\n} else {\r\nF_12 ( ( T_3 * ) V_15 , V_13 & 0xff ) ;\r\nF_12 ( ( ( T_3 * ) V_15 ) + 1 , V_13 >> 8 ) ;\r\n}\r\nbreak;\r\ncase 4 :\r\nF_10 ( V_2 , V_3 , V_4 ,\r\nV_11 , 2 , V_13 & 0xffff ) ;\r\nF_10 ( V_2 , V_3 , V_4 ,\r\nV_11 + 2 , 2 , V_13 >> 16 ) ;\r\nbreak;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_13 ( struct V_20 * V_21 , unsigned int V_4 ,\r\nint V_11 , int V_12 , T_1 V_13 )\r\n{\r\nstruct V_1 * V_2 = V_21 -> V_22 ;\r\nunsigned char V_3 = V_21 -> V_23 ;\r\nT_1 * V_15 ;\r\nif ( ! V_21 -> V_23 && ! F_7 ( V_4 ) )\r\nreturn F_10 ( V_2 , V_3 , V_4 , V_11 ,\r\nV_12 , V_13 ) ;\r\nV_15 = F_2 ( V_2 , V_3 , V_4 , V_11 ) ;\r\nif ( ! V_15 )\r\nreturn V_18 ;\r\nswitch ( V_12 ) {\r\ncase 1 :\r\nF_12 ( ( T_3 * ) V_15 , V_13 ) ;\r\nbreak;\r\ncase 2 :\r\nif ( V_11 & 0x01 ) {\r\nF_8 ( L_3 ,\r\nV_11 ) ;\r\nreturn V_18 ;\r\n}\r\nF_11 ( ( T_2 * ) V_15 , V_13 ) ;\r\nbreak;\r\ncase 4 :\r\nif ( V_11 & 0x03 ) {\r\nF_8 ( L_4 ,\r\nV_11 ) ;\r\nreturn V_18 ;\r\n}\r\nF_14 ( V_15 , V_13 ) ;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_15 ( struct V_20 * V_21 , unsigned int V_4 ,\r\nint V_11 , int V_12 , T_1 * V_13 )\r\n{\r\nstruct V_1 * V_2 = V_21 -> V_22 ;\r\nT_1 V_24 = V_2 -> V_24 ;\r\nunsigned int V_3 = V_21 -> V_23 ;\r\nunsigned int V_25 = F_7 ( V_4 ) ;\r\nunsigned int V_26 = F_16 ( V_4 ) ;\r\nunsigned long V_27 ;\r\nif ( F_1 ( V_2 , V_3 , V_4 , V_11 ) ) {\r\nV_27 = ~ 0UL ;\r\n} else {\r\nV_27 = F_17 ( V_24 ,\r\nF_18 ( V_3 , V_25 , V_26 ) ,\r\nV_11 , V_12 ) ;\r\n}\r\nswitch ( V_12 ) {\r\ncase 1 :\r\n* V_13 = V_27 & 0xff ;\r\nbreak;\r\ncase 2 :\r\n* V_13 = V_27 & 0xffff ;\r\nbreak;\r\ncase 4 :\r\n* V_13 = V_27 & 0xffffffff ;\r\nbreak;\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic int F_19 ( struct V_20 * V_21 , unsigned int V_4 ,\r\nint V_11 , int V_12 , T_1 V_13 )\r\n{\r\nstruct V_1 * V_2 = V_21 -> V_22 ;\r\nT_1 V_24 = V_2 -> V_24 ;\r\nunsigned int V_3 = V_21 -> V_23 ;\r\nunsigned int V_25 = F_7 ( V_4 ) ;\r\nunsigned int V_26 = F_16 ( V_4 ) ;\r\nif ( F_1 ( V_2 , V_3 , V_4 , V_11 ) ) {\r\n} else {\r\nF_20 ( V_24 ,\r\nF_18 ( V_3 , V_25 , V_26 ) ,\r\nV_11 , V_12 , V_13 ) ;\r\n}\r\nreturn V_18 ;\r\n}\r\nvoid F_21 ( struct V_1 * V_2 )\r\n{\r\nconst T_1 * V_28 = F_22 ( V_2 -> V_29 -> V_30 . V_31 , L_5 , NULL ) ;\r\nV_2 -> V_6 = V_28 [ 0 ] ;\r\nV_2 -> V_7 = V_28 [ 1 ] ;\r\nV_28 = F_22 ( V_2 -> V_29 -> V_30 . V_31 , L_6 , NULL ) ;\r\nif ( V_28 ) {\r\nV_2 -> V_32 = ( ( ( V_33 ) V_28 [ 1 ] << 32UL ) |\r\n( ( V_33 ) V_28 [ 0 ] << 0UL ) ) ;\r\n}\r\n}\r\nstatic void F_23 ( struct V_34 * V_35 ,\r\nstruct V_34 * V_36 )\r\n{\r\nstruct V_34 * V_37 ;\r\nV_37 = F_24 ( sizeof( * V_37 ) , V_38 ) ;\r\nif ( ! V_37 )\r\nreturn;\r\nV_37 -> V_39 = L_7 ;\r\nV_37 -> V_40 = V_36 -> V_40 + 0xa0000UL ;\r\nV_37 -> V_41 = V_37 -> V_40 + 0x1ffffUL ;\r\nV_37 -> V_42 = V_43 ;\r\nF_25 ( V_36 , V_37 ) ;\r\nV_37 = F_24 ( sizeof( * V_37 ) , V_38 ) ;\r\nif ( ! V_37 )\r\nreturn;\r\nV_37 -> V_39 = L_8 ;\r\nV_37 -> V_40 = V_36 -> V_40 + 0xf0000UL ;\r\nV_37 -> V_41 = V_37 -> V_40 + 0xffffUL ;\r\nV_37 -> V_42 = V_43 ;\r\nF_25 ( V_36 , V_37 ) ;\r\nV_37 = F_24 ( sizeof( * V_37 ) , V_38 ) ;\r\nif ( ! V_37 )\r\nreturn;\r\nV_37 -> V_39 = L_9 ;\r\nV_37 -> V_40 = V_36 -> V_40 + 0xc0000UL ;\r\nV_37 -> V_41 = V_37 -> V_40 + 0x7fffUL ;\r\nV_37 -> V_42 = V_43 ;\r\nF_25 ( V_36 , V_37 ) ;\r\n}\r\nstatic void F_26 ( struct V_1 * V_2 )\r\n{\r\nconst T_1 * V_44 = F_22 ( V_2 -> V_29 -> V_30 . V_31 , L_10 ,\r\nNULL ) ;\r\nif ( V_44 ) {\r\nstruct V_34 * V_45 = F_24 ( sizeof( * V_45 ) , V_38 ) ;\r\nif ( ! V_45 ) {\r\nF_27 ( L_11 ,\r\nV_2 -> V_39 ) ;\r\nreturn;\r\n}\r\nV_45 -> V_39 = L_12 ;\r\nV_45 -> V_40 = V_2 -> V_46 . V_40 + ( unsigned long ) V_44 [ 0 ] ;\r\nV_45 -> V_41 = V_45 -> V_40 + ( unsigned long ) V_44 [ 1 ] - 1UL ;\r\nV_45 -> V_42 = V_43 ;\r\nif ( F_25 ( & V_2 -> V_46 , V_45 ) ) {\r\nF_27 ( L_13 ,\r\nV_2 -> V_39 ) ;\r\nF_28 ( V_45 ) ;\r\n}\r\n}\r\n}\r\nvoid F_29 ( struct V_1 * V_2 )\r\n{\r\nconst struct V_47 * V_48 ;\r\nint V_49 , V_50 , V_51 ;\r\nint V_52 ;\r\nV_50 = V_51 = 0 ;\r\nV_48 = F_22 ( V_2 -> V_29 -> V_30 . V_31 , L_14 , & V_49 ) ;\r\nif ( ! V_48 ) {\r\nF_30 ( L_15\r\nL_16 ,\r\nV_2 -> V_39 ) ;\r\nF_31 () ;\r\n}\r\nV_52 = V_49 / sizeof( * V_48 ) ;\r\nmemset ( & V_2 -> V_53 , 0 , sizeof( struct V_34 ) ) ;\r\nfor ( V_49 = 0 ; V_49 < V_52 ; V_49 ++ ) {\r\nconst struct V_47 * V_54 = & V_48 [ V_49 ] ;\r\nunsigned long V_55 , V_12 ;\r\nT_1 V_56 , V_57 ;\r\nT_1 V_58 , V_59 ;\r\nint type ;\r\nV_56 = V_54 -> V_56 ;\r\nV_57 = V_54 -> V_57 ;\r\nif ( V_60 == V_61 )\r\nV_56 &= 0x0fffffff ;\r\nV_58 = V_54 -> V_58 ;\r\nV_59 = V_54 -> V_59 ;\r\ntype = ( V_54 -> V_62 >> 24 ) & 0x3 ;\r\nV_55 = ( ( ( unsigned long ) V_56 << 32UL ) |\r\n( ( unsigned long ) V_57 << 0UL ) ) ;\r\nV_12 = ( ( ( unsigned long ) V_58 << 32UL ) |\r\n( ( unsigned long ) V_59 << 0UL ) ) ;\r\nswitch ( type ) {\r\ncase 0 :\r\nV_2 -> V_10 = V_55 ;\r\nbreak;\r\ncase 1 :\r\nV_2 -> V_63 . V_40 = V_55 ;\r\nV_2 -> V_63 . V_41 = V_55 + V_12 - 1UL ;\r\nV_2 -> V_63 . V_42 = V_64 ;\r\nV_51 = 1 ;\r\nbreak;\r\ncase 2 :\r\nV_2 -> V_46 . V_40 = V_55 ;\r\nV_2 -> V_46 . V_41 = V_55 + V_12 - 1UL ;\r\nV_2 -> V_46 . V_42 = V_65 ;\r\nV_50 = 1 ;\r\nbreak;\r\ncase 3 :\r\nV_2 -> V_53 . V_40 = V_55 ;\r\nV_2 -> V_53 . V_41 = V_55 + V_12 - 1UL ;\r\nV_2 -> V_53 . V_42 = V_65 ;\r\nV_50 = 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nif ( ! V_51 || ! V_50 ) {\r\nF_30 ( L_17 ,\r\nV_2 -> V_39 ,\r\n( ! V_51 ? L_18 : L_19 ) ) ;\r\nF_31 () ;\r\n}\r\nF_8 ( L_20 ,\r\nV_2 -> V_39 ,\r\nV_2 -> V_63 . V_40 ,\r\nV_2 -> V_46 . V_40 ) ;\r\nif ( V_2 -> V_53 . V_42 )\r\nF_8 ( L_21 ,\r\nV_2 -> V_53 . V_40 ) ;\r\nF_8 ( L_22 ) ;\r\nV_2 -> V_63 . V_39 = V_2 -> V_46 . V_39 = V_2 -> V_39 ;\r\nV_2 -> V_53 . V_39 = V_2 -> V_39 ;\r\nF_25 ( & V_66 , & V_2 -> V_63 ) ;\r\nF_25 ( & V_67 , & V_2 -> V_46 ) ;\r\nif ( V_2 -> V_53 . V_42 )\r\nF_25 ( & V_67 , & V_2 -> V_53 ) ;\r\nF_23 ( & V_2 -> V_63 ,\r\n& V_2 -> V_46 ) ;\r\nF_26 ( V_2 ) ;\r\n}\r\nvoid F_32 ( struct V_1 * V_2 ,\r\nstruct V_20 * V_68 )\r\n{\r\nstruct V_69 * V_70 ;\r\nstruct V_20 * V_3 ;\r\nF_33 (pdev, &pbus->devices, bus_list) {\r\nT_2 V_71 , V_72 ;\r\nF_34 ( V_70 , V_73 , & V_71 ) ;\r\nV_72 =\r\n( V_71 & ( V_74 |\r\nV_75 ) ) ;\r\nif ( V_72 ) {\r\nF_35 ( V_70 , V_73 , V_72 ) ;\r\nF_8 ( L_23 ,\r\nV_2 -> V_39 , F_36 ( V_70 ) , V_71 ) ;\r\n}\r\n}\r\nF_33 (bus, &pbus->children, node)\r\nF_32 ( V_2 , V_3 ) ;\r\n}\r\nvoid F_37 ( struct V_1 * V_2 ,\r\nstruct V_20 * V_68 )\r\n{\r\nstruct V_69 * V_70 ;\r\nstruct V_20 * V_3 ;\r\nF_33 (pdev, &pbus->devices, bus_list) {\r\nT_2 V_71 , V_72 ;\r\nF_34 ( V_70 , V_73 , & V_71 ) ;\r\nV_72 =\r\n( V_71 & ( V_76 ) ) ;\r\nif ( V_72 ) {\r\nF_35 ( V_70 , V_73 , V_72 ) ;\r\nF_8 ( L_24 ,\r\nV_2 -> V_39 , F_36 ( V_70 ) , V_71 ) ;\r\n}\r\n}\r\nF_33 (bus, &pbus->children, node)\r\nF_37 ( V_2 , V_3 ) ;\r\n}\r\nvoid F_38 ( struct V_1 * V_2 ,\r\nstruct V_20 * V_68 )\r\n{\r\nstruct V_69 * V_70 ;\r\nstruct V_20 * V_3 ;\r\nF_33 (pdev, &pbus->devices, bus_list) {\r\nT_2 V_71 , V_72 ;\r\nF_34 ( V_70 , V_73 , & V_71 ) ;\r\nV_72 =\r\n( V_71 & ( V_77 |\r\nV_78 ) ) ;\r\nif ( V_72 ) {\r\nF_35 ( V_70 , V_73 , V_72 ) ;\r\nF_8 ( L_25 ,\r\nV_2 -> V_39 , F_36 ( V_70 ) , V_71 ) ;\r\n}\r\n}\r\nF_33 (bus, &pbus->children, node)\r\nF_38 ( V_2 , V_3 ) ;\r\n}
