{'Xmsb': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['y', 'x', 'SHIFTER_WIDTH']],
          'DLines': ['149:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa26b90>]},
 'Xreg': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['direction', 'x', 'Xrev']],
          'DLines': ['158:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa47cd0>]},
 'Xrev': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['direction', 'reverse', 'x', 'reverse', 'x']],
          'DLines': ['147:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa26590>]},
 'Yor': {'CDeps': [[], [], [], [], [], [], [], []],
         'CLines': [[], [], [], [], [], [], [], []],
         'Clocked': False,
         'DDeps': [['Yreg'],
                   ['Yreg'],
                   ['Yreg'],
                   ['Yreg'],
                   ['Yreg'],
                   ['Yreg'],
                   ['Yreg'],
                   ['Yreg'],
                   []],
         'DLines': ['161:D',
                    '162:D',
                    '163:D',
                    '164:D',
                    '165:D',
                    '166:D',
                    '167:D',
                    '168:D',
                    '169:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa47fd0>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa46310>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa46610>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa46910>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa46c10>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa46f10>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa45250>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa45550>,
                         <pyverilog.vparser.ast.Assign object at 0x7f02eaa45710>]},
 'Yreg': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['y', 'value_7']],
          'DLines': ['145:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa260d0>]},
 'Zout': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['direction', 'Zreg', 'Zrev']],
          'DLines': ['156:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa47a10>]},
 'Zreg': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': False,
          'DDeps': [[]],
          'DLines': ['190:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f02ead2c350>]},
 'Zrev': {'CDeps': [],
          'CLines': [],
          'Clocked': False,
          'DDeps': [['reverse', 'Zreg']],
          'DLines': ['146:D'],
          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa26290>]},
 'c': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['direction', 'Zout', 'SHIFTER_WIDTH', 'Zout']],
       'DLines': ['154:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa475d0>]},
 'update_extra_bits': {'CDeps': [[[]]],
                       'CLines': [[None]],
                       'Clocked': False,
                       'DDeps': [[]],
                       'DLines': ['184:D'],
                       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f02eaa45f50>]},
 'value_7': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [[]],
             'DLines': ['136:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa08e50>]},
 'z': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['direction',
                  'Zout',
                  'SHIFTER_WIDTH',
                  'Xmsb',
                  'Zout',
                  'SHIFTER_WIDTH',
                  'y',
                  'Zrev_copy']],
       'DLines': ['152:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f02eaa26ed0>]}}
