00080000 A DRAM_BST_START
00080658 T __postreloc_ram_start
00080658 T start_post_relocate
00080664 T spinand_load_bld
0008066c t spinand_jump_to_bld
0008067c t do_spinand_bld
000806c0 t spinand_load_block_loop
000806d4 t start_loading_good_block
000806e8 t spinand_check_block
00080738 t spinand_disable_ecc
0008076c t spinand_enable_ecc
000807a0 t spinand_load_block
000807a8 t spinand_read_pages
000807f4 t check_spinand_status
00080808 t wait_ready
00080870 t spinand_send_cmd
0008087c t spinand_set_cmd
000808c8 t spinand_read
00080908 t spinand_read_page
0008090c t spinand_read_loop
00080948 T __postreloc_ram_end
20050000 A DRAM_TO_BOOT
e0030000 A BOOT_BST_START
e0030004 t chipname
e003000c t version
e0030010 d dram_delay1_param
e0030010 d dram_params_table
e0030014 d dram_cfg_param
e0030018 d dram_timing1_param
e003001c d dram_timing2_param
e0030020 d dram_timing3_param
e0030024 d por_delay_param
e0030028 d dram_mode_reg0_param
e0030028 d modereg_reset_lpddr2_param
e003002c d dram_mode_reg1_param
e0030030 d dram_mode_reg2_param
e0030034 d dram_mode_reg3_param
e0030034 d reset_delay_lpddr2_param
e0030038 d dram_self_ref_param
e003003c d dram_dqs_sync
e0030040 d dram_pad_term
e0030044 d dram_zq_calibration
e0030048 d dram_delay2_param
e003004c d pll_ddr_ctrl_param
e0030050 d pll_ddr_ctrl2_param
e0030054 d pll_ddr_ctrl3_param
e0030058 d dram_dll0_param
e003005c d dram_dll1_param
e0030060 d dram_dll2_param
e0030064 d dram_dll3_param
e0030068 d dram_ctrl_sel_0_param
e003006c d dram_ctrl_sel_1_param
e0030070 d dram_ctrl_sel_2_param
e0030074 d dram_ctrl_sel_3_param
e0030078 d dram_ctrl_sel_misc_param
e003007c d dram_byte_map
e0030080 d dram_dqs_sync_prertt
e0030084 d dram_zq_calibration_prertt
e0030088 d dram_delay3_param
e003008c d dram_rsvd_space
e0030090 d pll_program_delay
e0030094 d dll_program_delay
e0030098 d cg_ddr_init_param
e003009c d cg_ddr_normal_param
e00300a0 d dll_reset_delay
e00300a4 D amboot_bld_ram_start
e00300a8 D amboot_bld_media_start
e00300ac D amboot_bld_media_size
e00300b0 D nand_flash_timing0
e00300b4 D nand_flash_timing1
e00300b8 D nand_flash_timing2
e00300bc D nand_flash_timing3
e00300c0 D nand_flash_timing4
e00300c4 D nand_flash_timing5
e00300c8 D pll_core_ctrl_param
e00300cc D pll_idsp_ctrl_param
e00300d0 D pll_cortex_ctrl_param
e00300d4 D pll_cortex_frac_param
e00300d8 D scaler_misc
e00300dc D mcu_notify_gpio
e00300e0 d end_dram_table
e00300e0 T memsetup
e00300e0 D __table_end
e00300e6 t self_refresh_check
e00300ec t sr_check_mcu
e0030116 t sr_check_mcu_exit
e0030116 t sr_check_pwc
e003014e t disconnect_dram_reset
e0030168 t set_rct_pll
e0030168 t sr_check_exit
e00301be t setup_dram_dll
e00302d2 t set_dram_mode
e00302de t set_init_ctl
e0030348 T rct_delay_proc
e003034e t rct_timer_read
e0030356 T loop_delay_proc
e003035e T rct_pll_set_value
e0030390 T start
e00303d8 t relocate
e00303e8 t relocate_2ndstage
e0030404 t dram_arbiter_cfg
e0030464 t copy_loop
e003046e T bootstrap
e003047c T normal_boot
e003048b T selfrefresh_with_mcu
e00304a4 T selfrefresh_with_pwc
e00304bd T resume_selfrefresh
e00304db T selfrefresh_magic_dismatch
e0030548 T uart_init
e00305bc T uart_putstring
e00305c0 t L0
e00305cc t L1
e00305e0 t L2
e00305f0 T self_refresh_jump
e0030630 t sr_jump_exit
e003063c t magic_dismatch
e0030658 A __postreloc_start
e0030948 A __postreloc_end
