

================================================================
== Synthesis Summary Report of 'run'
================================================================
+ General Information: 
    * Date:           Mon Sep 19 22:55:28 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        detector_solid
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |      Modules     |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |      & Loops     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ run             |  Timing|  -0.00|      153|  3.060e+03|         -|      154|     -|        no|  12 (4%)|   -|  6483 (6%)|  5464 (10%)|    -|
    | + runAfterInit*  |  Timing|  -0.00|      150|  3.000e+03|         -|        8|     -|  dataflow|   8 (2%)|   -|  5454 (5%)|   4108 (7%)|    -|
    |  + entry_proc    |       -|  10.97|        0|      0.000|         -|        0|     -|        no|        -|   -|    2 (~0%)|    20 (~0%)|    -|
    |  + read_test     |  Timing|  -0.00|       78|  1.560e+03|         -|        8|     -|       yes|        -|   -|  899 (~0%)|    689 (1%)|    -|
    |  + run_test      |       -|   0.50|       35|    700.000|         -|        8|     -|       yes|        -|   -|  1841 (1%)|   1808 (3%)|    -|
    |   + find_region  |       -|   0.50|        9|    180.000|         -|        8|     -|       yes|        -|   -|  258 (~0%)|    613 (1%)|    -|
    |  + writeOutcome  |  Timing|  -0.00|       70|  1.400e+03|         -|        8|     -|       yes|        -|   -|  257 (~0%)|   401 (~0%)|    -|
    +------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 768 -> 32  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register         | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | contr            | 0x10   | 32    | W      | Data signal of contr             |                                                                        |
| s_axi_control | trainedRegions_1 | 0x18   | 32    | W      | Data signal of trainedRegions    |                                                                        |
| s_axi_control | trainedRegions_2 | 0x1c   | 32    | W      | Data signal of trainedRegions    |                                                                        |
| s_axi_control | realTaskId_1     | 0x24   | 32    | W      | Data signal of realTaskId        |                                                                        |
| s_axi_control | realTaskId_2     | 0x28   | 32    | W      | Data signal of realTaskId        |                                                                        |
| s_axi_control | n_regions_in_1   | 0x30   | 32    | W      | Data signal of n_regions_in      |                                                                        |
| s_axi_control | n_regions_in_2   | 0x34   | 32    | W      | Data signal of n_regions_in      |                                                                        |
| s_axi_control | sharedMem_1      | 0x3c   | 32    | W      | Data signal of sharedMem         |                                                                        |
| s_axi_control | sharedMem_2      | 0x40   | 32    | W      | Data signal of sharedMem         |                                                                        |
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* AXIS
+-------------+---------------+-------+--------+--------+
| Interface   | Register Mode | TDATA | TREADY | TVALID |
+-------------+---------------+-------+--------+--------+
| toScheduler | both          | 8     | 1      | 1      |
+-------------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+-----------------------+
| Argument       | Direction | Datatype              |
+----------------+-----------+-----------------------+
| contr          | in        | controlStr            |
| trainedRegions | inout     | REGION_T*             |
| realTaskId     | inout     | ap_int<8>*            |
| n_regions_in   | inout     | ap_int<16>*           |
| sharedMem      | inout     | ap_int<32>*           |
| toScheduler    | out       | stream<ap_int<8>, 0>& |
+----------------+-----------+-----------------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+----------+--------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Usage | HW Info                                    |
+----------------+---------------+-----------+----------+--------------------------------------------+
| contr          | s_axi_control | register  |          | name=contr offset=0x10 range=32            |
| trainedRegions | m_axi_gmem    | interface |          |                                            |
| trainedRegions | s_axi_control | register  | offset   | name=trainedRegions_1 offset=0x18 range=32 |
| trainedRegions | s_axi_control | register  | offset   | name=trainedRegions_2 offset=0x1c range=32 |
| realTaskId     | m_axi_gmem    | interface |          |                                            |
| realTaskId     | s_axi_control | register  | offset   | name=realTaskId_1 offset=0x24 range=32     |
| realTaskId     | s_axi_control | register  | offset   | name=realTaskId_2 offset=0x28 range=32     |
| n_regions_in   | m_axi_gmem    | interface |          |                                            |
| n_regions_in   | s_axi_control | register  | offset   | name=n_regions_in_1 offset=0x30 range=32   |
| n_regions_in   | s_axi_control | register  | offset   | name=n_regions_in_2 offset=0x34 range=32   |
| sharedMem      | m_axi_gmem    | interface |          |                                            |
| sharedMem      | s_axi_control | register  | offset   | name=sharedMem_1 offset=0x3c range=32      |
| sharedMem      | s_axi_control | register  | offset   | name=sharedMem_2 offset=0x40 range=32      |
| toScheduler    | toScheduler   | interface |          |                                            |
+----------------+---------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+--------------------------+------+--------+---------+
| Name                          | DSP | Pragma | Variable                 | Op   | Impl   | Latency |
+-------------------------------+-----+--------+--------------------------+------+--------+---------+
| + run                         | 0   |        |                          |      |        |         |
|   outcomeInRam_fu_149_p2      | -   |        | outcomeInRam             | add  | fabric | 0       |
|  + runAfterInit               | 0   |        |                          |      |        |         |
|    contr_taskId_c11_channel_U | -   |        | contr_taskId_c11_channel | fifo | srl    | 0       |
|    error_U                    | -   |        | error                    | fifo | srl    | 0       |
|   + read_test                 | 0   |        |                          |      |        |         |
|     empty_30_fu_327_p2        | -   |        | empty_30                 | add  | fabric | 0       |
|     empty_32_fu_353_p2        | -   |        | empty_32                 | add  | fabric | 0       |
|     empty_34_fu_378_p2        | -   |        | empty_34                 | add  | fabric | 0       |
|     empty_36_fu_403_p2        | -   |        | empty_36                 | add  | fabric | 0       |
|     empty_38_fu_428_p2        | -   |        | empty_38                 | add  | fabric | 0       |
|     empty_40_fu_453_p2        | -   |        | empty_40                 | add  | fabric | 0       |
|     empty_42_fu_478_p2        | -   |        | empty_42                 | add  | fabric | 0       |
|   + writeOutcome              | 0   |        |                          |      |        |         |
|     add_ln358_fu_150_p2       | -   |        | add_ln358                | add  | fabric | 0       |
|     empty_fu_156_p2           | -   |        | empty                    | add  | fabric | 0       |
+-------------------------------+-----+--------+--------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------+------+------+--------+----------------+---------+------+---------+
| Name                | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+---------------------+------+------+--------+----------------+---------+------+---------+
| + run               | 12   | 0    |        |                |         |      |         |
|  + runAfterInit     | 8    | 0    |        |                |         |      |         |
|    outcomeInRam_c_U | -    | -    |        | outcomeInRam_c | fifo    | srl  | 0       |
|    contr_taskId_c_U | -    | -    |        | contr_taskId_c | fifo    | srl  | 0       |
+---------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+---------------------------------------------------------------+
| Type            | Options                         | Location                                                      |
+-----------------+---------------------------------+---------------------------------------------------------------+
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:32 in is_valid          |
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:66 in find_region       |
| unroll          |                                 | detector_solid/abs_solid_detector.cpp:74 in find_region       |
| pipeline        | II=8                            | detector_solid/abs_solid_detector.cpp:349 in writeoutcome     |
| pipeline        | II=8                            | detector_solid/abs_solid_detector.cpp:362 in read_test        |
| pipeline        | II=8                            | detector_solid/abs_solid_detector.cpp:368 in run_test         |
| dataflow        |                                 | detector_solid/abs_solid_detector.cpp:373 in runafterinit     |
| interface       | s_axilite port = trainedRegions | detector_solid/abs_solid_detector.cpp:398 in run              |
| interface       | s_axilite port = realTaskId     | detector_solid/abs_solid_detector.cpp:399 in run              |
| interface       | s_axilite port = n_regions_in   | detector_solid/abs_solid_detector.cpp:400 in run              |
| interface       | m_axi port=sharedMem            | detector_solid/abs_solid_detector.cpp:401 in run, sharedMem   |
| interface       | axis port=toScheduler           | detector_solid/abs_solid_detector.cpp:402 in run, toScheduler |
| reset           | variable=data                   | detector_solid/abs_solid_detector.cpp:404 in run, data        |
| array_partition | variable=data complete dim=2    | detector_solid/abs_solid_detector.cpp:406 in run, data        |
| array_partition | variable=regions complete dim=2 | detector_solid/abs_solid_detector.cpp:407 in run, regions     |
| array_partition | variable=data_key complete      | detector_solid/abs_solid_detector.cpp:410 in run, data_key    |
| pipeline        | off                             | detector_solid/abs_solid_detector.cpp:419 in run              |
+-----------------+---------------------------------+---------------------------------------------------------------+


