// Seed: 2299738307
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_1[1'b0 : ""] = 1;
  logic id_2 = 1;
  reg id_3;
  string id_4;
  assign id_4 = "";
  assign id_3 = id_3;
  logic id_5;
  logic id_6;
  always @(posedge id_6 or posedge 1)
    if (id_3) @(posedge 1 or posedge id_6) id_3 <= 1;
    else begin
      id_3 = 1'b0;
    end
endmodule
