
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= LIMMEXT.Out=>B_EX.In                                    Premise(F4)
	S7= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F5)
	S8= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F6)
	S9= FU.Bub_IF=>CU_IF.Bub                                    Premise(F7)
	S10= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S11= ICache.Hit=>CU_IF.ICacheHit                            Premise(F9)
	S12= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F12)
	S15= ICache.Hit=>FU.ICacheHit                               Premise(F13)
	S16= IR_WB.Out=>FU.IR_WB                                    Premise(F14)
	S17= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F15)
	S18= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F16)
	S19= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F17)
	S20= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F18)
	S21= ALUOut_WB.Out=>FU.InWB                                 Premise(F19)
	S22= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F20)
	S23= ALUOut_WB.Out=>GPR.WData                               Premise(F21)
	S24= IR_WB.Out20_16=>GPR.WReg                               Premise(F22)
	S25= IMMU.Addr=>IAddrReg.In                                 Premise(F23)
	S26= PC.Out=>ICache.IEA                                     Premise(F24)
	S27= ICache.IEA=addr                                        Path(S5,S26)
	S28= ICache.Hit=ICacheHit(addr)                             ICache-Search(S27)
	S29= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S27,S3)
	S30= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S28,S11)
	S31= FU.ICacheHit=ICacheHit(addr)                           Path(S28,S15)
	S32= ICache.Out=>ICacheReg.In                               Premise(F25)
	S33= ICacheReg.In={12,rS,rD,UIMM}                           Path(S29,S32)
	S34= PC.Out=>IMMU.IEA                                       Premise(F26)
	S35= IMMU.IEA=addr                                          Path(S5,S34)
	S36= CP0.ASID=>IMMU.PID                                     Premise(F27)
	S37= IMMU.PID=pid                                           Path(S4,S36)
	S38= IMMU.Addr={pid,addr}                                   IMMU-Search(S37,S35)
	S39= IAddrReg.In={pid,addr}                                 Path(S38,S25)
	S40= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S37,S35)
	S41= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S40,S12)
	S42= ICache.Out=>IR_ID.In                                   Premise(F28)
	S43= IR_ID.In={12,rS,rD,UIMM}                               Path(S29,S42)
	S44= ICache.Out=>IR_IMMU.In                                 Premise(F29)
	S45= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S29,S44)
	S46= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F30)
	S47= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F31)
	S48= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F32)
	S49= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F33)
	S50= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F34)
	S51= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F35)
	S52= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F36)
	S53= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F37)
	S54= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F38)
	S55= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F39)
	S56= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F40)
	S57= IR_EX.Out31_26=>CU_EX.Op                               Premise(F41)
	S58= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F42)
	S59= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F43)
	S60= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F44)
	S61= IR_ID.Out31_26=>CU_ID.Op                               Premise(F45)
	S62= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F46)
	S63= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F47)
	S64= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F48)
	S65= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F49)
	S66= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F50)
	S67= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F51)
	S68= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F52)
	S69= IR_WB.Out31_26=>CU_WB.Op                               Premise(F53)
	S70= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F54)
	S71= CtrlA_EX=0                                             Premise(F55)
	S72= CtrlB_EX=0                                             Premise(F56)
	S73= CtrlALUOut_MEM=0                                       Premise(F57)
	S74= CtrlALUOut_DMMU1=0                                     Premise(F58)
	S75= CtrlALUOut_DMMU2=0                                     Premise(F59)
	S76= CtrlALUOut_WB=0                                        Premise(F60)
	S77= CtrlA_MEM=0                                            Premise(F61)
	S78= CtrlA_WB=0                                             Premise(F62)
	S79= CtrlB_MEM=0                                            Premise(F63)
	S80= CtrlB_WB=0                                             Premise(F64)
	S81= CtrlICache=0                                           Premise(F65)
	S82= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S81)
	S83= CtrlIMMU=0                                             Premise(F66)
	S84= CtrlIR_DMMU1=0                                         Premise(F67)
	S85= CtrlIR_DMMU2=0                                         Premise(F68)
	S86= CtrlIR_EX=0                                            Premise(F69)
	S87= CtrlIR_ID=1                                            Premise(F70)
	S88= [IR_ID]={12,rS,rD,UIMM}                                IR_ID-Write(S43,S87)
	S89= CtrlIR_IMMU=0                                          Premise(F71)
	S90= CtrlIR_MEM=0                                           Premise(F72)
	S91= CtrlIR_WB=0                                            Premise(F73)
	S92= CtrlGPR=0                                              Premise(F74)
	S93= CtrlIAddrReg=0                                         Premise(F75)
	S94= CtrlPC=0                                               Premise(F76)
	S95= CtrlPCInc=1                                            Premise(F77)
	S96= PC[Out]=addr+4                                         PC-Inc(S1,S94,S95)
	S97= PC[CIA]=addr                                           PC-Inc(S1,S94,S95)
	S98= CtrlIMem=0                                             Premise(F78)
	S99= IMem[{pid,addr}]={12,rS,rD,UIMM}                       IMem-Hold(S2,S98)
	S100= CtrlICacheReg=0                                       Premise(F79)
	S101= CtrlASIDIn=0                                          Premise(F80)
	S102= CtrlCP0=0                                             Premise(F81)
	S103= CP0[ASID]=pid                                         CP0-Hold(S0,S102)
	S104= CtrlEPCIn=0                                           Premise(F82)
	S105= CtrlExCodeIn=0                                        Premise(F83)
	S106= CtrlIRMux=0                                           Premise(F84)
	S107= GPR[rS]=a                                             Premise(F85)

ID	S108= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S88)
	S109= IR_ID.Out31_26=12                                     IR-Out(S88)
	S110= IR_ID.Out25_21=rS                                     IR-Out(S88)
	S111= IR_ID.Out20_16=rD                                     IR-Out(S88)
	S112= IR_ID.Out15_0=UIMM                                    IR-Out(S88)
	S113= PC.Out=addr+4                                         PC-Out(S96)
	S114= PC.CIA=addr                                           PC-Out(S97)
	S115= PC.CIA31_28=addr[31:28]                               PC-Out(S97)
	S116= CP0.ASID=pid                                          CP0-Read-ASID(S103)
	S117= LIMMEXT.Out=>B_EX.In                                  Premise(F167)
	S118= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F168)
	S119= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F169)
	S120= FU.Bub_IF=>CU_IF.Bub                                  Premise(F170)
	S121= FU.Halt_IF=>CU_IF.Halt                                Premise(F171)
	S122= ICache.Hit=>CU_IF.ICacheHit                           Premise(F172)
	S123= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F173)
	S124= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F174)
	S125= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F175)
	S126= ICache.Hit=>FU.ICacheHit                              Premise(F176)
	S127= IR_WB.Out=>FU.IR_WB                                   Premise(F177)
	S128= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F178)
	S129= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F179)
	S130= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F180)
	S131= FU.InID2_RReg=5'b00000                                Premise(F181)
	S132= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F182)
	S133= ALUOut_WB.Out=>FU.InWB                                Premise(F183)
	S134= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F184)
	S135= ALUOut_WB.Out=>GPR.WData                              Premise(F185)
	S136= IR_WB.Out20_16=>GPR.WReg                              Premise(F186)
	S137= IMMU.Addr=>IAddrReg.In                                Premise(F187)
	S138= PC.Out=>ICache.IEA                                    Premise(F188)
	S139= ICache.IEA=addr+4                                     Path(S113,S138)
	S140= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S139)
	S141= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S140,S122)
	S142= FU.ICacheHit=ICacheHit(addr+4)                        Path(S140,S126)
	S143= ICache.Out=>ICacheReg.In                              Premise(F189)
	S144= PC.Out=>IMMU.IEA                                      Premise(F190)
	S145= IMMU.IEA=addr+4                                       Path(S113,S144)
	S146= CP0.ASID=>IMMU.PID                                    Premise(F191)
	S147= IMMU.PID=pid                                          Path(S116,S146)
	S148= IMMU.Addr={pid,addr+4}                                IMMU-Search(S147,S145)
	S149= IAddrReg.In={pid,addr+4}                              Path(S148,S137)
	S150= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S147,S145)
	S151= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S150,S123)
	S152= ICache.Out=>IR_ID.In                                  Premise(F192)
	S153= ICache.Out=>IR_IMMU.In                                Premise(F193)
	S154= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F194)
	S155= LIMMEXT.In=UIMM                                       Path(S112,S154)
	S156= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S155)
	S157= B_EX.In={16{0},UIMM}                                  Path(S156,S117)
	S158= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F195)
	S159= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F196)
	S160= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F197)
	S161= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F198)
	S162= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F199)
	S163= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F200)
	S164= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F201)
	S165= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F202)
	S166= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F203)
	S167= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F204)
	S168= IR_EX.Out31_26=>CU_EX.Op                              Premise(F205)
	S169= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F206)
	S170= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F207)
	S171= CU_ID.IRFunc1=rD                                      Path(S111,S170)
	S172= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F208)
	S173= CU_ID.IRFunc2=rS                                      Path(S110,S172)
	S174= IR_ID.Out31_26=>CU_ID.Op                              Premise(F209)
	S175= CU_ID.Op=12                                           Path(S109,S174)
	S176= CU_ID.Func=alu_add                                    CU_ID(S175)
	S177= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F210)
	S178= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F211)
	S179= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F212)
	S180= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F213)
	S181= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F214)
	S182= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F215)
	S183= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F216)
	S184= IR_WB.Out31_26=>CU_WB.Op                              Premise(F217)
	S185= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F218)
	S186= CtrlA_EX=1                                            Premise(F219)
	S187= CtrlB_EX=1                                            Premise(F220)
	S188= [B_EX]={16{0},UIMM}                                   B_EX-Write(S157,S187)
	S189= CtrlALUOut_MEM=0                                      Premise(F221)
	S190= CtrlALUOut_DMMU1=0                                    Premise(F222)
	S191= CtrlALUOut_DMMU2=0                                    Premise(F223)
	S192= CtrlALUOut_WB=0                                       Premise(F224)
	S193= CtrlA_MEM=0                                           Premise(F225)
	S194= CtrlA_WB=0                                            Premise(F226)
	S195= CtrlB_MEM=0                                           Premise(F227)
	S196= CtrlB_WB=0                                            Premise(F228)
	S197= CtrlICache=0                                          Premise(F229)
	S198= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S82,S197)
	S199= CtrlIMMU=0                                            Premise(F230)
	S200= CtrlIR_DMMU1=0                                        Premise(F231)
	S201= CtrlIR_DMMU2=0                                        Premise(F232)
	S202= CtrlIR_EX=1                                           Premise(F233)
	S203= CtrlIR_ID=0                                           Premise(F234)
	S204= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S88,S203)
	S205= CtrlIR_IMMU=0                                         Premise(F235)
	S206= CtrlIR_MEM=0                                          Premise(F236)
	S207= CtrlIR_WB=0                                           Premise(F237)
	S208= CtrlGPR=0                                             Premise(F238)
	S209= GPR[rS]=a                                             GPR-Hold(S107,S208)
	S210= CtrlIAddrReg=0                                        Premise(F239)
	S211= CtrlPC=0                                              Premise(F240)
	S212= CtrlPCInc=0                                           Premise(F241)
	S213= PC[CIA]=addr                                          PC-Hold(S97,S212)
	S214= PC[Out]=addr+4                                        PC-Hold(S96,S211,S212)
	S215= CtrlIMem=0                                            Premise(F242)
	S216= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S99,S215)
	S217= CtrlICacheReg=0                                       Premise(F243)
	S218= CtrlASIDIn=0                                          Premise(F244)
	S219= CtrlCP0=0                                             Premise(F245)
	S220= CP0[ASID]=pid                                         CP0-Hold(S103,S219)
	S221= CtrlEPCIn=0                                           Premise(F246)
	S222= CtrlExCodeIn=0                                        Premise(F247)
	S223= CtrlIRMux=0                                           Premise(F248)

EX	S224= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S188)
	S225= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S188)
	S226= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S188)
	S227= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S204)
	S228= IR_ID.Out31_26=12                                     IR-Out(S204)
	S229= IR_ID.Out25_21=rS                                     IR-Out(S204)
	S230= IR_ID.Out20_16=rD                                     IR-Out(S204)
	S231= IR_ID.Out15_0=UIMM                                    IR-Out(S204)
	S232= PC.CIA=addr                                           PC-Out(S213)
	S233= PC.CIA31_28=addr[31:28]                               PC-Out(S213)
	S234= PC.Out=addr+4                                         PC-Out(S214)
	S235= CP0.ASID=pid                                          CP0-Read-ASID(S220)
	S236= LIMMEXT.Out=>B_EX.In                                  Premise(F249)
	S237= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F250)
	S238= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F251)
	S239= FU.Bub_IF=>CU_IF.Bub                                  Premise(F252)
	S240= FU.Halt_IF=>CU_IF.Halt                                Premise(F253)
	S241= ICache.Hit=>CU_IF.ICacheHit                           Premise(F254)
	S242= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F255)
	S243= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F256)
	S244= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F257)
	S245= ICache.Hit=>FU.ICacheHit                              Premise(F258)
	S246= IR_WB.Out=>FU.IR_WB                                   Premise(F259)
	S247= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F260)
	S248= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F261)
	S249= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F262)
	S250= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F263)
	S251= ALUOut_WB.Out=>FU.InWB                                Premise(F264)
	S252= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F265)
	S253= ALUOut_WB.Out=>GPR.WData                              Premise(F266)
	S254= IR_WB.Out20_16=>GPR.WReg                              Premise(F267)
	S255= IMMU.Addr=>IAddrReg.In                                Premise(F268)
	S256= PC.Out=>ICache.IEA                                    Premise(F269)
	S257= ICache.IEA=addr+4                                     Path(S234,S256)
	S258= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S257)
	S259= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S258,S241)
	S260= FU.ICacheHit=ICacheHit(addr+4)                        Path(S258,S245)
	S261= ICache.Out=>ICacheReg.In                              Premise(F270)
	S262= PC.Out=>IMMU.IEA                                      Premise(F271)
	S263= IMMU.IEA=addr+4                                       Path(S234,S262)
	S264= CP0.ASID=>IMMU.PID                                    Premise(F272)
	S265= IMMU.PID=pid                                          Path(S235,S264)
	S266= IMMU.Addr={pid,addr+4}                                IMMU-Search(S265,S263)
	S267= IAddrReg.In={pid,addr+4}                              Path(S266,S255)
	S268= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S265,S263)
	S269= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S268,S242)
	S270= ICache.Out=>IR_ID.In                                  Premise(F273)
	S271= ICache.Out=>IR_IMMU.In                                Premise(F274)
	S272= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F275)
	S273= LIMMEXT.In=UIMM                                       Path(S231,S272)
	S274= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S273)
	S275= B_EX.In={16{0},UIMM}                                  Path(S274,S236)
	S276= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F276)
	S277= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F277)
	S278= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F278)
	S279= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F279)
	S280= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F280)
	S281= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F281)
	S282= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F282)
	S283= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F283)
	S284= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F284)
	S285= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F285)
	S286= IR_EX.Out31_26=>CU_EX.Op                              Premise(F286)
	S287= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F287)
	S288= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F288)
	S289= CU_ID.IRFunc1=rD                                      Path(S230,S288)
	S290= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F289)
	S291= CU_ID.IRFunc2=rS                                      Path(S229,S290)
	S292= IR_ID.Out31_26=>CU_ID.Op                              Premise(F290)
	S293= CU_ID.Op=12                                           Path(S228,S292)
	S294= CU_ID.Func=alu_add                                    CU_ID(S293)
	S295= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F291)
	S296= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F292)
	S297= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F293)
	S298= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F294)
	S299= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F295)
	S300= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F296)
	S301= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F297)
	S302= IR_WB.Out31_26=>CU_WB.Op                              Premise(F298)
	S303= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F299)
	S304= CtrlA_EX=0                                            Premise(F300)
	S305= CtrlB_EX=0                                            Premise(F301)
	S306= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S188,S305)
	S307= CtrlALUOut_MEM=1                                      Premise(F302)
	S308= CtrlALUOut_DMMU1=0                                    Premise(F303)
	S309= CtrlALUOut_DMMU2=0                                    Premise(F304)
	S310= CtrlALUOut_WB=0                                       Premise(F305)
	S311= CtrlA_MEM=0                                           Premise(F306)
	S312= CtrlA_WB=0                                            Premise(F307)
	S313= CtrlB_MEM=0                                           Premise(F308)
	S314= CtrlB_WB=0                                            Premise(F309)
	S315= CtrlICache=0                                          Premise(F310)
	S316= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S198,S315)
	S317= CtrlIMMU=0                                            Premise(F311)
	S318= CtrlIR_DMMU1=0                                        Premise(F312)
	S319= CtrlIR_DMMU2=0                                        Premise(F313)
	S320= CtrlIR_EX=0                                           Premise(F314)
	S321= CtrlIR_ID=0                                           Premise(F315)
	S322= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S204,S321)
	S323= CtrlIR_IMMU=0                                         Premise(F316)
	S324= CtrlIR_MEM=1                                          Premise(F317)
	S325= CtrlIR_WB=0                                           Premise(F318)
	S326= CtrlGPR=0                                             Premise(F319)
	S327= GPR[rS]=a                                             GPR-Hold(S209,S326)
	S328= CtrlIAddrReg=0                                        Premise(F320)
	S329= CtrlPC=0                                              Premise(F321)
	S330= CtrlPCInc=0                                           Premise(F322)
	S331= PC[CIA]=addr                                          PC-Hold(S213,S330)
	S332= PC[Out]=addr+4                                        PC-Hold(S214,S329,S330)
	S333= CtrlIMem=0                                            Premise(F323)
	S334= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S216,S333)
	S335= CtrlICacheReg=0                                       Premise(F324)
	S336= CtrlASIDIn=0                                          Premise(F325)
	S337= CtrlCP0=0                                             Premise(F326)
	S338= CP0[ASID]=pid                                         CP0-Hold(S220,S337)
	S339= CtrlEPCIn=0                                           Premise(F327)
	S340= CtrlExCodeIn=0                                        Premise(F328)
	S341= CtrlIRMux=0                                           Premise(F329)

MEM	S342= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S306)
	S343= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S306)
	S344= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S306)
	S345= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S322)
	S346= IR_ID.Out31_26=12                                     IR-Out(S322)
	S347= IR_ID.Out25_21=rS                                     IR-Out(S322)
	S348= IR_ID.Out20_16=rD                                     IR-Out(S322)
	S349= IR_ID.Out15_0=UIMM                                    IR-Out(S322)
	S350= PC.CIA=addr                                           PC-Out(S331)
	S351= PC.CIA31_28=addr[31:28]                               PC-Out(S331)
	S352= PC.Out=addr+4                                         PC-Out(S332)
	S353= CP0.ASID=pid                                          CP0-Read-ASID(S338)
	S354= LIMMEXT.Out=>B_EX.In                                  Premise(F330)
	S355= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F331)
	S356= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F332)
	S357= FU.Bub_IF=>CU_IF.Bub                                  Premise(F333)
	S358= FU.Halt_IF=>CU_IF.Halt                                Premise(F334)
	S359= ICache.Hit=>CU_IF.ICacheHit                           Premise(F335)
	S360= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F336)
	S361= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F337)
	S362= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F338)
	S363= ICache.Hit=>FU.ICacheHit                              Premise(F339)
	S364= IR_WB.Out=>FU.IR_WB                                   Premise(F340)
	S365= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F341)
	S366= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F342)
	S367= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F343)
	S368= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F344)
	S369= ALUOut_WB.Out=>FU.InWB                                Premise(F345)
	S370= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F346)
	S371= ALUOut_WB.Out=>GPR.WData                              Premise(F347)
	S372= IR_WB.Out20_16=>GPR.WReg                              Premise(F348)
	S373= IMMU.Addr=>IAddrReg.In                                Premise(F349)
	S374= PC.Out=>ICache.IEA                                    Premise(F350)
	S375= ICache.IEA=addr+4                                     Path(S352,S374)
	S376= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S375)
	S377= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S376,S359)
	S378= FU.ICacheHit=ICacheHit(addr+4)                        Path(S376,S363)
	S379= ICache.Out=>ICacheReg.In                              Premise(F351)
	S380= PC.Out=>IMMU.IEA                                      Premise(F352)
	S381= IMMU.IEA=addr+4                                       Path(S352,S380)
	S382= CP0.ASID=>IMMU.PID                                    Premise(F353)
	S383= IMMU.PID=pid                                          Path(S353,S382)
	S384= IMMU.Addr={pid,addr+4}                                IMMU-Search(S383,S381)
	S385= IAddrReg.In={pid,addr+4}                              Path(S384,S373)
	S386= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S383,S381)
	S387= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S386,S360)
	S388= ICache.Out=>IR_ID.In                                  Premise(F354)
	S389= ICache.Out=>IR_IMMU.In                                Premise(F355)
	S390= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F356)
	S391= LIMMEXT.In=UIMM                                       Path(S349,S390)
	S392= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S391)
	S393= B_EX.In={16{0},UIMM}                                  Path(S392,S354)
	S394= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F357)
	S395= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F358)
	S396= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F359)
	S397= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F360)
	S398= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F361)
	S399= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F362)
	S400= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F363)
	S401= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F364)
	S402= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F365)
	S403= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F366)
	S404= IR_EX.Out31_26=>CU_EX.Op                              Premise(F367)
	S405= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F368)
	S406= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F369)
	S407= CU_ID.IRFunc1=rD                                      Path(S348,S406)
	S408= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F370)
	S409= CU_ID.IRFunc2=rS                                      Path(S347,S408)
	S410= IR_ID.Out31_26=>CU_ID.Op                              Premise(F371)
	S411= CU_ID.Op=12                                           Path(S346,S410)
	S412= CU_ID.Func=alu_add                                    CU_ID(S411)
	S413= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F372)
	S414= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F373)
	S415= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F374)
	S416= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F375)
	S417= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F376)
	S418= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F377)
	S419= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F378)
	S420= IR_WB.Out31_26=>CU_WB.Op                              Premise(F379)
	S421= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F380)
	S422= CtrlA_EX=0                                            Premise(F381)
	S423= CtrlB_EX=0                                            Premise(F382)
	S424= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S306,S423)
	S425= CtrlALUOut_MEM=0                                      Premise(F383)
	S426= CtrlALUOut_DMMU1=1                                    Premise(F384)
	S427= CtrlALUOut_DMMU2=0                                    Premise(F385)
	S428= CtrlALUOut_WB=1                                       Premise(F386)
	S429= CtrlA_MEM=0                                           Premise(F387)
	S430= CtrlA_WB=1                                            Premise(F388)
	S431= CtrlB_MEM=0                                           Premise(F389)
	S432= CtrlB_WB=1                                            Premise(F390)
	S433= CtrlICache=0                                          Premise(F391)
	S434= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S316,S433)
	S435= CtrlIMMU=0                                            Premise(F392)
	S436= CtrlIR_DMMU1=1                                        Premise(F393)
	S437= CtrlIR_DMMU2=0                                        Premise(F394)
	S438= CtrlIR_EX=0                                           Premise(F395)
	S439= CtrlIR_ID=0                                           Premise(F396)
	S440= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S322,S439)
	S441= CtrlIR_IMMU=0                                         Premise(F397)
	S442= CtrlIR_MEM=0                                          Premise(F398)
	S443= CtrlIR_WB=1                                           Premise(F399)
	S444= CtrlGPR=0                                             Premise(F400)
	S445= GPR[rS]=a                                             GPR-Hold(S327,S444)
	S446= CtrlIAddrReg=0                                        Premise(F401)
	S447= CtrlPC=0                                              Premise(F402)
	S448= CtrlPCInc=0                                           Premise(F403)
	S449= PC[CIA]=addr                                          PC-Hold(S331,S448)
	S450= PC[Out]=addr+4                                        PC-Hold(S332,S447,S448)
	S451= CtrlIMem=0                                            Premise(F404)
	S452= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S334,S451)
	S453= CtrlICacheReg=0                                       Premise(F405)
	S454= CtrlASIDIn=0                                          Premise(F406)
	S455= CtrlCP0=0                                             Premise(F407)
	S456= CP0[ASID]=pid                                         CP0-Hold(S338,S455)
	S457= CtrlEPCIn=0                                           Premise(F408)
	S458= CtrlExCodeIn=0                                        Premise(F409)
	S459= CtrlIRMux=0                                           Premise(F410)

WB	S460= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S424)
	S461= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S424)
	S462= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S424)
	S463= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S440)
	S464= IR_ID.Out31_26=12                                     IR-Out(S440)
	S465= IR_ID.Out25_21=rS                                     IR-Out(S440)
	S466= IR_ID.Out20_16=rD                                     IR-Out(S440)
	S467= IR_ID.Out15_0=UIMM                                    IR-Out(S440)
	S468= PC.CIA=addr                                           PC-Out(S449)
	S469= PC.CIA31_28=addr[31:28]                               PC-Out(S449)
	S470= PC.Out=addr+4                                         PC-Out(S450)
	S471= CP0.ASID=pid                                          CP0-Read-ASID(S456)
	S472= LIMMEXT.Out=>B_EX.In                                  Premise(F573)
	S473= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F574)
	S474= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F575)
	S475= FU.Bub_IF=>CU_IF.Bub                                  Premise(F576)
	S476= FU.Halt_IF=>CU_IF.Halt                                Premise(F577)
	S477= ICache.Hit=>CU_IF.ICacheHit                           Premise(F578)
	S478= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F579)
	S479= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F580)
	S480= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F581)
	S481= ICache.Hit=>FU.ICacheHit                              Premise(F582)
	S482= IR_WB.Out=>FU.IR_WB                                   Premise(F583)
	S483= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F584)
	S484= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F585)
	S485= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F586)
	S486= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F587)
	S487= ALUOut_WB.Out=>FU.InWB                                Premise(F588)
	S488= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F589)
	S489= ALUOut_WB.Out=>GPR.WData                              Premise(F590)
	S490= IR_WB.Out20_16=>GPR.WReg                              Premise(F591)
	S491= IMMU.Addr=>IAddrReg.In                                Premise(F592)
	S492= PC.Out=>ICache.IEA                                    Premise(F593)
	S493= ICache.IEA=addr+4                                     Path(S470,S492)
	S494= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S493)
	S495= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S494,S477)
	S496= FU.ICacheHit=ICacheHit(addr+4)                        Path(S494,S481)
	S497= ICache.Out=>ICacheReg.In                              Premise(F594)
	S498= PC.Out=>IMMU.IEA                                      Premise(F595)
	S499= IMMU.IEA=addr+4                                       Path(S470,S498)
	S500= CP0.ASID=>IMMU.PID                                    Premise(F596)
	S501= IMMU.PID=pid                                          Path(S471,S500)
	S502= IMMU.Addr={pid,addr+4}                                IMMU-Search(S501,S499)
	S503= IAddrReg.In={pid,addr+4}                              Path(S502,S491)
	S504= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S501,S499)
	S505= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S504,S478)
	S506= ICache.Out=>IR_ID.In                                  Premise(F597)
	S507= ICache.Out=>IR_IMMU.In                                Premise(F598)
	S508= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F599)
	S509= LIMMEXT.In=UIMM                                       Path(S467,S508)
	S510= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S509)
	S511= B_EX.In={16{0},UIMM}                                  Path(S510,S472)
	S512= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F600)
	S513= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F601)
	S514= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F602)
	S515= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F603)
	S516= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F604)
	S517= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F605)
	S518= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F606)
	S519= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F607)
	S520= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F608)
	S521= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F609)
	S522= IR_EX.Out31_26=>CU_EX.Op                              Premise(F610)
	S523= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F611)
	S524= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F612)
	S525= CU_ID.IRFunc1=rD                                      Path(S466,S524)
	S526= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F613)
	S527= CU_ID.IRFunc2=rS                                      Path(S465,S526)
	S528= IR_ID.Out31_26=>CU_ID.Op                              Premise(F614)
	S529= CU_ID.Op=12                                           Path(S464,S528)
	S530= CU_ID.Func=alu_add                                    CU_ID(S529)
	S531= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F615)
	S532= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F616)
	S533= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F617)
	S534= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F618)
	S535= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F619)
	S536= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F620)
	S537= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F621)
	S538= IR_WB.Out31_26=>CU_WB.Op                              Premise(F622)
	S539= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F623)
	S540= CtrlA_EX=0                                            Premise(F624)
	S541= CtrlB_EX=0                                            Premise(F625)
	S542= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S424,S541)
	S543= CtrlALUOut_MEM=0                                      Premise(F626)
	S544= CtrlALUOut_DMMU1=0                                    Premise(F627)
	S545= CtrlALUOut_DMMU2=0                                    Premise(F628)
	S546= CtrlALUOut_WB=0                                       Premise(F629)
	S547= CtrlA_MEM=0                                           Premise(F630)
	S548= CtrlA_WB=0                                            Premise(F631)
	S549= CtrlB_MEM=0                                           Premise(F632)
	S550= CtrlB_WB=0                                            Premise(F633)
	S551= CtrlICache=0                                          Premise(F634)
	S552= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S434,S551)
	S553= CtrlIMMU=0                                            Premise(F635)
	S554= CtrlIR_DMMU1=0                                        Premise(F636)
	S555= CtrlIR_DMMU2=0                                        Premise(F637)
	S556= CtrlIR_EX=0                                           Premise(F638)
	S557= CtrlIR_ID=0                                           Premise(F639)
	S558= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S440,S557)
	S559= CtrlIR_IMMU=0                                         Premise(F640)
	S560= CtrlIR_MEM=0                                          Premise(F641)
	S561= CtrlIR_WB=0                                           Premise(F642)
	S562= CtrlGPR=1                                             Premise(F643)
	S563= CtrlIAddrReg=0                                        Premise(F644)
	S564= CtrlPC=0                                              Premise(F645)
	S565= CtrlPCInc=0                                           Premise(F646)
	S566= PC[CIA]=addr                                          PC-Hold(S449,S565)
	S567= PC[Out]=addr+4                                        PC-Hold(S450,S564,S565)
	S568= CtrlIMem=0                                            Premise(F647)
	S569= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S452,S568)
	S570= CtrlICacheReg=0                                       Premise(F648)
	S571= CtrlASIDIn=0                                          Premise(F649)
	S572= CtrlCP0=0                                             Premise(F650)
	S573= CP0[ASID]=pid                                         CP0-Hold(S456,S572)
	S574= CtrlEPCIn=0                                           Premise(F651)
	S575= CtrlExCodeIn=0                                        Premise(F652)
	S576= CtrlIRMux=0                                           Premise(F653)

POST	S542= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S424,S541)
	S552= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S434,S551)
	S558= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S440,S557)
	S566= PC[CIA]=addr                                          PC-Hold(S449,S565)
	S567= PC[Out]=addr+4                                        PC-Hold(S450,S564,S565)
	S569= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S452,S568)
	S573= CP0[ASID]=pid                                         CP0-Hold(S456,S572)

