{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489440765561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489440765564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 14:32:45 2017 " "Processing started: Mon Mar 13 14:32:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489440765564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489440765564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489440765564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489440767597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighting_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lighting_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIGHTING_CONTROL-archi " "Found design unit 1: LIGHTING_CONTROL-archi" {  } { { "lighting_control.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/lighting_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770142 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIGHTING_CONTROL " "Found entity 1: LIGHTING_CONTROL" {  } { { "lighting_control.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/lighting_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770164 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_if_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_if_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_IF_SEND-archi " "Found design unit 1: USB_IF_SEND-archi" {  } { { "USB_IF_SEND.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_SEND.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770193 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_IF_SEND " "Found entity 1: USB_IF_SEND" {  } { { "USB_IF_SEND.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_SEND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_usb_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_usb_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_USB_BRIDGE-archi " "Found design unit 1: I2C_USB_BRIDGE-archi" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_USB_BRIDGE.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770215 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_USB_BRIDGE " "Found entity 1: I2C_USB_BRIDGE" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_USB_BRIDGE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_i2c_cap_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_i2c_cap_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_I2C_CAP_v1-behav_v1 " "Found design unit 1: FPGA_I2C_CAP_v1-behav_v1" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770238 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_I2C_CAP_v1 " "Found entity 1: FPGA_I2C_CAP_v1" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_block_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_block_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_BLOCK_MUX-archi " "Found design unit 1: I2C_BLOCK_MUX-archi" {  } { { "I2C_BLOCK_MUX.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_BLOCK_MUX.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770260 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_BLOCK_MUX " "Found entity 1: I2C_BLOCK_MUX" {  } { { "I2C_BLOCK_MUX.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_BLOCK_MUX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ch_sched.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_ch_sched.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_CH_SCHED-archi " "Found design unit 1: I2C_CH_SCHED-archi" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770279 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_CH_SCHED " "Found entity 1: I2C_CH_SCHED" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_if_rcv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_if_rcv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_IF_RCV-archi " "Found design unit 1: USB_IF_RCV-archi" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770301 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_IF_RCV " "Found entity 1: USB_IF_RCV" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489440770301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489440770301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_I2C_CAP_v1 " "Elaborating entity \"FPGA_I2C_CAP_v1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489440770603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_0 FPGA_I2C_CAP_v1.vhd(103) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(103): object \"S_ACK_ERROR_0\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770699 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_1 FPGA_I2C_CAP_v1.vhd(110) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(110): object \"S_ACK_ERROR_1\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770700 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_2 FPGA_I2C_CAP_v1.vhd(117) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(117): object \"S_ACK_ERROR_2\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770700 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_3 FPGA_I2C_CAP_v1.vhd(124) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(124): object \"S_ACK_ERROR_3\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770700 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_4 FPGA_I2C_CAP_v1.vhd(131) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(131): object \"S_ACK_ERROR_4\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770700 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_5 FPGA_I2C_CAP_v1.vhd(138) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(138): object \"S_ACK_ERROR_5\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770700 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_6 FPGA_I2C_CAP_v1.vhd(145) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(145): object \"S_ACK_ERROR_6\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770700 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_7 FPGA_I2C_CAP_v1.vhd(152) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(152): object \"S_ACK_ERROR_7\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770700 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_8 FPGA_I2C_CAP_v1.vhd(159) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(159): object \"S_ACK_ERROR_8\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_9 FPGA_I2C_CAP_v1.vhd(166) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(166): object \"S_ACK_ERROR_9\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_10 FPGA_I2C_CAP_v1.vhd(173) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(173): object \"S_ACK_ERROR_10\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_11 FPGA_I2C_CAP_v1.vhd(180) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(180): object \"S_ACK_ERROR_11\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_12 FPGA_I2C_CAP_v1.vhd(187) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(187): object \"S_ACK_ERROR_12\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_13 FPGA_I2C_CAP_v1.vhd(194) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(194): object \"S_ACK_ERROR_13\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_14 FPGA_I2C_CAP_v1.vhd(201) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(201): object \"S_ACK_ERROR_14\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_ACK_ERROR_15 FPGA_I2C_CAP_v1.vhd(208) " "Verilog HDL or VHDL warning at FPGA_I2C_CAP_v1.vhd(208): object \"S_ACK_ERROR_15\" assigned a value but never read" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440770701 "|FPGA_I2C_CAP_v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_0 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "i2c_master_0" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489440770708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_USB_BRIDGE I2C_USB_BRIDGE:I2C_USB_BRIDGE_0 " "Elaborating entity \"I2C_USB_BRIDGE\" for hierarchy \"I2C_USB_BRIDGE:I2C_USB_BRIDGE_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "I2C_USB_BRIDGE_0" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489440770857 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "slave_addr I2C_USB_BRIDGE.vhd(35) " "VHDL Signal Declaration warning at I2C_USB_BRIDGE.vhd(35): used explicit default value for signal \"slave_addr\" because signal was never assigned a value" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_USB_BRIDGE.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1489440770890 "|FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "B_ACK_ERR I2C_USB_BRIDGE.vhd(26) " "Output port \"B_ACK_ERR\" at I2C_USB_BRIDGE.vhd(26) has no driver" {  } { { "I2C_USB_BRIDGE.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_USB_BRIDGE.vhd" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1489440770890 "|FPGA_I2C_CAP_v1|I2C_USB_BRIDGE:I2C_USB_BRIDGE_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIGHTING_CONTROL LIGHTING_CONTROL:LIGHTING_PROCESSING_0 " "Elaborating entity \"LIGHTING_CONTROL\" for hierarchy \"LIGHTING_CONTROL:LIGHTING_PROCESSING_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "LIGHTING_PROCESSING_0" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489440771005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_BLOCK_MUX I2C_BLOCK_MUX:I2C_BLOCK_MUX_0 " "Elaborating entity \"I2C_BLOCK_MUX\" for hierarchy \"I2C_BLOCK_MUX:I2C_BLOCK_MUX_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "I2C_BLOCK_MUX_0" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489440771276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CH_SCHED I2C_CH_SCHED:I2C_CH_SCHED_0 " "Elaborating entity \"I2C_CH_SCHED\" for hierarchy \"I2C_CH_SCHED:I2C_CH_SCHED_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "I2C_CH_SCHED_0" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489440771326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sch_data_rcvd_flag_prev I2C_CH_SCHED.vhd(33) " "Verilog HDL or VHDL warning at I2C_CH_SCHED.vhd(33): object \"sch_data_rcvd_flag_prev\" assigned a value but never read" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440771416 "|FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "usb_send_req I2C_CH_SCHED.vhd(48) " "Verilog HDL or VHDL warning at I2C_CH_SCHED.vhd(48): object \"usb_send_req\" assigned a value but never read" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440771416 "|FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_i2c_acq I2C_CH_SCHED.vhd(50) " "Verilog HDL or VHDL warning at I2C_CH_SCHED.vhd(50): object \"start_i2c_acq\" assigned a value but never read" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440771416 "|FPGA_I2C_CAP_v1|I2C_CH_SCHED:I2C_CH_SCHED_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_IF_SEND USB_IF_SEND:USB_IF_SEND_0 " "Elaborating entity \"USB_IF_SEND\" for hierarchy \"USB_IF_SEND:USB_IF_SEND_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "USB_IF_SEND_0" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489440771427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_IF_RCV USB_IF_RCV:USB_IF_RCV_0 " "Elaborating entity \"USB_IF_RCV\" for hierarchy \"USB_IF_RCV:USB_IF_RCV_0\"" {  } { { "FPGA_I2C_CAP_v1.vhd" "USB_IF_RCV_0" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489440771475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcv_rxf_prev USB_IF_RCV.vhd(31) " "Verilog HDL or VHDL warning at USB_IF_RCV.vhd(31): object \"rcv_rxf_prev\" assigned a value but never read" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489440771549 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RCV_RCVD_DATA USB_IF_RCV.vhd(35) " "VHDL Process Statement warning at USB_IF_RCV.vhd(35): inferring latch(es) for signal or variable \"RCV_RCVD_DATA\", which holds its previous value in one or more paths through the process" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489440771550 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[8\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[8\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771550 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[9\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[9\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771550 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[10\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[10\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771551 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[11\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[11\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771551 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[12\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[12\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771551 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[13\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[13\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771551 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[14\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[14\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771552 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[15\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[15\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771552 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[16\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[16\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771552 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[17\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[17\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771552 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[18\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[18\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771552 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[19\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[19\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771552 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[20\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[20\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[21\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[21\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[22\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[22\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[23\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[23\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[24\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[24\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[25\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[25\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[26\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[26\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[27\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[27\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[28\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[28\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[29\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[29\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771553 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[30\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[30\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[31\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[31\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[32\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[32\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[33\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[33\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[34\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[34\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[35\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[35\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[36\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[36\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[37\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[37\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[38\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[38\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[39\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[39\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[40\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[40\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771554 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[41\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[41\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[42\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[42\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[43\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[43\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[44\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[44\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[45\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[45\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[46\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[46\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[47\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[47\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[48\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[48\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[49\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[49\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[50\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[50\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[51\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[51\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[52\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[52\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771555 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[53\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[53\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[54\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[54\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[55\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[55\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[56\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[56\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[57\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[57\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[58\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[58\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[59\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[59\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[60\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[60\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[61\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[61\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[62\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[62\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[63\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[63\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[64\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[64\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[65\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[65\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771556 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[66\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[66\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[67\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[67\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[68\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[68\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[69\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[69\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[70\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[70\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[71\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[71\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[72\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[72\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[73\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[73\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[74\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[74\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[75\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[75\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[76\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[76\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[77\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[77\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[78\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[78\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[79\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[79\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[80\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[80\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[81\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[81\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771557 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[82\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[82\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771558 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[83\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[83\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771558 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[84\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[84\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771558 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[85\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[85\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771558 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[86\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[86\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771558 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RCV_RCVD_DATA\[87\] USB_IF_RCV.vhd(35) " "Inferred latch for \"RCV_RCVD_DATA\[87\]\" at USB_IF_RCV.vhd(35)" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489440771558 "|FPGA_I2C_CAP_v1|USB_IF_RCV:USB_IF_RCV_0"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "USB_IF_RCV.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_RCV.vhd" 19 -1 0 } } { "USB_IF_SEND.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/USB_IF_SEND.vhd" 19 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 55 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 102 -1 0 } } { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1489440829994 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1489440829995 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_0 VCC " "Pin \"LED1_0\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_0 VCC " "Pin \"LED2_0\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_1 VCC " "Pin \"LED1_1\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_1 VCC " "Pin \"LED2_1\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_2 VCC " "Pin \"LED1_2\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_2 VCC " "Pin \"LED2_2\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_3 VCC " "Pin \"LED1_3\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_3 VCC " "Pin \"LED2_3\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_4 VCC " "Pin \"LED1_4\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_4 VCC " "Pin \"LED2_4\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_5 VCC " "Pin \"LED1_5\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_5 VCC " "Pin \"LED2_5\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_6 VCC " "Pin \"LED1_6\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_6 VCC " "Pin \"LED2_6\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_7 VCC " "Pin \"LED1_7\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_7 VCC " "Pin \"LED2_7\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_8 VCC " "Pin \"LED1_8\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_8 VCC " "Pin \"LED2_8\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_9 VCC " "Pin \"LED1_9\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_9 VCC " "Pin \"LED2_9\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_10 VCC " "Pin \"LED1_10\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_10 VCC " "Pin \"LED2_10\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_10"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_11 VCC " "Pin \"LED1_11\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_11 VCC " "Pin \"LED2_11\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_11"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_12 VCC " "Pin \"LED1_12\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_12"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_12 VCC " "Pin \"LED2_12\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_12"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_13 VCC " "Pin \"LED1_13\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_13 VCC " "Pin \"LED2_13\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_13"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_14 VCC " "Pin \"LED1_14\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_14"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_14 VCC " "Pin \"LED2_14\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_14"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1_15 VCC " "Pin \"LED1_15\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED1_15"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2_15 VCC " "Pin \"LED2_15\" is stuck at VCC" {  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1489440841343 "|FPGA_I2C_CAP_v1|LED2_15"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1489440841343 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1489440843855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489440865600 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489440865600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12519 " "Implemented 12519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489440869757 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489440869757 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1489440869757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12433 " "Implemented 12433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489440869757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489440869757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489440869949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 14:34:29 2017 " "Processing ended: Mon Mar 13 14:34:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489440869949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489440869949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489440869949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489440869949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489440874932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489440874934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 14:34:33 2017 " "Processing started: Mon Mar 13 14:34:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489440874934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489440874934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489440874934 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489440876988 ""}
{ "Info" "0" "" "Project  = FPGA_I2C_CAP_v1" {  } {  } 0 0 "Project  = FPGA_I2C_CAP_v1" 0 0 "Fitter" 0 0 1489440876989 ""}
{ "Info" "0" "" "Revision = FPGA_I2C_CAP_v1" {  } {  } 0 0 "Revision = FPGA_I2C_CAP_v1" 0 0 "Fitter" 0 0 1489440876989 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1489440877850 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_I2C_CAP_v1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"FPGA_I2C_CAP_v1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489440878579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489440878765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489440878765 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489440880470 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489440880523 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489440881902 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489440881902 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489440881902 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489440881902 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 20408 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489440882019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 20410 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489440882019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 20412 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489440882019 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 20414 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489440882019 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1489440882019 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1489440882035 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_I2C_CAP_v1.sdc " "Synopsys Design Constraints File file not found: 'FPGA_I2C_CAP_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489440890708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1489440890729 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1489440891565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1489440891591 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1489440891609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895115 ""}  } { { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 20401 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895115 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "Automatically promoted node I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CH_SCHED:I2C_CH_SCHED_0\|Selector43~0 " "Destination node I2C_CH_SCHED:I2C_CH_SCHED_0\|Selector43~0" {  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 102 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CH_SCHED:I2C_CH_SCHED_0|Selector43~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 14806 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895116 ""}  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CH_SCHED:I2C_CH_SCHED_0|SCH_LP_REQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_0\|data_clk  " "Automatically promoted node i2c_master:i2c_master_0\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895116 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_0\|Selector29~0 " "Destination node i2c_master:i2c_master_0\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9793 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895116 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895116 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_10\|data_clk  " "Automatically promoted node i2c_master:i2c_master_10\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895117 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_10\|Selector29~0 " "Destination node i2c_master:i2c_master_10\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_10|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9813 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895117 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895117 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_10|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8818 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_11\|data_clk  " "Automatically promoted node i2c_master:i2c_master_11\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_11\|Selector29~0 " "Destination node i2c_master:i2c_master_11\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_11|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9815 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895118 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_11|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8748 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_12\|data_clk  " "Automatically promoted node i2c_master:i2c_master_12\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895118 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_12\|Selector29~0 " "Destination node i2c_master:i2c_master_12\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_12|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9817 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895118 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895118 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_12|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8678 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895118 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_13\|data_clk  " "Automatically promoted node i2c_master:i2c_master_13\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895119 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_13\|Selector29~0 " "Destination node i2c_master:i2c_master_13\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_13|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9819 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895119 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895119 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_13|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8608 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_14\|data_clk  " "Automatically promoted node i2c_master:i2c_master_14\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895120 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_14\|Selector29~0 " "Destination node i2c_master:i2c_master_14\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_14|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9821 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895120 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895120 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_14|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8538 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895120 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_15\|data_clk  " "Automatically promoted node i2c_master:i2c_master_15\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_15\|Selector29~0 " "Destination node i2c_master:i2c_master_15\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_15|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9823 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895123 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895123 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_15|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8468 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_1\|data_clk  " "Automatically promoted node i2c_master:i2c_master_1\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_1\|Selector29~0 " "Destination node i2c_master:i2c_master_1\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9795 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895124 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895124 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9448 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_2\|data_clk  " "Automatically promoted node i2c_master:i2c_master_2\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_2\|Selector29~0 " "Destination node i2c_master:i2c_master_2\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9797 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895125 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895125 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9378 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_3\|data_clk  " "Automatically promoted node i2c_master:i2c_master_3\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_3\|Selector29~0 " "Destination node i2c_master:i2c_master_3\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9799 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895126 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_4\|data_clk  " "Automatically promoted node i2c_master:i2c_master_4\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895127 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_4\|Selector29~0 " "Destination node i2c_master:i2c_master_4\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_4|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9801 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895127 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895127 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_4|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9238 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_5\|data_clk  " "Automatically promoted node i2c_master:i2c_master_5\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_5\|Selector29~0 " "Destination node i2c_master:i2c_master_5\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_5|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9803 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895129 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_5|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9168 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_6\|data_clk  " "Automatically promoted node i2c_master:i2c_master_6\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_6\|Selector29~0 " "Destination node i2c_master:i2c_master_6\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_6|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9805 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895129 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_6|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9098 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_7\|data_clk  " "Automatically promoted node i2c_master:i2c_master_7\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_7\|Selector29~0 " "Destination node i2c_master:i2c_master_7\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_7|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9807 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895130 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_7|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9028 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_8\|data_clk  " "Automatically promoted node i2c_master:i2c_master_8\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_8\|Selector29~0 " "Destination node i2c_master:i2c_master_8\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_8|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9809 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895130 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_8|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8958 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_master:i2c_master_9\|data_clk  " "Automatically promoted node i2c_master:i2c_master_9\|data_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_9\|Selector29~0 " "Destination node i2c_master:i2c_master_9\|Selector29~0" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 241 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_9|Selector29~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9811 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895131 ""}  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_9|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 8888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_MASTER_RESET  " "Automatically promoted node I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_MASTER_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_0\|data_clk " "Destination node i2c_master:i2c_master_0\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 1047 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_0\|scl_clk~en " "Destination node i2c_master:i2c_master_0\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_0|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 1078 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_1\|data_clk " "Destination node i2c_master:i2c_master_1\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_1\|scl_clk~en " "Destination node i2c_master:i2c_master_1\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_1|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9511 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_2\|data_clk " "Destination node i2c_master:i2c_master_2\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_2\|scl_clk~en " "Destination node i2c_master:i2c_master_2\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_2|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9441 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_3\|data_clk " "Destination node i2c_master:i2c_master_3\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9308 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_3\|scl_clk~en " "Destination node i2c_master:i2c_master_3\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_3|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_4\|data_clk " "Destination node i2c_master:i2c_master_4\|data_clk" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_4|data_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_master:i2c_master_4\|scl_clk~en " "Destination node i2c_master:i2c_master_4\|scl_clk~en" {  } { { "i2c_master.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/i2c_master.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_master:i2c_master_4|scl_clk~en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 9301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489440895132 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1489440895132 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489440895132 ""}  } { { "I2C_CH_SCHED.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/I2C_CH_SCHED.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CH_SCHED:I2C_CH_SCHED_0|SCH_MASTER_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489440895132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489440902018 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489440902138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489440902144 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489440902240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489440902369 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489440902463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489440902464 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489440902562 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489440911242 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489440911337 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489440911337 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489440912313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489440923604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489440948558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489440948866 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489441090010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:21 " "Fitter placement operations ending: elapsed time is 00:02:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489441090010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489441099724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.7% " "1e+03 ns of routing delay (approximately 2.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1489441153923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489441170257 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489441170257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:42 " "Fitter routing operations ending: elapsed time is 00:02:42" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489441265174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1489441265191 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489441265191 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "85.55 " "Total time spent on timing analysis during the Fitter is 85.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489441266401 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489441266647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489441275215 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489441275436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489441282993 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489441291547 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_0 3.3-V LVCMOS A3 " "Pin SDA_0 uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_0 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_0" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_0 3.3-V LVCMOS A2 " "Pin SCL_0 uses I/O standard 3.3-V LVCMOS at A2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_0 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_0" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_1 3.3-V LVCMOS B5 " "Pin SDA_1 uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_1 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_1" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_1 3.3-V LVCMOS A4 " "Pin SCL_1 uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_1 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_1" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_2 3.3-V LVCMOS A6 " "Pin SDA_2 uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_2 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_2" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_2 3.3-V LVCMOS B6 " "Pin SCL_2 uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_2 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_2" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_3 3.3-V LVCMOS C6 " "Pin SDA_3 uses I/O standard 3.3-V LVCMOS at C6" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_3 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_3" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_3 3.3-V LVCMOS A7 " "Pin SCL_3 uses I/O standard 3.3-V LVCMOS at A7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_3 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_3" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_4 3.3-V LVCMOS D8 " "Pin SDA_4 uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_4 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_4" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_4 3.3-V LVCMOS E7 " "Pin SCL_4 uses I/O standard 3.3-V LVCMOS at E7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_4 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_4" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_5 3.3-V LVCMOS E9 " "Pin SDA_5 uses I/O standard 3.3-V LVCMOS at E9" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_5 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_5" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_5 3.3-V LVCMOS F9 " "Pin SCL_5 uses I/O standard 3.3-V LVCMOS at F9" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_5 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_5" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 30 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_6 3.3-V LVCMOS E10 " "Pin SDA_6 uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_6 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_6" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_6 3.3-V LVCMOS E11 " "Pin SCL_6 uses I/O standard 3.3-V LVCMOS at E11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_6 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_6" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 32 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_7 3.3-V LVCMOS D11 " "Pin SDA_7 uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_7 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_7" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 33 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_7 3.3-V LVCMOS A12 " "Pin SCL_7 uses I/O standard 3.3-V LVCMOS at A12" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_7 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_7" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 34 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_8 3.3-V LVCMOS T13 " "Pin SDA_8 uses I/O standard 3.3-V LVCMOS at T13" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_8 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_8" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 35 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295209 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_8 3.3-V LVCMOS T14 " "Pin SCL_8 uses I/O standard 3.3-V LVCMOS at T14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_8 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_8" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_9 3.3-V LVCMOS T11 " "Pin SDA_9 uses I/O standard 3.3-V LVCMOS at T11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_9 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_9" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 37 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_9 3.3-V LVCMOS R12 " "Pin SCL_9 uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_9 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_9" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_10 3.3-V LVCMOS R10 " "Pin SDA_10 uses I/O standard 3.3-V LVCMOS at R10" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_10 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_10" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_10 3.3-V LVCMOS P11 " "Pin SCL_10 uses I/O standard 3.3-V LVCMOS at P11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_10 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_10" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_11 3.3-V LVCMOS N11 " "Pin SDA_11 uses I/O standard 3.3-V LVCMOS at N11" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_11 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_11" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 41 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_11 3.3-V LVCMOS N9 " "Pin SCL_11 uses I/O standard 3.3-V LVCMOS at N9" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_11 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_11" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 42 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_12 3.3-V LVCMOS L15 " "Pin SDA_12 uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_12 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_12" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_12 3.3-V LVCMOS R16 " "Pin SCL_12 uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_12 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_12" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 44 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_13 3.3-V LVCMOS N16 " "Pin SDA_13 uses I/O standard 3.3-V LVCMOS at N16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_13 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_13" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 45 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_13 3.3-V LVCMOS R14 " "Pin SCL_13 uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_13 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_13" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 46 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_14 3.3-V LVCMOS N14 " "Pin SDA_14 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_14 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_14" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 47 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_14 3.3-V LVCMOS L14 " "Pin SCL_14 uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_14 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_14" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA_15 3.3-V LVCMOS K15 " "Pin SDA_15 uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SDA_15 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDA_15" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 49 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA_15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL_15 3.3-V LVCMOS J16 " "Pin SCL_15 uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SCL_15 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCL_15" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 50 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCL_15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[0\] 3.3-V LVTTL A14 " "Pin FTDI_DATA\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[0\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[1\] 3.3-V LVTTL C14 " "Pin FTDI_DATA\[1\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[1] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[1\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[2\] 3.3-V LVTTL C15 " "Pin FTDI_DATA\[2\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[2] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[2\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[3\] 3.3-V LVTTL D15 " "Pin FTDI_DATA\[3\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[3] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[3\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[4\] 3.3-V LVTTL F15 " "Pin FTDI_DATA\[4\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[4] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[4\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[5\] 3.3-V LVTTL F14 " "Pin FTDI_DATA\[5\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[5] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[5\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[6\] 3.3-V LVTTL G15 " "Pin FTDI_DATA\[6\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[6] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[6\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_DATA\[7\] 3.3-V LVTTL G16 " "Pin FTDI_DATA\[7\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_DATA[7] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_DATA\[7\]" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 89 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_TXE 3.3-V LVCMOS E16 " "Pin FTDI_TXE uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_TXE } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_TXE" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_TXE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FTDI_RXF 3.3-V LVCMOS E15 " "Pin FTDI_RXF uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { FTDI_RXF } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FTDI_RXF" } } } } { "FPGA_I2C_CAP_v1.vhd" "" { Text "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTDI_RXF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489441295210 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1489441295209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.fit.smsg " "Generated suppressed messages file C:/Users/dx/Desktop/flyPAD VHDL/02 - V0-2/02 - V0-2/FPGA_I2C_CAP_v1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489441299061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489441307579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 14:41:47 2017 " "Processing ended: Mon Mar 13 14:41:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489441307579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:14 " "Elapsed time: 00:07:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489441307579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:52 " "Total CPU time (on all processors): 00:05:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489441307579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489441307579 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489441327843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489441327846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 14:42:07 2017 " "Processing started: Mon Mar 13 14:42:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489441327846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489441327846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489441327846 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1489441333516 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489441333657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489441335428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 14:42:15 2017 " "Processing ended: Mon Mar 13 14:42:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489441335428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489441335428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489441335428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489441335428 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489441336282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489441339047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489441339070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 14:42:17 2017 " "Processing started: Mon Mar 13 14:42:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489441339070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489441339070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1 " "Command: quartus_sta FPGA_I2C_CAP_v1 -c FPGA_I2C_CAP_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489441339073 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1489441340263 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489441341486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489441341635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489441341635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_I2C_CAP_v1.sdc " "Synopsys Design Constraints File file not found: 'FPGA_I2C_CAP_v1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1489441345009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1489441345010 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_0\|data_clk i2c_master:i2c_master_0\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_0\|data_clk i2c_master:i2c_master_0\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_1\|data_clk i2c_master:i2c_master_1\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_1\|data_clk i2c_master:i2c_master_1\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_2\|data_clk i2c_master:i2c_master_2\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_2\|data_clk i2c_master:i2c_master_2\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_3\|data_clk i2c_master:i2c_master_3\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_3\|data_clk i2c_master:i2c_master_3\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_4\|data_clk i2c_master:i2c_master_4\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_4\|data_clk i2c_master:i2c_master_4\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_5\|data_clk i2c_master:i2c_master_5\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_5\|data_clk i2c_master:i2c_master_5\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_6\|data_clk i2c_master:i2c_master_6\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_6\|data_clk i2c_master:i2c_master_6\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_7\|data_clk i2c_master:i2c_master_7\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_7\|data_clk i2c_master:i2c_master_7\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_8\|data_clk i2c_master:i2c_master_8\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_8\|data_clk i2c_master:i2c_master_8\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_9\|data_clk i2c_master:i2c_master_9\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_9\|data_clk i2c_master:i2c_master_9\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_10\|data_clk i2c_master:i2c_master_10\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_10\|data_clk i2c_master:i2c_master_10\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_11\|data_clk i2c_master:i2c_master_11\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_11\|data_clk i2c_master:i2c_master_11\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_12\|data_clk i2c_master:i2c_master_12\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_12\|data_clk i2c_master:i2c_master_12\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_13\|data_clk i2c_master:i2c_master_13\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_13\|data_clk i2c_master:i2c_master_13\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_14\|data_clk i2c_master:i2c_master_14\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_14\|data_clk i2c_master:i2c_master_14\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_master:i2c_master_15\|data_clk i2c_master:i2c_master_15\|data_clk " "create_clock -period 1.000 -name i2c_master:i2c_master_15\|data_clk i2c_master:i2c_master_15\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " "create_clock -period 1.000 -name I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489441345174 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1489441346527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489441346541 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1489441346561 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1489441346702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1489441353198 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1489441353198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.751 " "Worst-case setup slack is -8.751" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.751    -31531.300 CLK  " "   -8.751    -31531.300 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.758       -53.854 i2c_master:i2c_master_4\|data_clk  " "   -2.758       -53.854 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.587       -47.683 i2c_master:i2c_master_11\|data_clk  " "   -2.587       -47.683 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.580       -41.084 i2c_master:i2c_master_2\|data_clk  " "   -2.580       -41.084 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.574       -45.273 i2c_master:i2c_master_6\|data_clk  " "   -2.574       -45.273 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.561       -49.263 i2c_master:i2c_master_10\|data_clk  " "   -2.561       -49.263 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.529       -37.714 i2c_master:i2c_master_1\|data_clk  " "   -2.529       -37.714 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382       -47.564 i2c_master:i2c_master_7\|data_clk  " "   -2.382       -47.564 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354       -38.760 i2c_master:i2c_master_5\|data_clk  " "   -2.354       -38.760 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.250       -44.337 i2c_master:i2c_master_3\|data_clk  " "   -2.250       -44.337 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178       -45.567 i2c_master:i2c_master_9\|data_clk  " "   -2.178       -45.567 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.079       -41.074 i2c_master:i2c_master_14\|data_clk  " "   -2.079       -41.074 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014       -39.900 i2c_master:i2c_master_12\|data_clk  " "   -2.014       -39.900 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.970       -37.741 i2c_master:i2c_master_0\|data_clk  " "   -1.970       -37.741 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.942       -39.204 i2c_master:i2c_master_8\|data_clk  " "   -1.942       -39.204 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905       -38.314 i2c_master:i2c_master_13\|data_clk  " "   -1.905       -38.314 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734       -37.871 i2c_master:i2c_master_15\|data_clk  " "   -1.734       -37.871 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671      -504.250 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "   -0.671      -504.250 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441353220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.030 " "Worst-case hold slack is 0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030         0.000 CLK  " "    0.030         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151         0.000 i2c_master:i2c_master_3\|data_clk  " "    0.151         0.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 i2c_master:i2c_master_1\|data_clk  " "    0.168         0.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 i2c_master:i2c_master_12\|data_clk  " "    0.227         0.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285         0.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "    0.285         0.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 i2c_master:i2c_master_4\|data_clk  " "    0.341         0.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 i2c_master:i2c_master_10\|data_clk  " "    0.342         0.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 i2c_master:i2c_master_11\|data_clk  " "    0.343         0.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 i2c_master:i2c_master_14\|data_clk  " "    0.343         0.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 i2c_master:i2c_master_7\|data_clk  " "    0.343         0.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 i2c_master:i2c_master_13\|data_clk  " "    0.356         0.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 i2c_master:i2c_master_5\|data_clk  " "    0.356         0.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356         0.000 i2c_master:i2c_master_6\|data_clk  " "    0.356         0.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 i2c_master:i2c_master_0\|data_clk  " "    0.357         0.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 i2c_master:i2c_master_15\|data_clk  " "    0.357         0.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 i2c_master:i2c_master_2\|data_clk  " "    0.357         0.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 i2c_master:i2c_master_8\|data_clk  " "    0.357         0.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 i2c_master:i2c_master_9\|data_clk  " "    0.357         0.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441353958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.785 " "Worst-case recovery slack is -1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.785     -7654.600 CLK  " "   -1.785     -7654.600 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.765       -34.594 i2c_master:i2c_master_4\|data_clk  " "   -1.765       -34.594 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.755       -37.160 i2c_master:i2c_master_9\|data_clk  " "   -1.755       -37.160 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752       -35.730 i2c_master:i2c_master_11\|data_clk  " "   -1.752       -35.730 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727       -35.041 i2c_master:i2c_master_10\|data_clk  " "   -1.727       -35.041 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624       -34.582 i2c_master:i2c_master_15\|data_clk  " "   -1.624       -34.582 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.620       -34.448 i2c_master:i2c_master_13\|data_clk  " "   -1.620       -34.448 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452       -30.604 i2c_master:i2c_master_2\|data_clk  " "   -1.452       -30.604 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379       -28.681 i2c_master:i2c_master_8\|data_clk  " "   -1.379       -28.681 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154       -23.371 i2c_master:i2c_master_7\|data_clk  " "   -1.154       -23.371 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140       -23.416 i2c_master:i2c_master_6\|data_clk  " "   -1.140       -23.416 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.026       -20.995 i2c_master:i2c_master_0\|data_clk  " "   -1.026       -20.995 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969       -18.984 i2c_master:i2c_master_12\|data_clk  " "   -0.969       -18.984 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926       -17.521 i2c_master:i2c_master_1\|data_clk  " "   -0.926       -17.521 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.812       -15.292 i2c_master:i2c_master_14\|data_clk  " "   -0.812       -15.292 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712       -13.432 i2c_master:i2c_master_3\|data_clk  " "   -0.712       -13.432 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671       -15.427 i2c_master:i2c_master_5\|data_clk  " "   -0.671       -15.427 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441354271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.682 " "Worst-case removal slack is 0.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682         0.000 i2c_master:i2c_master_3\|data_clk  " "    0.682         0.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806         0.000 i2c_master:i2c_master_14\|data_clk  " "    0.806         0.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897         0.000 i2c_master:i2c_master_1\|data_clk  " "    0.897         0.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.956         0.000 i2c_master:i2c_master_12\|data_clk  " "    0.956         0.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031         0.000 i2c_master:i2c_master_5\|data_clk  " "    1.031         0.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065         0.000 i2c_master:i2c_master_0\|data_clk  " "    1.065         0.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.154         0.000 i2c_master:i2c_master_6\|data_clk  " "    1.154         0.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161         0.000 i2c_master:i2c_master_7\|data_clk  " "    1.161         0.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379         0.000 i2c_master:i2c_master_8\|data_clk  " "    1.379         0.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.479         0.000 i2c_master:i2c_master_2\|data_clk  " "    1.479         0.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.658         0.000 i2c_master:i2c_master_13\|data_clk  " "    1.658         0.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659         0.000 i2c_master:i2c_master_15\|data_clk  " "    1.659         0.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732         0.000 i2c_master:i2c_master_10\|data_clk  " "    1.732         0.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.771         0.000 i2c_master:i2c_master_9\|data_clk  " "    1.771         0.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.795         0.000 i2c_master:i2c_master_4\|data_clk  " "    1.795         0.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.798         0.000 i2c_master:i2c_master_11\|data_clk  " "    1.798         0.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.839         0.000 CLK  " "    1.839         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441354525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -5561.000 CLK  " "   -3.000     -5561.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -2289.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "   -1.000     -2289.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_0\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_10\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_11\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_12\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_13\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_14\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_15\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_1\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_2\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_3\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_4\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_5\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_6\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_7\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_8\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_9\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441354553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1489441365486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1489441365777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1489441375351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489441377130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1489441378392 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1489441378392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.738 " "Worst-case setup slack is -7.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.738    -27773.168 CLK  " "   -7.738    -27773.168 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.465       -45.867 i2c_master:i2c_master_4\|data_clk  " "   -2.465       -45.867 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.307       -40.157 i2c_master:i2c_master_11\|data_clk  " "   -2.307       -40.157 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284       -41.526 i2c_master:i2c_master_10\|data_clk  " "   -2.284       -41.526 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.259       -34.130 i2c_master:i2c_master_2\|data_clk  " "   -2.259       -34.130 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.213       -38.727 i2c_master:i2c_master_6\|data_clk  " "   -2.213       -38.727 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173       -31.674 i2c_master:i2c_master_1\|data_clk  " "   -2.173       -31.674 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.112       -39.931 i2c_master:i2c_master_7\|data_clk  " "   -2.112       -39.931 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.041       -32.217 i2c_master:i2c_master_5\|data_clk  " "   -2.041       -32.217 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921       -37.122 i2c_master:i2c_master_3\|data_clk  " "   -1.921       -37.122 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822       -38.280 i2c_master:i2c_master_9\|data_clk  " "   -1.822       -38.280 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.769       -33.053 i2c_master:i2c_master_12\|data_clk  " "   -1.769       -33.053 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760       -34.078 i2c_master:i2c_master_14\|data_clk  " "   -1.760       -34.078 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.678       -31.091 i2c_master:i2c_master_0\|data_clk  " "   -1.678       -31.091 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.656       -32.279 i2c_master:i2c_master_8\|data_clk  " "   -1.656       -32.279 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588       -31.885 i2c_master:i2c_master_13\|data_clk  " "   -1.588       -31.885 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445       -31.460 i2c_master:i2c_master_15\|data_clk  " "   -1.445       -31.460 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498      -214.003 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "   -0.498      -214.003 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441378470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.073 " "Worst-case hold slack is 0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073         0.000 CLK  " "    0.073         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 i2c_master:i2c_master_3\|data_clk  " "    0.148         0.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 i2c_master:i2c_master_1\|data_clk  " "    0.160         0.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222         0.000 i2c_master:i2c_master_12\|data_clk  " "    0.222         0.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274         0.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "    0.274         0.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297         0.000 i2c_master:i2c_master_7\|data_clk  " "    0.297         0.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298         0.000 i2c_master:i2c_master_4\|data_clk  " "    0.298         0.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 i2c_master:i2c_master_10\|data_clk  " "    0.299         0.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 i2c_master:i2c_master_11\|data_clk  " "    0.299         0.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 i2c_master:i2c_master_14\|data_clk  " "    0.300         0.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 i2c_master:i2c_master_5\|data_clk  " "    0.301         0.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 i2c_master:i2c_master_2\|data_clk  " "    0.311         0.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 i2c_master:i2c_master_6\|data_clk  " "    0.311         0.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 i2c_master:i2c_master_0\|data_clk  " "    0.312         0.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 i2c_master:i2c_master_13\|data_clk  " "    0.312         0.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 i2c_master:i2c_master_15\|data_clk  " "    0.312         0.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 i2c_master:i2c_master_9\|data_clk  " "    0.312         0.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 i2c_master:i2c_master_8\|data_clk  " "    0.313         0.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441379149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.471 " "Worst-case recovery slack is -1.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.471       -28.437 i2c_master:i2c_master_4\|data_clk  " "   -1.471       -28.437 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470     -6160.242 CLK  " "   -1.470     -6160.242 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468       -30.907 i2c_master:i2c_master_9\|data_clk  " "   -1.468       -30.907 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -29.499 i2c_master:i2c_master_11\|data_clk  " "   -1.460       -29.499 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437       -28.824 i2c_master:i2c_master_10\|data_clk  " "   -1.437       -28.824 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345       -28.456 i2c_master:i2c_master_15\|data_clk  " "   -1.345       -28.456 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.341       -28.330 i2c_master:i2c_master_13\|data_clk  " "   -1.341       -28.330 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186       -24.726 i2c_master:i2c_master_2\|data_clk  " "   -1.186       -24.726 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.119       -22.974 i2c_master:i2c_master_8\|data_clk  " "   -1.119       -22.974 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914       -18.140 i2c_master:i2c_master_7\|data_clk  " "   -0.914       -18.140 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.891       -17.967 i2c_master:i2c_master_6\|data_clk  " "   -0.891       -17.967 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779       -15.587 i2c_master:i2c_master_0\|data_clk  " "   -0.779       -15.587 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741       -14.084 i2c_master:i2c_master_12\|data_clk  " "   -0.741       -14.084 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685       -12.379 i2c_master:i2c_master_1\|data_clk  " "   -0.685       -12.379 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593       -10.609 i2c_master:i2c_master_14\|data_clk  " "   -0.593       -10.609 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.490        -8.627 i2c_master:i2c_master_3\|data_clk  " "   -0.490        -8.627 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.439       -10.085 i2c_master:i2c_master_5\|data_clk  " "   -0.439       -10.085 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441379495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.571 " "Worst-case removal slack is 0.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571         0.000 i2c_master:i2c_master_3\|data_clk  " "    0.571         0.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701         0.000 i2c_master:i2c_master_14\|data_clk  " "    0.701         0.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776         0.000 i2c_master:i2c_master_1\|data_clk  " "    0.776         0.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836         0.000 i2c_master:i2c_master_12\|data_clk  " "    0.836         0.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873         0.000 i2c_master:i2c_master_5\|data_clk  " "    0.873         0.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925         0.000 i2c_master:i2c_master_0\|data_clk  " "    0.925         0.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.020         0.000 i2c_master:i2c_master_6\|data_clk  " "    1.020         0.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 i2c_master:i2c_master_7\|data_clk  " "    1.028         0.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230         0.000 i2c_master:i2c_master_8\|data_clk  " "    1.230         0.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325         0.000 i2c_master:i2c_master_2\|data_clk  " "    1.325         0.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.487         0.000 i2c_master:i2c_master_13\|data_clk  " "    1.487         0.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.490         0.000 i2c_master:i2c_master_15\|data_clk  " "    1.490         0.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.553         0.000 i2c_master:i2c_master_10\|data_clk  " "    1.553         0.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.593         0.000 i2c_master:i2c_master_9\|data_clk  " "    1.593         0.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.611         0.000 i2c_master:i2c_master_4\|data_clk  " "    1.611         0.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615         0.000 i2c_master:i2c_master_11\|data_clk  " "    1.615         0.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.631         0.000 CLK  " "    1.631         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441379789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -5561.000 CLK  " "   -3.000     -5561.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -2289.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "   -1.000     -2289.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_0\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_10\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_11\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_12\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_13\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_14\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_15\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_1\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_2\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_3\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_4\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_5\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_6\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_7\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_8\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_9\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441379890 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1489441393371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1489441395420 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1489441396052 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1489441396052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.607 " "Worst-case setup slack is -4.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.607    -16058.906 CLK  " "   -4.607    -16058.906 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379       -19.334 i2c_master:i2c_master_4\|data_clk  " "   -1.379       -19.334 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.297       -15.900 i2c_master:i2c_master_11\|data_clk  " "   -1.297       -15.900 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.264       -16.037 i2c_master:i2c_master_10\|data_clk  " "   -1.264       -16.037 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.167       -15.717 i2c_master:i2c_master_7\|data_clk  " "   -1.167       -15.717 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071       -10.522 i2c_master:i2c_master_1\|data_clk  " "   -1.071       -10.522 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055       -11.739 i2c_master:i2c_master_2\|data_clk  " "   -1.055       -11.739 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047       -13.277 i2c_master:i2c_master_6\|data_clk  " "   -1.047       -13.277 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.916       -10.106 i2c_master:i2c_master_5\|data_clk  " "   -0.916       -10.106 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.886       -10.911 i2c_master:i2c_master_12\|data_clk  " "   -0.886       -10.911 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863       -13.247 i2c_master:i2c_master_3\|data_clk  " "   -0.863       -13.247 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.840       -14.118 i2c_master:i2c_master_9\|data_clk  " "   -0.840       -14.118 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.759       -11.045 i2c_master:i2c_master_14\|data_clk  " "   -0.759       -11.045 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.731        -9.734 i2c_master:i2c_master_13\|data_clk  " "   -0.731        -9.734 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721        -9.160 i2c_master:i2c_master_0\|data_clk  " "   -0.721        -9.160 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673       -10.047 i2c_master:i2c_master_8\|data_clk  " "   -0.673       -10.047 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592        -9.384 i2c_master:i2c_master_15\|data_clk  " "   -0.592        -9.384 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011        -0.011 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "   -0.011        -0.011 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441396196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.077 " "Worst-case hold slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.077 CLK  " "   -0.077        -0.077 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017        -0.017 i2c_master:i2c_master_1\|data_clk  " "   -0.017        -0.017 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007        -0.007 i2c_master:i2c_master_12\|data_clk  " "   -0.007        -0.007 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005         0.000 i2c_master:i2c_master_3\|data_clk  " "    0.005         0.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050         0.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "    0.050         0.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091         0.000 i2c_master:i2c_master_5\|data_clk  " "    0.091         0.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 i2c_master:i2c_master_13\|data_clk  " "    0.129         0.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135         0.000 i2c_master:i2c_master_0\|data_clk  " "    0.135         0.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152         0.000 i2c_master:i2c_master_2\|data_clk  " "    0.152         0.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 i2c_master:i2c_master_14\|data_clk  " "    0.177         0.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 i2c_master:i2c_master_4\|data_clk  " "    0.178         0.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 i2c_master:i2c_master_10\|data_clk  " "    0.179         0.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 i2c_master:i2c_master_11\|data_clk  " "    0.179         0.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 i2c_master:i2c_master_7\|data_clk  " "    0.179         0.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 i2c_master:i2c_master_15\|data_clk  " "    0.184         0.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 i2c_master:i2c_master_9\|data_clk  " "    0.184         0.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 i2c_master:i2c_master_6\|data_clk  " "    0.185         0.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 i2c_master:i2c_master_8\|data_clk  " "    0.186         0.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441397020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.648 " "Worst-case recovery slack is -0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648     -2436.777 CLK  " "   -0.648     -2436.777 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608       -10.726 i2c_master:i2c_master_4\|data_clk  " "   -0.608       -10.726 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.603       -12.135 i2c_master:i2c_master_9\|data_clk  " "   -0.603       -12.135 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598       -11.276 i2c_master:i2c_master_11\|data_clk  " "   -0.598       -11.276 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583       -10.865 i2c_master:i2c_master_10\|data_clk  " "   -0.583       -10.865 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.514       -10.326 i2c_master:i2c_master_15\|data_clk  " "   -0.514       -10.326 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502       -10.034 i2c_master:i2c_master_13\|data_clk  " "   -0.502       -10.034 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.419        -8.133 i2c_master:i2c_master_2\|data_clk  " "   -0.419        -8.133 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381        -7.158 i2c_master:i2c_master_8\|data_clk  " "   -0.381        -7.158 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252        -4.043 i2c_master:i2c_master_7\|data_clk  " "   -0.252        -4.043 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -3.962 i2c_master:i2c_master_6\|data_clk  " "   -0.238        -3.962 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187        -2.875 i2c_master:i2c_master_0\|data_clk  " "   -0.187        -2.875 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128        -1.653 i2c_master:i2c_master_1\|data_clk  " "   -0.128        -1.653 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119        -1.526 i2c_master:i2c_master_12\|data_clk  " "   -0.119        -1.526 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054        -0.694 i2c_master:i2c_master_14\|data_clk  " "   -0.054        -0.694 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018        -0.270 i2c_master:i2c_master_3\|data_clk  " "   -0.018        -0.270 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020         0.000 i2c_master:i2c_master_5\|data_clk  " "    0.020         0.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441397404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.388 " "Worst-case removal slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 i2c_master:i2c_master_3\|data_clk  " "    0.388         0.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 i2c_master:i2c_master_14\|data_clk  " "    0.432         0.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 i2c_master:i2c_master_12\|data_clk  " "    0.494         0.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 i2c_master:i2c_master_1\|data_clk  " "    0.498         0.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558         0.000 i2c_master:i2c_master_5\|data_clk  " "    0.558         0.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590         0.000 i2c_master:i2c_master_0\|data_clk  " "    0.590         0.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630         0.000 i2c_master:i2c_master_6\|data_clk  " "    0.630         0.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638         0.000 i2c_master:i2c_master_7\|data_clk  " "    0.638         0.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767         0.000 i2c_master:i2c_master_8\|data_clk  " "    0.767         0.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817         0.000 i2c_master:i2c_master_2\|data_clk  " "    0.817         0.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907         0.000 i2c_master:i2c_master_13\|data_clk  " "    0.907         0.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.918         0.000 i2c_master:i2c_master_15\|data_clk  " "    0.918         0.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972         0.000 i2c_master:i2c_master_10\|data_clk  " "    0.972         0.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998         0.000 i2c_master:i2c_master_9\|data_clk  " "    0.998         0.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006         0.000 i2c_master:i2c_master_4\|data_clk  " "    1.006         0.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007         0.000 i2c_master:i2c_master_11\|data_clk  " "    1.007         0.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.083         0.000 CLK  " "    1.083         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441397743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -5984.483 CLK  " "   -3.000     -5984.483 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -2289.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ  " "   -1.000     -2289.000 I2C_CH_SCHED:I2C_CH_SCHED_0\|SCH_LP_REQ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_0\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_0\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_10\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_10\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_11\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_11\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_12\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_12\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_13\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_13\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_14\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_14\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_15\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_15\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_1\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_1\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_2\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_2\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_3\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_3\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_4\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_4\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_5\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_5\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_6\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_6\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_7\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_7\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_8\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_8\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 i2c_master:i2c_master_9\|data_clk  " "   -1.000       -33.000 i2c_master:i2c_master_9\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489441397909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489441417676 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489441417678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489441419986 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 14:43:39 2017 " "Processing ended: Mon Mar 13 14:43:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489441419986 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489441419986 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489441419986 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489441419986 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489441422873 ""}
