//
// Example with ea and ra mask information specified.
//
define (arch=foo) {

  define (reg=CIA) {
    """
    Current instruction address.
    """;
    attrs = cia;
  }

  define (reg=NIA) {
    """
    Next instruction address.
    """;
    attrs = nia;
  }

  define (reg=MSR) {
    define (field=PR) {
      bits = 10;
    }
    define (field=CM) {
      bits = 0;
    }
  }

  define (reg=HDBCR0) {
    define (field=MMU_ENABLE) {
      bits = 0;
    }
  }

  define (reg=SRR0) { }

  define (reg=SRR1) { }

  define (reg=IVPR) {
    """
    Interrupt-vector prefix register.
    """;
  }

  define (reg=IVOR6) {
    """
    Interrupt-vector offset register 6.
    """;
  }

  define (reg=IVOR7) {
    """
    Interrupt-vector offset register 7.
    """;
  }

  define (reg=DEAR) { }

  define (reg=PID0) { }

  define (reg=PID1) { }

  define (ra_mask) {
    value = 0xffffffffff;
  }

  define (ea_mask) {
    value = 0xfffffffffff;
  }

}

define (core=P) {
  archs=foo;

  defmod (ea_mask) {
    watch = {
      if (MSR.CM == 1) {
        EaMask = 0xffffffffULL;
      } else {
        EaMask = 0xffffffffffffffffULL;
      }
    };
  }
}

