{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474384107496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474384107501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 20 10:08:27 2016 " "Processing started: Tue Sep 20 10:08:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474384107501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474384107501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8bit_multiplier -c 8bit_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474384107501 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1474384107847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 3 3 " "Found 3 design units, including 3 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116394 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116394 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474384116394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_multiplier_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "8bit_multiplier_toplevel.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474384116395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD 8bit_multiplier_control.sv(4) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(4): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474384116397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Shift SHIFT 8bit_multiplier_control.sv(4) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(4): object \"Shift\" differs only in case from object \"SHIFT\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474384116397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clear_A CLEAR_A 8bit_multiplier_control.sv(6) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(6): object \"Clear_A\" differs only in case from object \"CLEAR_A\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474384116397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "currentState CurrentState 8bit_multiplier_control.sv(5) " "Verilog HDL Declaration information at 8bit_multiplier_control.sv(5): object \"currentState\" differs only in case from object \"CurrentState\" in the same scope" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1474384116397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_multiplier_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "8bit_multiplier_control.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474384116397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file 8bit_multiplier_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NineBitAdder " "Found entity 1: NineBitAdder" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116399 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourBitRippleCarryAdder " "Found entity 2: FourBitRippleCarryAdder" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116399 ""} { "Info" "ISGN_ENTITY_NAME" "3 BusSelector " "Found entity 3: BusSelector" {  } { { "8bit_multiplier_adder.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474384116399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "8bit_multiplier_registers.sv(57) " "Verilog HDL information at 8bit_multiplier_registers.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1474384116400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_multiplier_registers.sv 3 3 " "Found 3 design units, including 3 entities, in source file 8bit_multiplier_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116401 ""} { "Info" "ISGN_ENTITY_NAME" "2 X_Flop " "Found entity 2: X_Flop" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116401 ""} { "Info" "ISGN_ENTITY_NAME" "3 EightBitShiftRegister " "Found entity 3: EightBitShiftRegister" {  } { { "8bit_multiplier_registers.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474384116401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474384116402 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Multiplier " "Elaborating entity \"Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474384116432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:LogicUnit " "Elaborating entity \"Controller\" for hierarchy \"Controller:LogicUnit\"" {  } { { "8bit_multiplier_toplevel.sv" "LogicUnit" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:RegisterUnit " "Elaborating entity \"Registers\" for hierarchy \"Registers:RegisterUnit\"" {  } { { "8bit_multiplier_toplevel.sv" "RegisterUnit" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitShiftRegister Registers:RegisterUnit\|EightBitShiftRegister:RegA " "Elaborating entity \"EightBitShiftRegister\" for hierarchy \"Registers:RegisterUnit\|EightBitShiftRegister:RegA\"" {  } { { "8bit_multiplier_registers.sv" "RegA" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_Flop Registers:RegisterUnit\|X_Flop:RegX " "Elaborating entity \"X_Flop\" for hierarchy \"Registers:RegisterUnit\|X_Flop:RegX\"" {  } { { "8bit_multiplier_registers.sv" "RegX" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_registers.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NineBitAdder NineBitAdder:AdderUnit " "Elaborating entity \"NineBitAdder\" for hierarchy \"NineBitAdder:AdderUnit\"" {  } { { "8bit_multiplier_toplevel.sv" "AdderUnit" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitRippleCarryAdder NineBitAdder:AdderUnit\|FourBitRippleCarryAdder:AC0 " "Elaborating entity \"FourBitRippleCarryAdder\" for hierarchy \"NineBitAdder:AdderUnit\|FourBitRippleCarryAdder:AC0\"" {  } { { "8bit_multiplier_adder.sv" "AC0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder NineBitAdder:AdderUnit\|FourBitRippleCarryAdder:AC0\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"NineBitAdder:AdderUnit\|FourBitRippleCarryAdder:AC0\|FullAdder:FA0\"" {  } { { "8bit_multiplier_adder.sv" "FA0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusSelector NineBitAdder:AdderUnit\|BusSelector:BusSelector1 " "Elaborating entity \"BusSelector\" for hierarchy \"NineBitAdder:AdderUnit\|BusSelector:BusSelector1\"" {  } { { "8bit_multiplier_adder.sv" "BusSelector1" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourInputMux NineBitAdder:AdderUnit\|BusSelector:BusSelector1\|FourInputMux:F0 " "Elaborating entity \"FourInputMux\" for hierarchy \"NineBitAdder:AdderUnit\|BusSelector:BusSelector1\|FourInputMux:F0\"" {  } { { "8bit_multiplier_adder.sv" "F0" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_adder.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116444 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.sv 1 1 " "Using design file hexdriver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474384116459 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1474384116459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AUpper " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AUpper\"" {  } { { "8bit_multiplier_toplevel.sv" "AUpper" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testbench testbench:newBench " "Elaborating entity \"testbench\" for hierarchy \"testbench:newBench\"" {  } { { "8bit_multiplier_toplevel.sv" "newBench" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/8bit_multiplier_toplevel.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1474384116461 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clk Test_Bench.sv(23) " "Verilog HDL warning at Test_Bench.sv(23): assignments to Clk create a combinational loop" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/Test_Bench.sv" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1474384116461 "|Multiplier|testbench:newBench"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474384117353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1474384117896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/Lab05/output_files/8bit_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1474384117929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474384118043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474384118043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474384118114 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474384118114 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474384118114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474384118114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "690 " "Peak virtual memory: 690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474384118147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 20 10:08:38 2016 " "Processing ended: Tue Sep 20 10:08:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474384118147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474384118147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474384118147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474384118147 ""}
