# SARC16-CPU
My 16-bit RISC CPU architecture (SARC16) built from scratch using Vivado and modeled with Logisim. Features a custom ISA, register file, and ALU.
