{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542421136172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542421136173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 21:18:55 2018 " "Processing started: Fri Nov 16 21:18:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542421136173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421136173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421136174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542421137521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542421137522 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Test/test.v " "Can't analyze file -- file ../../../Test/test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1542421159124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/backgrounds/cave/rom_bg_pong1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/backgrounds/cave/rom_bg_pong1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_BG_PONG1 " "Found entity 1: ROM_BG_PONG1" {  } { { "ROM/Backgrounds/cave/ROM_BG_PONG1.v" "" { Text "W:/quartuslabs/alisthing2/Test/ROM/Backgrounds/cave/ROM_BG_PONG1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159150 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(695) " "Verilog HDL information at test.v(695): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 695 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542421159281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.v 10 10 " "Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "5 test " "Found entity 5: test" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 669 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "8 bosses " "Found entity 8: bosses" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 900 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "9 lfsr_counter " "Found entity 9: lfsr_counter" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 1287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex_decoder " "Found entity 10: hex_decoder" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 1308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421159331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542421159331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542421159409 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test.v(117) " "Verilog HDL Case Statement warning at test.v(117): incomplete case statement has no default case item" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542421159414 "|test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_background test.v(117) " "Verilog HDL Always Construct warning at test.v(117): inferring latch(es) for variable \"c_background\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542421159414 "|test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR test.v(34) " "Output port \"LEDR\" at test.v(34) has no driver" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542421159422 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[0\] test.v(117) " "Inferred latch for \"c_background\[0\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159423 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[1\] test.v(117) " "Inferred latch for \"c_background\[1\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159423 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[2\] test.v(117) " "Inferred latch for \"c_background\[2\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159424 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[3\] test.v(117) " "Inferred latch for \"c_background\[3\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159424 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[4\] test.v(117) " "Inferred latch for \"c_background\[4\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159424 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[5\] test.v(117) " "Inferred latch for \"c_background\[5\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159425 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[6\] test.v(117) " "Inferred latch for \"c_background\[6\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159425 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[7\] test.v(117) " "Inferred latch for \"c_background\[7\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159425 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[8\] test.v(117) " "Inferred latch for \"c_background\[8\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159425 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[9\] test.v(117) " "Inferred latch for \"c_background\[9\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159425 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[10\] test.v(117) " "Inferred latch for \"c_background\[10\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159426 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[11\] test.v(117) " "Inferred latch for \"c_background\[11\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159426 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[12\] test.v(117) " "Inferred latch for \"c_background\[12\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159426 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[13\] test.v(117) " "Inferred latch for \"c_background\[13\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159426 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[14\] test.v(117) " "Inferred latch for \"c_background\[14\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159426 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[15\] test.v(117) " "Inferred latch for \"c_background\[15\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159427 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[16\] test.v(117) " "Inferred latch for \"c_background\[16\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159427 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[17\] test.v(117) " "Inferred latch for \"c_background\[17\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159427 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[18\] test.v(117) " "Inferred latch for \"c_background\[18\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159428 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[19\] test.v(117) " "Inferred latch for \"c_background\[19\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159428 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[20\] test.v(117) " "Inferred latch for \"c_background\[20\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159428 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[21\] test.v(117) " "Inferred latch for \"c_background\[21\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159428 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[22\] test.v(117) " "Inferred latch for \"c_background\[22\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159428 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_background\[23\] test.v(117) " "Inferred latch for \"c_background\[23\]\" at test.v(117)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421159429 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h1 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h1\"" {  } { { "test.v" "h1" { Text "W:/quartuslabs/alisthing2/Test/test.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421159481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_BG_PONG1 ROM_BG_PONG1:rom1 " "Elaborating entity \"ROM_BG_PONG1\" for hierarchy \"ROM_BG_PONG1:rom1\"" {  } { { "test.v" "rom1" { Text "W:/quartuslabs/alisthing2/Test/test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421159587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\"" {  } { { "ROM/Backgrounds/cave/ROM_BG_PONG1.v" "altsyncram_component" { Text "W:/quartuslabs/alisthing2/Test/ROM/Backgrounds/cave/ROM_BG_PONG1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421160443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\"" {  } { { "ROM/Backgrounds/cave/ROM_BG_PONG1.v" "" { Text "W:/quartuslabs/alisthing2/Test/ROM/Backgrounds/cave/ROM_BG_PONG1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421160484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Backgrounds/mif/Cave/cave.mif " "Parameter \"init_file\" = \"./Backgrounds/mif/Cave/cave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421160485 ""}  } { { "ROM/Backgrounds/cave/ROM_BG_PONG1.v" "" { Text "W:/quartuslabs/alisthing2/Test/ROM/Backgrounds/cave/ROM_BG_PONG1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542421160485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dgh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dgh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dgh1 " "Found entity 1: altsyncram_dgh1" {  } { { "db/altsyncram_dgh1.tdf" "" { Text "W:/quartuslabs/alisthing2/Test/db/altsyncram_dgh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421160776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421160776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dgh1 ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\|altsyncram_dgh1:auto_generated " "Elaborating entity \"altsyncram_dgh1\" for hierarchy \"ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\|altsyncram_dgh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421160783 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "cave.mif " "Width of data items in \"cave.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/quartuslabs/alisthing2/Test/Backgrounds/mif/Cave/cave.mif" "" { Text "W:/quartuslabs/alisthing2/Test/Backgrounds/mif/Cave/cave.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1542421160830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/quartuslabs/alisthing2/Test/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421165128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421165128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\|altsyncram_dgh1:auto_generated\|decode_g2a:rden_decode " "Elaborating entity \"decode_g2a\" for hierarchy \"ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\|altsyncram_dgh1:auto_generated\|decode_g2a:rden_decode\"" {  } { { "db/altsyncram_dgh1.tdf" "rden_decode" { Text "W:/quartuslabs/alisthing2/Test/db/altsyncram_dgh1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421165134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "W:/quartuslabs/alisthing2/Test/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421165256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421165256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\|altsyncram_dgh1:auto_generated\|mux_lib:mux2 " "Elaborating entity \"mux_lib\" for hierarchy \"ROM_BG_PONG1:rom1\|altsyncram:altsyncram_component\|altsyncram_dgh1:auto_generated\|mux_lib:mux2\"" {  } { { "db/altsyncram_dgh1.tdf" "mux2" { Text "W:/quartuslabs/alisthing2/Test/db/altsyncram_dgh1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421165263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "test.v" "c0" { Text "W:/quartuslabs/alisthing2/Test/test.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421167010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check test.v(261) " "Verilog HDL or VHDL warning at test.v(261): object \"check\" assigned a value but never read" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542421167012 "|test|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_l test.v(261) " "Verilog HDL or VHDL warning at test.v(261): object \"check_l\" assigned a value but never read" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542421167012 "|test|control:c0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check_r test.v(261) " "Verilog HDL or VHDL warning at test.v(261): object \"check_r\" assigned a value but never read" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542421167012 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 test.v(339) " "Verilog HDL assignment warning at test.v(339): truncated value with size 32 to match size of target (24)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167014 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 test.v(361) " "Verilog HDL assignment warning at test.v(361): truncated value with size 32 to match size of target (24)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167015 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 test.v(366) " "Verilog HDL assignment warning at test.v(366): truncated value with size 32 to match size of target (24)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167015 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 test.v(385) " "Verilog HDL assignment warning at test.v(385): truncated value with size 32 to match size of target (24)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167015 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test.v(471) " "Verilog HDL Case Statement warning at test.v(471): incomplete case statement has no default case item" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 471 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542421167017 "|test|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "test.v(471) " "Verilog HDL Case Statement information at test.v(471): all case item expressions in this case statement are onehot" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 471 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542421167017 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 test.v(592) " "Verilog HDL assignment warning at test.v(592): truncated value with size 32 to match size of target (17)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167018 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 test.v(595) " "Verilog HDL assignment warning at test.v(595): truncated value with size 32 to match size of target (5)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167019 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test.v(598) " "Verilog HDL assignment warning at test.v(598): truncated value with size 32 to match size of target (7)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167019 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 test.v(601) " "Verilog HDL assignment warning at test.v(601): truncated value with size 32 to match size of target (7)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167019 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(614) " "Verilog HDL assignment warning at test.v(614): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167020 "|test|control:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(619) " "Verilog HDL assignment warning at test.v(619): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542421167020 "|test|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "test.v" "d0" { Text "W:/quartuslabs/alisthing2/Test/test.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421167094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "test.v" "VGA" { Text "W:/quartuslabs/alisthing2/Test/test.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421167204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421167242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421167627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421167668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE main.mif " "Parameter \"INIT_FILE\" = \"main.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421167669 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542421167669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7m1 " "Found entity 1: altsyncram_q7m1" {  } { { "db/altsyncram_q7m1.tdf" "" { Text "W:/quartuslabs/alisthing2/Test/db/altsyncram_q7m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421168018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421168018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_q7m1:auto_generated " "Elaborating entity \"altsyncram_q7m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_q7m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421168025 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "main.mif " "Width of data items in \"main.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "W:/quartuslabs/alisthing2/Test/main.mif" "" { Text "W:/quartuslabs/alisthing2/Test/main.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1542421168087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/quartuslabs/alisthing2/Test/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421172040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421172040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_q7m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_q7m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_q7m1.tdf" "decode2" { Text "W:/quartuslabs/alisthing2/Test/db/altsyncram_q7m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421172048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421173030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421173116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421173145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542421173145 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542421173145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/quartuslabs/alisthing2/Test/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542421173228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421173228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421173231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/quartuslabs/alisthing2/Test/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421173260 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[8\] " "Net \"x_r\[8\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[8\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[7\] " "Net \"x_r\[7\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[7\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[6\] " "Net \"x_r\[6\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[6\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[5\] " "Net \"x_r\[5\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[5\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[4\] " "Net \"x_r\[4\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[4\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[3\] " "Net \"x_r\[3\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[3\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[2\] " "Net \"x_r\[2\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[2\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[1\] " "Net \"x_r\[1\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[1\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[0\] " "Net \"x_r\[0\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[0\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173794 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542421173794 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[8\] " "Net \"x_r\[8\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[8\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[7\] " "Net \"x_r\[7\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[7\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[6\] " "Net \"x_r\[6\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[6\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[5\] " "Net \"x_r\[5\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[5\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[4\] " "Net \"x_r\[4\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[4\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[3\] " "Net \"x_r\[3\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[3\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[2\] " "Net \"x_r\[2\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[2\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[1\] " "Net \"x_r\[1\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[1\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[0\] " "Net \"x_r\[0\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[0\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173796 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542421173796 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_l\[3\] " "Net \"score_l\[3\]\" is missing source, defaulting to GND" {  } { { "test.v" "score_l\[3\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_l\[2\] " "Net \"score_l\[2\]\" is missing source, defaulting to GND" {  } { { "test.v" "score_l\[2\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score_l\[1\] " "Net \"score_l\[1\]\" is missing source, defaulting to GND" {  } { { "test.v" "score_l\[1\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[8\] " "Net \"x_r\[8\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[8\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[7\] " "Net \"x_r\[7\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[7\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[6\] " "Net \"x_r\[6\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[6\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[5\] " "Net \"x_r\[5\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[5\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[4\] " "Net \"x_r\[4\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[4\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[3\] " "Net \"x_r\[3\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[3\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[2\] " "Net \"x_r\[2\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[2\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[1\] " "Net \"x_r\[1\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[1\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_r\[0\] " "Net \"x_r\[0\]\" is missing source, defaulting to GND" {  } { { "test.v" "x_r\[0\]" { Text "W:/quartuslabs/alisthing2/Test/test.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1542421173798 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1542421173798 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542421176318 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542421177272 "|test|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542421177272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542421177494 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542421180135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartuslabs/alisthing2/Test/output_files/test.map.smsg " "Generated suppressed messages file W:/quartuslabs/alisthing2/Test/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421180668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542421181981 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542421181981 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542421182268 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/quartuslabs/alisthing2/Test/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542421182268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "test.v" "" { Text "W:/quartuslabs/alisthing2/Test/test.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542421182777 "|test|KEY[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542421182777 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1458 " "Implemented 1458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542421182790 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542421182790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "876 " "Implemented 876 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542421182790 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542421182790 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542421182790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542421182790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542421182892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 21:19:42 2018 " "Processing ended: Fri Nov 16 21:19:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542421182892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542421182892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542421182892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542421182892 ""}
