$date
	Sat Jul 20 13:31:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module convolution_tb $end
$var wire 56 ! result [55:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 32 $ signal_a [31:0] $end
$var reg 32 % signal_b [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 32 & signal_a [31:0] $end
$var wire 32 ' signal_b [31:0] $end
$var wire 16 ( mult_result [15:0] $end
$var reg 3 ) counter [2:0] $end
$var reg 8 * mux_a_out [7:0] $end
$var reg 8 + mux_b_out [7:0] $end
$var reg 2 , mux_sel [1:0] $end
$var reg 56 - result [55:0] $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
1#
0"
b0 !
$end
#5
b111 .
1"
#10
0"
#15
b111 .
1"
#20
b10100 (
b101 +
b100 *
0"
b101000001100000011100001000 %
b101000001100000011100001000 '
b1000000100000001100000100 $
b1000000100000001100000100 &
0#
#25
b110 +
b10010 (
b11 *
b1 )
b1 ,
1"
#30
0"
#35
b111 +
b1110 (
b10 *
b10 )
b10 ,
1"
#40
0"
#45
b1000 +
b1000 (
b1 *
b11 )
b11 ,
1"
#50
0"
#55
b101 +
b10100 (
b100 *
b100 )
b0 ,
1"
#60
0"
#65
b101 )
b111100000000000011010000000000001001100000000000010100 !
b111100000000000011010000000000001001100000000000010100 -
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
