read -sv run_verilog_mid/adder_32b_18_78_dea7775d880ec50ef19d6d07c44ac291.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_78_dea7775d880ec50ef19d6d07c44ac291_yosys.v
