<stg><name>kernel_main_Pipeline_VITIS_LOOP_10_1</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %shiftreg2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %phi_ln123 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln123"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln10_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln10

]]></Node>
<StgValue><ssdm name="sext_ln10_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln10_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln10_1

]]></Node>
<StgValue><ssdm name="sext_ln10_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln10_cast = sext i62 %sext_ln10_read

]]></Node>
<StgValue><ssdm name="sext_ln10_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:6 %sext_ln10_1_cast = sext i62 %sext_ln10_1_read

]]></Node>
<StgValue><ssdm name="sext_ln10_1_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i24 0, i24 %phi_ln123

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i24 0, i24 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:0 %i1_load = load i4 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:6 %trunc_ln10 = trunc i4 %i1_load

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split:10 %icmp_ln12 = icmp_eq  i2 %trunc_ln10, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:11 %i = add i4 %i1_load, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:12 %br_ln12 = br i1 %icmp_ln12, void %for.inc.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.split._crit_edge:4 %icmp_ln12_1 = icmp_eq  i2 %trunc_ln10, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split._crit_edge:6 %br_ln12 = br i1 %icmp_ln12_1, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge:4 %icmp_ln10 = icmp_eq  i4 %i1_load, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:7 %store_ln10 = store i4 %i, i4 %i1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:8 %br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:4 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln10_cast

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc.split:1 %shiftreg2_load = load i24 %shiftreg2

]]></Node>
<StgValue><ssdm name="shiftreg2_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="24">
<![CDATA[
for.inc.split:5 %zext_ln10 = zext i24 %shiftreg2_load

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln12 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %empty = phi i32 %gmem_addr_1_read, void, i32 %zext_ln10, void %for.inc.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc.split._crit_edge:1 %phi_ln123_load = load i24 %phi_ln123

]]></Node>
<StgValue><ssdm name="phi_ln123_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
for.inc.split._crit_edge:2 %trunc_ln12 = trunc i32 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge:3 %trunc_ln12_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %empty, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln12_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
for.inc.split._crit_edge:5 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln12, i24 %phi_ln123_load

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
._crit_edge:0 %phi_ln123_load_1 = load i24 %phi_ln123

]]></Node>
<StgValue><ssdm name="phi_ln123_load_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %phi_ln123_load_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
._crit_edge:2 %tmp_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln12, i16 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
._crit_edge:3 %select_ln12 = select i1 %icmp_ln12_1, i24 0, i24 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge:5 %store_ln12 = store i24 %select_ln12, i24 %phi_ln123

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:6 %store_ln12 = store i24 %trunc_ln12_1, i24 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.split:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:3 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln10_1_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:7 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:8 %speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln10"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:9 %specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln10"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:0 %write_ln12 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %or_ln, i4 15

]]></Node>
<StgValue><ssdm name="write_ln12"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln12 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="71" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="sext_ln10_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln10_1"/></StgValue>
</port>
<port id="73" name="sext_ln10" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln10"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="i1" fromId="74" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_74" to="shiftreg2" fromId="74" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_74" to="phi_ln123" fromId="74" toId="9">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln10_read" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="sext_ln10" to="sext_ln10_read" fromId="73" toId="10">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln10_1_read" fromId="78" toId="11">
</dataflow>
<dataflow id="82" from="sext_ln10_1" to="sext_ln10_1_read" fromId="72" toId="11">
</dataflow>
<dataflow id="83" from="sext_ln10_read" to="sext_ln10_cast" fromId="10" toId="12">
</dataflow>
<dataflow id="84" from="sext_ln10_1_read" to="sext_ln10_1_cast" fromId="11" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="gmem" to="specinterface_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="89" from="empty" to="specinterface_ln0" fromId="88" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="94" from="empty_12" to="specinterface_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="100" toId="14">
</dataflow>
<dataflow id="102" from="empty_12" to="specinterface_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="105" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="107" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="108" from="empty_12" to="specinterface_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="109" from="empty_12" to="specinterface_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_110" to="specinterface_ln0" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_114" to="store_ln0" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="phi_ln123" to="store_ln0" fromId="9" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_114" to="store_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="118" from="shiftreg2" to="store_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_119" to="store_ln0" fromId="119" toId="17">
</dataflow>
<dataflow id="121" from="i1" to="store_ln0" fromId="7" toId="17">
</dataflow>
<dataflow id="122" from="i1" to="i1_load" fromId="7" toId="19">
</dataflow>
<dataflow id="123" from="i1_load" to="trunc_ln10" fromId="19" toId="20">
</dataflow>
<dataflow id="124" from="trunc_ln10" to="icmp_ln12" fromId="20" toId="21">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln12" fromId="125" toId="21">
</dataflow>
<dataflow id="127" from="i1_load" to="i" fromId="19" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_128" to="i" fromId="128" toId="22">
</dataflow>
<dataflow id="130" from="icmp_ln12" to="br_ln12" fromId="21" toId="23">
</dataflow>
<dataflow id="131" from="trunc_ln10" to="icmp_ln12_1" fromId="20" toId="24">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln12_1" fromId="132" toId="24">
</dataflow>
<dataflow id="134" from="icmp_ln12_1" to="br_ln12" fromId="24" toId="25">
</dataflow>
<dataflow id="135" from="i1_load" to="icmp_ln10" fromId="19" toId="26">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln10" fromId="136" toId="26">
</dataflow>
<dataflow id="138" from="i" to="store_ln10" fromId="22" toId="27">
</dataflow>
<dataflow id="139" from="i1" to="store_ln10" fromId="7" toId="27">
</dataflow>
<dataflow id="140" from="icmp_ln10" to="br_ln10" fromId="26" toId="28">
</dataflow>
<dataflow id="141" from="gmem" to="gmem_addr_1" fromId="71" toId="29">
</dataflow>
<dataflow id="142" from="sext_ln10_cast" to="gmem_addr_1" fromId="12" toId="29">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_1_read" fromId="143" toId="30">
</dataflow>
<dataflow id="145" from="gmem_addr_1" to="gmem_addr_1_read" fromId="29" toId="30">
</dataflow>
<dataflow id="146" from="shiftreg2" to="shiftreg2_load" fromId="8" toId="31">
</dataflow>
<dataflow id="147" from="shiftreg2_load" to="zext_ln10" fromId="31" toId="32">
</dataflow>
<dataflow id="148" from="gmem_addr_1_read" to="empty" fromId="30" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="br_ln12" to="empty" fromId="33" toId="34">
</dataflow>
<dataflow id="150" from="zext_ln10" to="empty" fromId="32" toId="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="icmp_ln12" to="StgValue_4" fromId="21" toId="4">
</dataflow>
<dataflow id="152" from="br_ln12" to="empty" fromId="23" toId="34">
</dataflow>
<dataflow id="153" from="phi_ln123" to="phi_ln123_load" fromId="9" toId="35">
</dataflow>
<dataflow id="154" from="empty" to="trunc_ln12" fromId="34" toId="36">
</dataflow>
<dataflow id="156" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="trunc_ln12_1" fromId="155" toId="37">
</dataflow>
<dataflow id="157" from="empty" to="trunc_ln12_1" fromId="34" toId="37">
</dataflow>
<dataflow id="159" from="StgValue_158" to="trunc_ln12_1" fromId="158" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_160" to="trunc_ln12_1" fromId="160" toId="37">
</dataflow>
<dataflow id="163" from="_ssdm_op_BitConcatenate.i32.i8.i24" to="or_ln" fromId="162" toId="38">
</dataflow>
<dataflow id="164" from="trunc_ln12" to="or_ln" fromId="36" toId="38">
</dataflow>
<dataflow id="165" from="phi_ln123_load" to="or_ln" fromId="35" toId="38">
</dataflow>
<dataflow id="166" from="phi_ln123" to="phi_ln123_load_1" fromId="9" toId="39">
</dataflow>
<dataflow id="168" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp_1" fromId="167" toId="40">
</dataflow>
<dataflow id="169" from="phi_ln123_load_1" to="tmp_1" fromId="39" toId="40">
</dataflow>
<dataflow id="170" from="StgValue_158" to="tmp_1" fromId="158" toId="40">
</dataflow>
<dataflow id="172" from="StgValue_171" to="tmp_1" fromId="171" toId="40">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitConcatenate.i24.i8.i16" to="tmp_2" fromId="173" toId="41">
</dataflow>
<dataflow id="175" from="trunc_ln12" to="tmp_2" fromId="36" toId="41">
</dataflow>
<dataflow id="176" from="tmp_1" to="tmp_2" fromId="40" toId="41">
</dataflow>
<dataflow id="177" from="icmp_ln12_1" to="select_ln12" fromId="24" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_114" to="select_ln12" fromId="114" toId="42">
</dataflow>
<dataflow id="179" from="tmp_2" to="select_ln12" fromId="41" toId="42">
</dataflow>
<dataflow id="180" from="select_ln12" to="store_ln12" fromId="42" toId="43">
</dataflow>
<dataflow id="181" from="phi_ln123" to="store_ln12" fromId="9" toId="43">
</dataflow>
<dataflow id="182" from="trunc_ln12_1" to="store_ln12" fromId="37" toId="44">
</dataflow>
<dataflow id="183" from="shiftreg2" to="store_ln12" fromId="8" toId="44">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="184" toId="45">
</dataflow>
<dataflow id="186" from="gmem" to="specbitsmap_ln0" fromId="71" toId="45">
</dataflow>
<dataflow id="187" from="gmem" to="gmem_addr" fromId="71" toId="46">
</dataflow>
<dataflow id="188" from="sext_ln10_1_cast" to="gmem_addr" fromId="13" toId="46">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecPipeline" to="specpipeline_ln10" fromId="189" toId="47">
</dataflow>
<dataflow id="191" from="StgValue_110" to="specpipeline_ln10" fromId="110" toId="47">
</dataflow>
<dataflow id="192" from="StgValue_90" to="specpipeline_ln10" fromId="90" toId="47">
</dataflow>
<dataflow id="193" from="StgValue_90" to="specpipeline_ln10" fromId="90" toId="47">
</dataflow>
<dataflow id="194" from="StgValue_90" to="specpipeline_ln10" fromId="90" toId="47">
</dataflow>
<dataflow id="195" from="empty_12" to="specpipeline_ln10" fromId="93" toId="47">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln10" fromId="196" toId="48">
</dataflow>
<dataflow id="199" from="StgValue_198" to="speclooptripcount_ln10" fromId="198" toId="48">
</dataflow>
<dataflow id="200" from="StgValue_198" to="speclooptripcount_ln10" fromId="198" toId="48">
</dataflow>
<dataflow id="201" from="StgValue_198" to="speclooptripcount_ln10" fromId="198" toId="48">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecLoopName" to="specloopname_ln10" fromId="202" toId="49">
</dataflow>
<dataflow id="205" from="empty_11" to="specloopname_ln10" fromId="204" toId="49">
</dataflow>
<dataflow id="207" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln12" fromId="206" toId="50">
</dataflow>
<dataflow id="208" from="gmem_addr" to="write_ln12" fromId="46" toId="50">
</dataflow>
<dataflow id="209" from="or_ln" to="write_ln12" fromId="38" toId="50">
</dataflow>
<dataflow id="211" from="StgValue_210" to="write_ln12" fromId="210" toId="50">
</dataflow>
<dataflow id="212" from="icmp_ln12" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="213" from="icmp_ln12_1" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="214" from="icmp_ln12_1" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="215" from="icmp_ln10" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="216" from="icmp_ln12" to="StgValue_5" fromId="21" toId="5">
</dataflow>
<dataflow id="217" from="icmp_ln12" to="StgValue_2" fromId="21" toId="2">
</dataflow>
</dataflows>


</stg>
