0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sim_1/new/lab1_2_test.v,1645892373,verilog,,,,lab1_2_test,,,,,,,,
D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/full_adder.v,1645884883,verilog,,D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/lab1_2.v,,full_adder,,,,,,,,
D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/lab1_2.v,1645892634,verilog,,D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sim_1/new/lab1_2_test.v,D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sources_1/new/full_adder.v,lab1_2,,,,,,,,
D:/data/logic_design_lab/labs/temp/lab1_2/lab1_2.srcs/sim_1/new/full_adder_test.v,1645885021,verilog,,,,full_adder_test,,,,,,,,
