Custom CPU implementation based on the WISC-SP13 ISA.

Fully pipelined - F/D/E/M/W 5 stage processor
Fully forwarded with hazard detection and stalling
Current branch prediction - Not Taken
  TODO - Implement dynamic 2 stage branch prediction
  
TODO - Custom Cache implementation written at the current moment but not implemented
