# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lecture04_Part3.srcs/sources_1/new/oppgave04_ex02_b.vhd" \
"../../../../Lecture04_Part3.srcs/sim_1/new/oppgave04_ex02_b_tb.vhd" \

# Do not sort compile order
nosort
