$date
  Thu Mar 31 20:13:12 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module motor_tb $end
$var reg 1 ! a_t $end
$var reg 1 " b_t $end
$var reg 1 # clk_t $end
$var reg 1 $ detener $end
$scope module dut $end
$var reg 1 % a_i $end
$var reg 1 & clk $end
$var reg 1 ' b_o $end
$comment actual is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
U"
1#
0$
0%
1&
U'
#5000000
#10000000
0#
0&
#20000000
1#
1&
#25000000
1!
1%
#30000000
0#
0&
#40000000
0"
1#
1&
0'
#45000000
#50000000
0#
0&
#60000000
1#
1&
#65000000
#70000000
0#
0&
#80000000
1"
1#
1&
1'
#85000000
#90000000
0#
0&
#100000000
0"
1#
1&
0'
#105000000
1$
#110000000
0#
0&
#120000000
