
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
      
      <link rel="icon" href="../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>snRuntime/include/snitch_cluster_peripheral.h - Snitch</title>
      
    
    
      <link rel="stylesheet" href="../../../assets/stylesheets/main.85bb2934.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#snruntimeincludesnitch_cluster_peripheralh" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../.." title="Snitch" class="md-header__button md-logo" aria-label="Snitch" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Snitch
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              snRuntime/include/snitch_cluster_peripheral.h
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/pulp-platform/snitch" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    pulp-platform/snitch
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../.." title="Snitch" class="md-nav__button md-logo" aria-label="Snitch" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    Snitch
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/pulp-platform/snitch" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    pulp-platform/snitch
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../.." class="md-nav__link">
        Home
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          User Guide
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          User Guide
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/getting_started/" class="md-nav__link">
        Getting Started
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/benchmarking/" class="md-nav__link">
        Benchmarking
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/setup-iis/" class="md-nav__link">
        Tooling Setup at IIS
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/example_trace.html" class="md-nav__link">
        Trace Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/docker/" class="md-nav__link">
        Docker
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/directory_structure/" class="md-nav__link">
        Directory Structure
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/documentation/" class="md-nav__link">
        Documentation
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          Systems
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Systems
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_1" >
      
      
      
        <label class="md-nav__link" for="__nav_3_1" id="__nav_3_1_label" tabindex="0">
          Snitch Cluster
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_1">
          <span class="md-nav__icon md-icon"></span>
          Snitch Cluster
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/snitch_cluster/" class="md-nav__link">
        Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../schema-doc/snitch_cluster/" class="md-nav__link">
        Schema
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2" >
      
      
      
        <label class="md-nav__link" for="__nav_3_2" id="__nav_3_2_label" tabindex="0">
          Occamy
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_2">
          <span class="md-nav__icon md-icon"></span>
          Occamy
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/occamy.md" class="md-nav__link">
        Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2_2" >
      
      
      
        <label class="md-nav__link" for="__nav_3_2_2" id="__nav_3_2_2_label" tabindex="0">
          Architecture
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_3_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_2_2">
          <span class="md-nav__icon md-icon"></span>
          Architecture
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/1_overview/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/2_addrmap/" class="md-nav__link">
        Address Map
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/3_system_components/" class="md-nav__link">
        System Components
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/4_clocking/" class="md-nav__link">
        Clocking
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../5_interrupts_and_synchronization.md" class="md-nav__link">
        Interrupts and Synchronization
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../schema-doc/occamy/" class="md-nav__link">
        Schema
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Reference Manual
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Reference Manual
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/snitch/" class="md-nav__link">
        Snitch
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/snitch_cluster/" class="md-nav__link">
        Snitch Cluster
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/reqrsp_interface/" class="md-nav__link">
        Reqrsp Interface
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/custom_instructions/" class="md-nav__link">
        Custom Instructions
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          Snitch Runtime
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Snitch Runtime
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Pages/" class="md-nav__link">
        Pages
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../" class="md-nav__link">
        Files
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Classes/" class="md-nav__link">
        Classes
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Examples/" class="md-nav__link">
        Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Modules/" class="md-nav__link">
        Modules
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Namespaces/" class="md-nav__link">
        Namespaces
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../publications/" class="md-nav__link">
        Publications
      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#defines" class="md-nav__link">
    Defines
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#macros-documentation" class="md-nav__link">
    Macros Documentation
  </a>
  
    <nav class="md-nav" aria-label="Macros Documentation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_param_num_perf_counters" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_param_reg_width" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_cycle_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_tcdm_accessed_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_tcdm_congested_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_issue_fpu_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_issue_fpu_seq_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_issue_core_to_fpu_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_instr_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_load_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_i_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_retired_acc_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_stall_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_stall_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_stall_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_stall_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_buf_w_stall_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_buf_r_stall_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_done_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_bw_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_done_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_bw_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_done_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_bw_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_done_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_bw_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_b_done_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_dma_busy_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_miss_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_hit_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_prefetch_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_double_hit_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_0_icache_stall_0_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_cycle_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_tcdm_accessed_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_tcdm_congested_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_issue_fpu_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_issue_fpu_seq_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_issue_core_to_fpu_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_instr_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_load_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_i_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_retired_acc_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_stall_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_stall_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_stall_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_stall_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_buf_w_stall_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_buf_r_stall_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_done_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_bw_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_done_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_bw_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_done_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_bw_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_done_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_bw_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_b_done_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_dma_busy_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_miss_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_hit_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_prefetch_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_double_hit_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_1_icache_stall_1_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_cycle_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_tcdm_accessed_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_tcdm_congested_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_issue_fpu_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_issue_fpu_seq_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_issue_core_to_fpu_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_instr_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_load_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_i_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_retired_acc_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_stall_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_stall_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_stall_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_stall_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_buf_w_stall_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_buf_r_stall_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_done_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_bw_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_done_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_bw_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_done_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_bw_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_done_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_bw_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_b_done_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_dma_busy_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_miss_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_hit_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_prefetch_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_double_hit_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_2_icache_stall_2_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_cycle_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_tcdm_accessed_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_tcdm_congested_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_issue_fpu_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_issue_fpu_seq_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_issue_core_to_fpu_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_instr_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_load_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_i_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_retired_acc_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_stall_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_stall_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_stall_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_stall_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_buf_w_stall_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_buf_r_stall_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_done_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_bw_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_done_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_bw_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_done_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_bw_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_done_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_bw_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_b_done_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_dma_busy_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_miss_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_hit_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_prefetch_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_double_hit_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_3_icache_stall_3_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_cycle_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_tcdm_accessed_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_tcdm_congested_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_issue_fpu_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_issue_fpu_seq_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_issue_core_to_fpu_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_instr_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_load_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_i_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_retired_acc_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_stall_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_stall_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_stall_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_stall_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_buf_w_stall_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_buf_r_stall_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_done_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_bw_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_done_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_bw_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_done_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_bw_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_done_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_bw_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_b_done_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_dma_busy_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_miss_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_hit_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_prefetch_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_double_hit_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_4_icache_stall_4_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_cycle_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_tcdm_accessed_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_tcdm_congested_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_issue_fpu_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_issue_fpu_seq_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_issue_core_to_fpu_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_instr_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_load_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_i_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_retired_acc_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_stall_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_stall_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_stall_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_stall_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_buf_w_stall_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_buf_r_stall_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_done_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_bw_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_done_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_bw_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_done_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_bw_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_done_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_bw_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_b_done_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_dma_busy_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_miss_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_hit_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_prefetch_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_double_hit_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_5_icache_stall_5_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_cycle_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_tcdm_accessed_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_tcdm_congested_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_issue_fpu_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_issue_fpu_seq_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_issue_core_to_fpu_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_instr_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_load_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_i_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_retired_acc_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_stall_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_stall_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_stall_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_stall_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_buf_w_stall_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_buf_r_stall_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_done_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_bw_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_done_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_bw_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_done_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_bw_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_done_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_bw_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_b_done_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_dma_busy_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_miss_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_hit_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_prefetch_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_double_hit_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_6_icache_stall_6_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_cycle_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_tcdm_accessed_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_tcdm_congested_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_issue_fpu_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_issue_fpu_seq_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_issue_core_to_fpu_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_instr_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_load_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_i_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_retired_acc_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_stall_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_stall_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_stall_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_stall_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_buf_w_stall_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_buf_r_stall_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_done_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_bw_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_done_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_bw_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_done_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_bw_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_done_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_bw_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_b_done_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_dma_busy_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_miss_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_hit_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_prefetch_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_double_hit_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_7_icache_stall_7_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_cycle_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_tcdm_accessed_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_tcdm_congested_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_issue_fpu_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_issue_fpu_seq_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_issue_core_to_fpu_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_instr_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_load_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_i_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_retired_acc_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_stall_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_stall_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_stall_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_stall_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_buf_w_stall_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_buf_r_stall_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_done_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_bw_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_done_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_bw_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_done_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_bw_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_done_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_bw_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_b_done_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_dma_busy_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_miss_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_hit_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_prefetch_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_double_hit_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_8_icache_stall_8_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_cycle_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_tcdm_accessed_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_tcdm_congested_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_issue_fpu_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_issue_fpu_seq_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_issue_core_to_fpu_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_instr_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_load_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_i_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_retired_acc_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_stall_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_stall_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_stall_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_stall_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_buf_w_stall_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_buf_r_stall_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_done_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_bw_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_done_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_bw_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_done_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_bw_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_done_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_bw_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_b_done_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_dma_busy_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_miss_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_hit_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_prefetch_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_double_hit_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_9_icache_stall_9_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_cycle_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_tcdm_accessed_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_tcdm_congested_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_issue_fpu_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_issue_fpu_seq_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_issue_core_to_fpu_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_instr_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_load_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_i_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_retired_acc_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_stall_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_stall_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_stall_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_stall_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_buf_w_stall_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_buf_r_stall_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_done_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_bw_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_done_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_bw_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_done_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_bw_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_done_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_bw_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_b_done_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_dma_busy_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_miss_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_hit_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_prefetch_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_double_hit_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_10_icache_stall_10_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_cycle_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_tcdm_accessed_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_tcdm_congested_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_issue_fpu_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_issue_fpu_seq_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_issue_core_to_fpu_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_instr_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_load_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_i_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_retired_acc_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_stall_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_stall_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_stall_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_stall_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_buf_w_stall_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_buf_r_stall_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_done_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_bw_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_done_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_bw_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_done_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_bw_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_done_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_bw_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_b_done_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_dma_busy_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_miss_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_hit_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_prefetch_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_double_hit_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_11_icache_stall_11_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_cycle_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_tcdm_accessed_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_tcdm_congested_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_issue_fpu_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_issue_fpu_seq_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_issue_core_to_fpu_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_instr_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_load_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_i_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_retired_acc_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_stall_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_stall_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_stall_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_stall_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_buf_w_stall_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_buf_r_stall_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_done_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_bw_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_done_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_bw_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_done_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_bw_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_done_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_bw_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_b_done_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_dma_busy_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_miss_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_hit_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_prefetch_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_double_hit_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_12_icache_stall_12_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_cycle_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_tcdm_accessed_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_tcdm_congested_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_issue_fpu_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_issue_fpu_seq_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_issue_core_to_fpu_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_instr_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_load_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_i_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_retired_acc_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_stall_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_stall_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_stall_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_stall_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_buf_w_stall_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_buf_r_stall_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_done_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_bw_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_done_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_bw_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_done_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_bw_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_done_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_bw_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_b_done_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_dma_busy_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_miss_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_hit_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_prefetch_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_double_hit_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_13_icache_stall_13_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_cycle_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_tcdm_accessed_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_tcdm_congested_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_issue_fpu_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_issue_fpu_seq_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_issue_core_to_fpu_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_instr_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_load_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_i_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_retired_acc_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_stall_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_stall_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_stall_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_stall_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_buf_w_stall_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_buf_r_stall_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_done_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_bw_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_done_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_bw_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_done_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_bw_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_done_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_bw_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_b_done_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_dma_busy_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_miss_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_hit_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_prefetch_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_double_hit_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_14_icache_stall_14_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_cycle_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_tcdm_accessed_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_tcdm_congested_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_issue_fpu_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_issue_fpu_seq_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_issue_core_to_fpu_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_instr_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_load_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_i_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_retired_acc_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_stall_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_stall_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_stall_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_stall_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_buf_w_stall_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_buf_r_stall_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_done_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_bw_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_done_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_bw_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_done_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_bw_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_done_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_bw_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_b_done_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_dma_busy_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_miss_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_hit_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_prefetch_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_double_hit_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_enable_15_icache_stall_15_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_hart_select_field_width" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_hart_select_fields_per_reg" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_multireg_count" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_0_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_0_hart_select_0_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_0_hart_select_0_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_0_hart_select_0_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_1_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_1_hart_select_1_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_1_hart_select_1_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_1_hart_select_1_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_2_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_2_hart_select_2_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_2_hart_select_2_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_2_hart_select_2_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_3_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_3_hart_select_3_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_3_hart_select_3_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_3_hart_select_3_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_4_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_4_hart_select_4_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_4_hart_select_4_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_4_hart_select_4_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_5_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_5_hart_select_5_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_5_hart_select_5_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_5_hart_select_5_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_6_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_6_hart_select_6_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_6_hart_select_6_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_6_hart_select_6_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_7_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_7_hart_select_7_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_7_hart_select_7_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_7_hart_select_7_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_8_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_8_hart_select_8_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_8_hart_select_8_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_8_hart_select_8_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_9_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_9_hart_select_9_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_9_hart_select_9_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_9_hart_select_9_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_10_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_10_hart_select_10_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_10_hart_select_10_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_10_hart_select_10_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_11_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_11_hart_select_11_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_11_hart_select_11_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_11_hart_select_11_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_12_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_12_hart_select_12_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_12_hart_select_12_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_12_hart_select_12_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_13_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_13_hart_select_13_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_13_hart_select_13_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_13_hart_select_13_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_14_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_14_hart_select_14_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_14_hart_select_14_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_14_hart_select_14_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_15_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_15_hart_select_15_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_15_hart_select_15_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hart_select_15_hart_select_15_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_perf_counter_field_width" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_perf_counter_fields_per_reg" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_multireg_count" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_0_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_1_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_2_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_3_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_4_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_5_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_6_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_7_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_8_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_9_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_10_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_11_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_12_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_13_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_14_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_15_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_set_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_clear_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hw_barrier_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hw_barrier_hw_barrier_mask" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hw_barrier_hw_barrier_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_hw_barrier_hw_barrier_field" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_icache_prefetch_enable_reg_offset" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-snitch_cluster_peripheral_icache_prefetch_enable_icache_prefetch_enable_bit" class="md-nav__link">
    define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#source-code" class="md-nav__link">
    Source code
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="snruntimeincludesnitch_cluster_peripheralh">snRuntime/include/snitch_cluster_peripheral.h</h1>
<h2 id="defines">Defines</h2>
<table>
<thead>
<tr>
<th></th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-param-num-perf-counters">SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-param-reg-width">SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-cycle-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-tcdm-accessed-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-tcdm-congested-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-issue-fpu-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-issue-fpu-seq-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-issue-core-to-fpu-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-retired-instr-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-retired-load-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-retired-i-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-retired-acc-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-aw-stall-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-ar-stall-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-r-stall-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-w-stall-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-buf-w-stall-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-buf-r-stall-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-aw-done-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-aw-bw-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-ar-done-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-ar-bw-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-r-done-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-r-bw-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-w-done-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-w-bw-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-b-done-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-dma-busy-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-icache-miss-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-icache-hit-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-icache-prefetch-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-icache-double-hit-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-0-icache-stall-0-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-cycle-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-tcdm-accessed-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-tcdm-congested-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-issue-fpu-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-issue-fpu-seq-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-issue-core-to-fpu-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-retired-instr-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-retired-load-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-retired-i-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-retired-acc-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-aw-stall-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-ar-stall-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-r-stall-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-w-stall-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-buf-w-stall-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-buf-r-stall-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-aw-done-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-aw-bw-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-ar-done-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-ar-bw-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-r-done-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-r-bw-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-w-done-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-w-bw-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-b-done-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-dma-busy-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-icache-miss-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-icache-hit-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-icache-prefetch-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-icache-double-hit-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-1-icache-stall-1-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-cycle-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-tcdm-accessed-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-tcdm-congested-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-issue-fpu-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-issue-fpu-seq-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-issue-core-to-fpu-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-retired-instr-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-retired-load-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-retired-i-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-retired-acc-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-aw-stall-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-ar-stall-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-r-stall-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-w-stall-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-buf-w-stall-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-buf-r-stall-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-aw-done-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-aw-bw-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-ar-done-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-ar-bw-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-r-done-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-r-bw-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-w-done-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-w-bw-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-b-done-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-dma-busy-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-icache-miss-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-icache-hit-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-icache-prefetch-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-icache-double-hit-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-2-icache-stall-2-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-cycle-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-tcdm-accessed-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-tcdm-congested-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-issue-fpu-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-issue-fpu-seq-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-issue-core-to-fpu-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-retired-instr-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-retired-load-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-retired-i-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-retired-acc-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-aw-stall-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-ar-stall-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-r-stall-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-w-stall-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-buf-w-stall-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-buf-r-stall-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-aw-done-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-aw-bw-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-ar-done-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-ar-bw-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-r-done-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-r-bw-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-w-done-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-w-bw-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-b-done-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-dma-busy-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-icache-miss-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-icache-hit-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-icache-prefetch-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-icache-double-hit-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-3-icache-stall-3-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-cycle-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-tcdm-accessed-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-tcdm-congested-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-issue-fpu-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-issue-fpu-seq-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-issue-core-to-fpu-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-retired-instr-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-retired-load-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-retired-i-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-retired-acc-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-aw-stall-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-ar-stall-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-r-stall-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-w-stall-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-buf-w-stall-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-buf-r-stall-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-aw-done-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-aw-bw-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-ar-done-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-ar-bw-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-r-done-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-r-bw-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-w-done-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-w-bw-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-b-done-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-dma-busy-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-icache-miss-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-icache-hit-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-icache-prefetch-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-icache-double-hit-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-4-icache-stall-4-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-cycle-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-tcdm-accessed-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-tcdm-congested-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-issue-fpu-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-issue-fpu-seq-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-issue-core-to-fpu-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-retired-instr-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-retired-load-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-retired-i-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-retired-acc-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-aw-stall-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-ar-stall-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-r-stall-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-w-stall-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-buf-w-stall-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-buf-r-stall-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-aw-done-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-aw-bw-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-ar-done-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-ar-bw-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-r-done-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-r-bw-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-w-done-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-w-bw-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-b-done-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-dma-busy-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-icache-miss-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-icache-hit-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-icache-prefetch-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-icache-double-hit-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-5-icache-stall-5-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-cycle-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-tcdm-accessed-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-tcdm-congested-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-issue-fpu-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-issue-fpu-seq-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-issue-core-to-fpu-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-retired-instr-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-retired-load-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-retired-i-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-retired-acc-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-aw-stall-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-ar-stall-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-r-stall-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-w-stall-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-buf-w-stall-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-buf-r-stall-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-aw-done-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-aw-bw-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-ar-done-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-ar-bw-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-r-done-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-r-bw-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-w-done-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-w-bw-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-b-done-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-dma-busy-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-icache-miss-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-icache-hit-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-icache-prefetch-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-icache-double-hit-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-6-icache-stall-6-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-cycle-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-tcdm-accessed-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-tcdm-congested-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-issue-fpu-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-issue-fpu-seq-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-issue-core-to-fpu-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-retired-instr-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-retired-load-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-retired-i-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-retired-acc-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-aw-stall-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-ar-stall-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-r-stall-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-w-stall-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-buf-w-stall-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-buf-r-stall-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-aw-done-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-aw-bw-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-ar-done-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-ar-bw-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-r-done-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-r-bw-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-w-done-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-w-bw-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-b-done-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-dma-busy-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-icache-miss-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-icache-hit-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-icache-prefetch-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-icache-double-hit-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-7-icache-stall-7-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-cycle-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-tcdm-accessed-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-tcdm-congested-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-issue-fpu-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-issue-fpu-seq-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-issue-core-to-fpu-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-retired-instr-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-retired-load-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-retired-i-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-retired-acc-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-aw-stall-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-ar-stall-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-r-stall-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-w-stall-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-buf-w-stall-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-buf-r-stall-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-aw-done-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-aw-bw-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-ar-done-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-ar-bw-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-r-done-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-r-bw-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-w-done-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-w-bw-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-b-done-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-dma-busy-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-icache-miss-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-icache-hit-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-icache-prefetch-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-icache-double-hit-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-8-icache-stall-8-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-cycle-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-tcdm-accessed-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-tcdm-congested-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-issue-fpu-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-issue-fpu-seq-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-issue-core-to-fpu-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-retired-instr-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-retired-load-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-retired-i-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-retired-acc-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-aw-stall-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-ar-stall-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-r-stall-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-w-stall-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-buf-w-stall-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-buf-r-stall-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-aw-done-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-aw-bw-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-ar-done-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-ar-bw-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-r-done-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-r-bw-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-w-done-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-w-bw-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-b-done-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-dma-busy-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-icache-miss-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-icache-hit-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-icache-prefetch-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-icache-double-hit-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-9-icache-stall-9-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-cycle-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-tcdm-accessed-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-tcdm-congested-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-issue-fpu-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-issue-fpu-seq-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-issue-core-to-fpu-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-retired-instr-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-retired-load-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-retired-i-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-retired-acc-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-aw-stall-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-ar-stall-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-r-stall-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-w-stall-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-buf-w-stall-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-buf-r-stall-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-aw-done-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-aw-bw-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-ar-done-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-ar-bw-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-r-done-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-r-bw-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-w-done-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-w-bw-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-b-done-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-dma-busy-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-icache-miss-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-icache-hit-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-icache-prefetch-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-icache-double-hit-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-10-icache-stall-10-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-cycle-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-tcdm-accessed-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-tcdm-congested-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-issue-fpu-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-issue-fpu-seq-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-issue-core-to-fpu-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-retired-instr-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-retired-load-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-retired-i-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-retired-acc-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-aw-stall-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-ar-stall-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-r-stall-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-w-stall-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-buf-w-stall-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-buf-r-stall-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-aw-done-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-aw-bw-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-ar-done-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-ar-bw-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-r-done-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-r-bw-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-w-done-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-w-bw-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-b-done-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-dma-busy-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-icache-miss-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-icache-hit-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-icache-prefetch-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-icache-double-hit-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-11-icache-stall-11-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-cycle-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-tcdm-accessed-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-tcdm-congested-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-issue-fpu-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-issue-fpu-seq-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-issue-core-to-fpu-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-retired-instr-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-retired-load-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-retired-i-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-retired-acc-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-aw-stall-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-ar-stall-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-r-stall-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-w-stall-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-buf-w-stall-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-buf-r-stall-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-aw-done-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-aw-bw-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-ar-done-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-ar-bw-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-r-done-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-r-bw-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-w-done-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-w-bw-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-b-done-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-dma-busy-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-icache-miss-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-icache-hit-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-icache-prefetch-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-icache-double-hit-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-12-icache-stall-12-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-cycle-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-tcdm-accessed-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-tcdm-congested-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-issue-fpu-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-issue-fpu-seq-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-issue-core-to-fpu-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-retired-instr-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-retired-load-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-retired-i-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-retired-acc-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-aw-stall-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-ar-stall-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-r-stall-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-w-stall-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-buf-w-stall-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-buf-r-stall-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-aw-done-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-aw-bw-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-ar-done-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-ar-bw-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-r-done-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-r-bw-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-w-done-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-w-bw-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-b-done-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-dma-busy-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-icache-miss-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-icache-hit-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-icache-prefetch-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-icache-double-hit-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-13-icache-stall-13-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-cycle-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-tcdm-accessed-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-tcdm-congested-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-issue-fpu-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-issue-fpu-seq-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-issue-core-to-fpu-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-retired-instr-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-retired-load-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-retired-i-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-retired-acc-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-aw-stall-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-ar-stall-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-r-stall-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-w-stall-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-buf-w-stall-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-buf-r-stall-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-aw-done-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-aw-bw-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-ar-done-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-ar-bw-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-r-done-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-r-bw-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-w-done-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-w-bw-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-b-done-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-dma-busy-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-icache-miss-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-icache-hit-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-icache-prefetch-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-icache-double-hit-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-14-icache-stall-14-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-cycle-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-tcdm-accessed-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-tcdm-congested-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-issue-fpu-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-issue-fpu-seq-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-issue-core-to-fpu-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-retired-instr-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-retired-load-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-retired-i-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-retired-acc-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-aw-stall-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-ar-stall-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-r-stall-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-w-stall-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-buf-w-stall-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-buf-r-stall-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-aw-done-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-aw-bw-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-ar-done-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-ar-bw-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-r-done-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-r-bw-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-w-done-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-w-bw-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-b-done-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-dma-busy-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-icache-miss-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-icache-hit-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-icache-prefetch-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-icache-double-hit-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-enable-15-icache-stall-15-bit">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-hart-select-field-width">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-hart-select-fields-per-reg">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-multireg-count">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-0-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-0-hart-select-0-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-0-hart-select-0-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-0-hart-select-0-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-1-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-1-hart-select-1-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-1-hart-select-1-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-1-hart-select-1-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-2-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-2-hart-select-2-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-2-hart-select-2-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-2-hart-select-2-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-3-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-3-hart-select-3-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-3-hart-select-3-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-3-hart-select-3-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-4-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-4-hart-select-4-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-4-hart-select-4-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-4-hart-select-4-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-5-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-5-hart-select-5-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-5-hart-select-5-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-5-hart-select-5-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-6-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-6-hart-select-6-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-6-hart-select-6-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-6-hart-select-6-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-7-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-7-hart-select-7-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-7-hart-select-7-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-7-hart-select-7-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-8-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-8-hart-select-8-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-8-hart-select-8-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-8-hart-select-8-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-9-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-9-hart-select-9-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-9-hart-select-9-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-9-hart-select-9-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-10-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-10-hart-select-10-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-10-hart-select-10-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-10-hart-select-10-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-11-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-11-hart-select-11-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-11-hart-select-11-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-11-hart-select-11-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-12-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-12-hart-select-12-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-12-hart-select-12-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-12-hart-select-12-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-13-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-13-hart-select-13-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-13-hart-select-13-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-13-hart-select-13-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-14-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-14-hart-select-14-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-14-hart-select-14-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-14-hart-select-14-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-15-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-15-hart-select-15-mask">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-15-hart-select-15-offset">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hart-select-15-hart-select-15-field">SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-perf-counter-field-width">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-perf-counter-fields-per-reg">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-multireg-count">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-0-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-0-perf-counter-0-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-0-perf-counter-0-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-0-perf-counter-0-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-1-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-1-perf-counter-1-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-1-perf-counter-1-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-1-perf-counter-1-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-2-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-2-perf-counter-2-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-2-perf-counter-2-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-2-perf-counter-2-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-3-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-3-perf-counter-3-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-3-perf-counter-3-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-3-perf-counter-3-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-4-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-4-perf-counter-4-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-4-perf-counter-4-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-4-perf-counter-4-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-5-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-5-perf-counter-5-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-5-perf-counter-5-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-5-perf-counter-5-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-6-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-6-perf-counter-6-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-6-perf-counter-6-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-6-perf-counter-6-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-7-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-7-perf-counter-7-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-7-perf-counter-7-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-7-perf-counter-7-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-8-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-8-perf-counter-8-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-8-perf-counter-8-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-8-perf-counter-8-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-9-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-9-perf-counter-9-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-9-perf-counter-9-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-9-perf-counter-9-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-10-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-10-perf-counter-10-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-10-perf-counter-10-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-10-perf-counter-10-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-11-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-11-perf-counter-11-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-11-perf-counter-11-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-11-perf-counter-11-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-12-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-12-perf-counter-12-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-12-perf-counter-12-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-12-perf-counter-12-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-13-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-13-perf-counter-13-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-13-perf-counter-13-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-13-perf-counter-13-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-14-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-14-perf-counter-14-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-14-perf-counter-14-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-14-perf-counter-14-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-15-reg-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-15-perf-counter-15-mask">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-15-perf-counter-15-offset">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-perf-counter-15-perf-counter-15-field">SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-set-reg-offset">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-set-cl-clint-set-mask">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-set-cl-clint-set-offset">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-set-cl-clint-set-field">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-clear-reg-offset">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-clear-cl-clint-clear-mask">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-clear-cl-clint-clear-offset">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-cl-clint-clear-cl-clint-clear-field">SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hw-barrier-reg-offset">SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hw-barrier-hw-barrier-mask">SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hw-barrier-hw-barrier-offset">SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-hw-barrier-hw-barrier-field">SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-icache-prefetch-enable-reg-offset">SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/snitch__cluster__peripheral_8h/#define-snitch-cluster-peripheral-icache-prefetch-enable-icache-prefetch-enable-bit">SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT</a></strong></td>
</tr>
</tbody>
</table>
<h2 id="macros-documentation">Macros Documentation</h2>
<h3 id="define-snitch_cluster_peripheral_param_num_perf_counters">define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_param_reg_width">define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH 64</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET 0x0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_cycle_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_tcdm_accessed_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_tcdm_congested_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_issue_fpu_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_issue_fpu_seq_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_issue_core_to_fpu_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_retired_instr_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_retired_load_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_retired_i_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_retired_acc_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_stall_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_stall_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_stall_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_stall_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_buf_w_stall_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_buf_r_stall_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_done_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_aw_bw_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_done_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_ar_bw_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_done_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_r_bw_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_done_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_w_bw_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_b_done_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_dma_busy_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_icache_miss_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_icache_hit_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_icache_prefetch_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_icache_double_hit_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_0_icache_stall_0_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET 0x8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_cycle_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_tcdm_accessed_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_tcdm_congested_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_issue_fpu_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_issue_fpu_seq_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_issue_core_to_fpu_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_retired_instr_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_retired_load_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_retired_i_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_retired_acc_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_stall_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_stall_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_stall_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_stall_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_buf_w_stall_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_buf_r_stall_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_done_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_aw_bw_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_done_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_ar_bw_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_done_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_r_bw_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_done_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_w_bw_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_b_done_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_dma_busy_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_icache_miss_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_icache_hit_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_icache_prefetch_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_icache_double_hit_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_1_icache_stall_1_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET 0x10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_cycle_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_tcdm_accessed_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_tcdm_congested_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_issue_fpu_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_issue_fpu_seq_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_issue_core_to_fpu_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_retired_instr_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_retired_load_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_retired_i_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_retired_acc_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_stall_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_stall_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_stall_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_stall_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_buf_w_stall_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_buf_r_stall_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_done_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_aw_bw_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_done_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_ar_bw_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_done_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_r_bw_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_done_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_w_bw_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_b_done_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_dma_busy_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_icache_miss_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_icache_hit_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_icache_prefetch_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_icache_double_hit_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_2_icache_stall_2_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET 0x18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_cycle_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_tcdm_accessed_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_tcdm_congested_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_issue_fpu_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_issue_fpu_seq_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_issue_core_to_fpu_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_retired_instr_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_retired_load_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_retired_i_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_retired_acc_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_stall_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_stall_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_stall_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_stall_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_buf_w_stall_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_buf_r_stall_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_done_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_aw_bw_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_done_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_ar_bw_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_done_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_r_bw_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_done_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_w_bw_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_b_done_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_dma_busy_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_icache_miss_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_icache_hit_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_icache_prefetch_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_icache_double_hit_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_3_icache_stall_3_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET 0x20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_cycle_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_tcdm_accessed_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_tcdm_congested_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_issue_fpu_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_issue_fpu_seq_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_issue_core_to_fpu_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_retired_instr_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_retired_load_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_retired_i_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_retired_acc_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_stall_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_stall_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_stall_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_stall_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_buf_w_stall_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_buf_r_stall_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_done_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_aw_bw_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_done_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_ar_bw_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_done_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_r_bw_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_done_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_w_bw_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_b_done_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_dma_busy_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_icache_miss_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_icache_hit_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_icache_prefetch_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_icache_double_hit_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_4_icache_stall_4_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET 0x28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_cycle_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_tcdm_accessed_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_tcdm_congested_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_issue_fpu_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_issue_fpu_seq_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_issue_core_to_fpu_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_retired_instr_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_retired_load_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_retired_i_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_retired_acc_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_stall_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_stall_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_stall_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_stall_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_buf_w_stall_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_buf_r_stall_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_done_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_aw_bw_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_done_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_ar_bw_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_done_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_r_bw_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_done_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_w_bw_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_b_done_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_dma_busy_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_icache_miss_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_icache_hit_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_icache_prefetch_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_icache_double_hit_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_5_icache_stall_5_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET 0x30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_cycle_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_tcdm_accessed_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_tcdm_congested_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_issue_fpu_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_issue_fpu_seq_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_issue_core_to_fpu_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_retired_instr_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_retired_load_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_retired_i_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_retired_acc_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_stall_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_stall_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_stall_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_stall_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_buf_w_stall_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_buf_r_stall_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_done_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_aw_bw_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_done_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_ar_bw_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_done_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_r_bw_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_done_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_w_bw_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_b_done_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_dma_busy_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_icache_miss_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_icache_hit_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_icache_prefetch_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_icache_double_hit_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_6_icache_stall_6_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET 0x38</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_cycle_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_tcdm_accessed_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_tcdm_congested_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_issue_fpu_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_issue_fpu_seq_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_issue_core_to_fpu_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_retired_instr_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_retired_load_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_retired_i_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_retired_acc_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_stall_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_stall_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_stall_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_stall_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_buf_w_stall_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_buf_r_stall_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_done_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_aw_bw_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_done_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_ar_bw_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_done_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_r_bw_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_done_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_w_bw_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_b_done_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_dma_busy_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_icache_miss_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_icache_hit_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_icache_prefetch_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_icache_double_hit_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_7_icache_stall_7_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET 0x40</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_cycle_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_tcdm_accessed_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_tcdm_congested_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_issue_fpu_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_issue_fpu_seq_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_issue_core_to_fpu_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_retired_instr_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_retired_load_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_retired_i_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_retired_acc_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_stall_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_stall_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_stall_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_stall_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_buf_w_stall_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_buf_r_stall_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_done_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_aw_bw_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_done_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_ar_bw_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_done_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_r_bw_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_done_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_w_bw_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_b_done_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_dma_busy_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_icache_miss_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_icache_hit_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_icache_prefetch_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_icache_double_hit_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_8_icache_stall_8_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET 0x48</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_cycle_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_tcdm_accessed_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_tcdm_congested_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_issue_fpu_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_issue_fpu_seq_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_issue_core_to_fpu_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_retired_instr_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_retired_load_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_retired_i_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_retired_acc_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_stall_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_stall_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_stall_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_stall_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_buf_w_stall_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT 14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_buf_r_stall_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT 15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_done_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_aw_bw_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_done_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_ar_bw_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_done_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_r_bw_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_done_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_w_bw_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_b_done_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_dma_busy_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_icache_miss_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_icache_hit_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_icache_prefetch_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT 28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_icache_double_hit_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_9_icache_stall_9_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET 0x50</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_cycle_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_tcdm_accessed_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_tcdm_congested_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_issue_fpu_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_issue_fpu_seq_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_issue_core_to_fpu_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_retired_instr_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_retired_load_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_retired_i_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_retired_acc_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_stall_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_stall_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_stall_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_stall_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_buf_w_stall_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT     14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_buf_r_stall_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT     15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_done_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_aw_bw_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_done_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_ar_bw_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_done_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_r_bw_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_done_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_w_bw_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_b_done_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_dma_busy_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_icache_miss_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_icache_hit_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_icache_prefetch_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT     28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_icache_double_hit_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_10_icache_stall_10_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET 0x58</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_cycle_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_tcdm_accessed_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_tcdm_congested_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_issue_fpu_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_issue_fpu_seq_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_issue_core_to_fpu_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_retired_instr_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_retired_load_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_retired_i_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_retired_acc_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_stall_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_stall_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_stall_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_stall_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_buf_w_stall_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT     14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_buf_r_stall_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT     15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_done_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_aw_bw_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_done_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_ar_bw_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_done_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_r_bw_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_done_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_w_bw_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_b_done_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_dma_busy_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_icache_miss_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_icache_hit_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_icache_prefetch_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT     28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_icache_double_hit_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_11_icache_stall_11_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET 0x60</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_cycle_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_tcdm_accessed_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_tcdm_congested_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_issue_fpu_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_issue_fpu_seq_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_issue_core_to_fpu_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_retired_instr_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_retired_load_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_retired_i_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_retired_acc_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_stall_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_stall_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_stall_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_stall_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_buf_w_stall_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT     14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_buf_r_stall_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT     15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_done_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_aw_bw_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_done_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_ar_bw_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_done_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_r_bw_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_done_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_w_bw_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_b_done_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_dma_busy_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_icache_miss_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_icache_hit_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_icache_prefetch_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT     28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_icache_double_hit_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_12_icache_stall_12_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET 0x68</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_cycle_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_tcdm_accessed_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_tcdm_congested_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_issue_fpu_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_issue_fpu_seq_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_issue_core_to_fpu_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_retired_instr_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_retired_load_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_retired_i_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_retired_acc_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_stall_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_stall_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_stall_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_stall_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_buf_w_stall_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT     14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_buf_r_stall_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT     15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_done_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_aw_bw_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_done_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_ar_bw_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_done_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_r_bw_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_done_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_w_bw_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_b_done_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_dma_busy_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_icache_miss_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_icache_hit_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_icache_prefetch_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT     28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_icache_double_hit_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_13_icache_stall_13_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET 0x70</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_cycle_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_tcdm_accessed_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_tcdm_congested_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_issue_fpu_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_issue_fpu_seq_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_issue_core_to_fpu_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_retired_instr_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_retired_load_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_retired_i_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_retired_acc_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_stall_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_stall_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_stall_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_stall_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_buf_w_stall_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT     14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_buf_r_stall_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT     15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_done_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_aw_bw_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_done_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_ar_bw_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_done_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_r_bw_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_done_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_w_bw_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_b_done_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_dma_busy_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_icache_miss_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_icache_hit_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_icache_prefetch_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT     28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_icache_double_hit_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_14_icache_stall_14_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET 0x78</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_cycle_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_tcdm_accessed_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_tcdm_congested_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT 2</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_issue_fpu_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT 3</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_issue_fpu_seq_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT 4</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_issue_core_to_fpu_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT     5</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_retired_instr_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_retired_load_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT 7</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_retired_i_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT 8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_retired_acc_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT 9</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_stall_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_stall_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT 11</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_stall_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT 12</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_stall_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT 13</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_buf_w_stall_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT     14</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_buf_r_stall_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT     15</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_done_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_aw_bw_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT 17</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_done_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT 18</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_ar_bw_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT 19</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_done_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT 20</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_r_bw_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT 21</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_done_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT 22</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_w_bw_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT 23</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_b_done_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT 24</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_dma_busy_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT 25</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_icache_miss_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT 26</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_icache_hit_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT 27</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_icache_prefetch_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT     28</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_icache_double_hit_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT     29</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_enable_15_icache_stall_15_bit">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT 30</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_hart_select_field_width">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH 10</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_hart_select_fields_per_reg">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG 6</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_multireg_count">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_0_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET 0x80</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_0_hart_select_0_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_0_hart_select_0_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_0_hart_select_0_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_1_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET 0x88</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_1_hart_select_1_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_1_hart_select_1_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_1_hart_select_1_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_2_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET 0x90</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_2_hart_select_2_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_2_hart_select_2_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_2_hart_select_2_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_3_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET 0x98</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_3_hart_select_3_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_3_hart_select_3_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_3_hart_select_3_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_4_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET 0xa0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_4_hart_select_4_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_4_hart_select_4_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_4_hart_select_4_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_5_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET 0xa8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_5_hart_select_5_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_5_hart_select_5_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_5_hart_select_5_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_6_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET 0xb0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_6_hart_select_6_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_6_hart_select_6_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_6_hart_select_6_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_7_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET 0xb8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_7_hart_select_7_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_7_hart_select_7_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_7_hart_select_7_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_8_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET 0xc0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_8_hart_select_8_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_8_hart_select_8_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_8_hart_select_8_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_9_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET 0xc8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_9_hart_select_9_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_9_hart_select_9_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_9_hart_select_9_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_10_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET 0xd0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_10_hart_select_10_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_10_hart_select_10_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_10_hart_select_10_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_11_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET 0xd8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_11_hart_select_11_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_11_hart_select_11_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_11_hart_select_11_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_12_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET 0xe0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_12_hart_select_12_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_12_hart_select_12_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_12_hart_select_12_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_13_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET 0xe8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_13_hart_select_13_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_13_hart_select_13_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_13_hart_select_13_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_14_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET 0xf0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_14_hart_select_14_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_14_hart_select_14_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_14_hart_select_14_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_15_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET 0xf8</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_15_hart_select_15_mask">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK 0x3ff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_15_hart_select_15_offset">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hart_select_15_hart_select_15_field">define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_perf_counter_field_width">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH 48</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_perf_counter_fields_per_reg">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG 1</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_multireg_count">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT 16</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_0_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET 0x100</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_0_perf_counter_0_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_1_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET 0x108</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_1_perf_counter_1_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_2_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET 0x110</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_2_perf_counter_2_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_3_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET 0x118</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_3_perf_counter_3_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_4_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET 0x120</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_4_perf_counter_4_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_5_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET 0x128</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_5_perf_counter_5_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_6_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET 0x130</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_6_perf_counter_6_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_7_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET 0x138</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_7_perf_counter_7_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_8_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET 0x140</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_8_perf_counter_8_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_9_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET 0x148</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_9_perf_counter_9_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_10_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET 0x150</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_10_perf_counter_10_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_11_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET 0x158</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_11_perf_counter_11_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_12_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET 0x160</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_12_perf_counter_12_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_13_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET 0x168</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_13_perf_counter_13_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_14_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET 0x170</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_14_perf_counter_14_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_15_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET 0x178</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_mask">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK     0xffffffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_offset">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_perf_counter_15_perf_counter_15_field">define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD     ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_set_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET 0x180</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_mask">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK 0xffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_offset">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_set_cl_clint_set_field">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD     ((bitfield_field32_t){                                                \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK, \</span>
<span class="cp">        .index = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_clear_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET 0x188</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_mask">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK 0xffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_offset">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_cl_clint_clear_cl_clint_clear_field">define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD     ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hw_barrier_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET 0x190</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hw_barrier_hw_barrier_mask">define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK 0xffffffff</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hw_barrier_hw_barrier_offset">define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET 0</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_hw_barrier_hw_barrier_field">define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD     ((bitfield_field32_t){                                            \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK, \</span>
<span class="cp">        .index = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET})</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_icache_prefetch_enable_reg_offset">define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET 0x198</span>
</code></pre></div>
<h3 id="define-snitch_cluster_peripheral_icache_prefetch_enable_icache_prefetch_enable_bit">define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT     0</span>
</code></pre></div>
<h2 id="source-code">Source code</h2>
<div class="highlight"><pre><span></span><code><span class="c1">// Generated register defines for snitch_cluster_peripheral</span>

<span class="c1">// Copyright information found in source file:</span>
<span class="c1">// Copyright 2020 ETH Zurich and University of Bologna.</span>

<span class="c1">// Licensing information found in source file:</span>
<span class="c1">// Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for</span>
<span class="c1">// details. SPDX-License-Identifier: SHL-0.51</span>

<span class="cp">#ifndef _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_</span>
<span class="cp">#define _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_</span>

<span class="cp">#ifdef __cplusplus</span>
<span class="k">extern</span><span class="w"> </span><span class="s">&quot;C&quot;</span><span class="w"> </span><span class="p">{</span>
<span class="cp">#endif</span>
<span class="c1">// Number of performance counters</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PARAM_NUM_PERF_COUNTERS 16</span>

<span class="c1">// Register width</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PARAM_REG_WIDTH 64</span>

<span class="c1">// Enable particular performance counter and start tracking. (common</span>
<span class="c1">// parameters)</span>
<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_REG_OFFSET 0x0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_CYCLE_0_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_ACCESSED_0_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_TCDM_CONGESTED_0_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_0_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_FPU_SEQ_0_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ISSUE_CORE_TO_FPU_0_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_INSTR_0_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_LOAD_0_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_I_0_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_RETIRED_ACC_0_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_STALL_0_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_STALL_0_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_STALL_0_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_STALL_0_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_W_STALL_0_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUF_R_STALL_0_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_DONE_0_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AW_BW_0_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_DONE_0_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_AR_BW_0_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_DONE_0_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_R_BW_0_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_DONE_0_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_W_BW_0_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_B_DONE_0_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_DMA_BUSY_0_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_MISS_0_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_HIT_0_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_PREFETCH_0_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_DOUBLE_HIT_0_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_0_ICACHE_STALL_0_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_REG_OFFSET 0x8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_CYCLE_1_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_ACCESSED_1_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_TCDM_CONGESTED_1_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_1_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_FPU_SEQ_1_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ISSUE_CORE_TO_FPU_1_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_INSTR_1_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_LOAD_1_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_I_1_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_RETIRED_ACC_1_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_STALL_1_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_STALL_1_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_STALL_1_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_STALL_1_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_W_STALL_1_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUF_R_STALL_1_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_DONE_1_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AW_BW_1_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_DONE_1_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_AR_BW_1_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_DONE_1_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_R_BW_1_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_DONE_1_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_W_BW_1_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_B_DONE_1_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_DMA_BUSY_1_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_MISS_1_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_HIT_1_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_PREFETCH_1_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_DOUBLE_HIT_1_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_1_ICACHE_STALL_1_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_REG_OFFSET 0x10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_CYCLE_2_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_ACCESSED_2_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_TCDM_CONGESTED_2_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_2_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_FPU_SEQ_2_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ISSUE_CORE_TO_FPU_2_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_INSTR_2_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_LOAD_2_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_I_2_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_RETIRED_ACC_2_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_STALL_2_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_STALL_2_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_STALL_2_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_STALL_2_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_W_STALL_2_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUF_R_STALL_2_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_DONE_2_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AW_BW_2_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_DONE_2_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_AR_BW_2_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_DONE_2_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_R_BW_2_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_DONE_2_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_W_BW_2_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_B_DONE_2_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_DMA_BUSY_2_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_MISS_2_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_HIT_2_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_PREFETCH_2_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_DOUBLE_HIT_2_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_2_ICACHE_STALL_2_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_REG_OFFSET 0x18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_CYCLE_3_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_ACCESSED_3_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_TCDM_CONGESTED_3_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_3_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_FPU_SEQ_3_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ISSUE_CORE_TO_FPU_3_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_INSTR_3_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_LOAD_3_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_I_3_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_RETIRED_ACC_3_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_STALL_3_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_STALL_3_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_STALL_3_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_STALL_3_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_W_STALL_3_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUF_R_STALL_3_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_DONE_3_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AW_BW_3_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_DONE_3_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_AR_BW_3_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_DONE_3_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_R_BW_3_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_DONE_3_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_W_BW_3_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_B_DONE_3_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_DMA_BUSY_3_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_MISS_3_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_HIT_3_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_PREFETCH_3_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_DOUBLE_HIT_3_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_3_ICACHE_STALL_3_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_REG_OFFSET 0x20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_CYCLE_4_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_ACCESSED_4_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_TCDM_CONGESTED_4_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_4_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_FPU_SEQ_4_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ISSUE_CORE_TO_FPU_4_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_INSTR_4_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_LOAD_4_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_I_4_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_RETIRED_ACC_4_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_STALL_4_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_STALL_4_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_STALL_4_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_STALL_4_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_W_STALL_4_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUF_R_STALL_4_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_DONE_4_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AW_BW_4_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_DONE_4_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_AR_BW_4_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_DONE_4_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_R_BW_4_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_DONE_4_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_W_BW_4_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_B_DONE_4_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_DMA_BUSY_4_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_MISS_4_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_HIT_4_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_PREFETCH_4_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_DOUBLE_HIT_4_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_4_ICACHE_STALL_4_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_REG_OFFSET 0x28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_CYCLE_5_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_ACCESSED_5_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_TCDM_CONGESTED_5_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_5_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_FPU_SEQ_5_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ISSUE_CORE_TO_FPU_5_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_INSTR_5_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_LOAD_5_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_I_5_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_RETIRED_ACC_5_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_STALL_5_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_STALL_5_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_STALL_5_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_STALL_5_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_W_STALL_5_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUF_R_STALL_5_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_DONE_5_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AW_BW_5_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_DONE_5_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_AR_BW_5_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_DONE_5_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_R_BW_5_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_DONE_5_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_W_BW_5_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_B_DONE_5_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_DMA_BUSY_5_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_MISS_5_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_HIT_5_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_PREFETCH_5_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_DOUBLE_HIT_5_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_5_ICACHE_STALL_5_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_REG_OFFSET 0x30</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_CYCLE_6_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_ACCESSED_6_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_TCDM_CONGESTED_6_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_6_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_FPU_SEQ_6_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ISSUE_CORE_TO_FPU_6_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_INSTR_6_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_LOAD_6_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_I_6_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_RETIRED_ACC_6_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_STALL_6_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_STALL_6_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_STALL_6_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_STALL_6_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_W_STALL_6_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUF_R_STALL_6_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_DONE_6_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AW_BW_6_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_DONE_6_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_AR_BW_6_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_DONE_6_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_R_BW_6_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_DONE_6_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_W_BW_6_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_B_DONE_6_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_DMA_BUSY_6_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_MISS_6_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_HIT_6_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_PREFETCH_6_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_DOUBLE_HIT_6_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_6_ICACHE_STALL_6_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_REG_OFFSET 0x38</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_CYCLE_7_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_ACCESSED_7_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_TCDM_CONGESTED_7_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_7_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_FPU_SEQ_7_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ISSUE_CORE_TO_FPU_7_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_INSTR_7_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_LOAD_7_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_I_7_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_RETIRED_ACC_7_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_STALL_7_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_STALL_7_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_STALL_7_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_STALL_7_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_W_STALL_7_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUF_R_STALL_7_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_DONE_7_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AW_BW_7_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_DONE_7_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_AR_BW_7_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_DONE_7_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_R_BW_7_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_DONE_7_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_W_BW_7_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_B_DONE_7_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_DMA_BUSY_7_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_MISS_7_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_HIT_7_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_PREFETCH_7_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_DOUBLE_HIT_7_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_7_ICACHE_STALL_7_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_REG_OFFSET 0x40</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_CYCLE_8_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_ACCESSED_8_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_TCDM_CONGESTED_8_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_8_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_FPU_SEQ_8_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ISSUE_CORE_TO_FPU_8_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_INSTR_8_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_LOAD_8_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_I_8_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_RETIRED_ACC_8_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_STALL_8_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_STALL_8_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_STALL_8_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_STALL_8_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_W_STALL_8_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUF_R_STALL_8_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_DONE_8_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AW_BW_8_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_DONE_8_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_AR_BW_8_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_DONE_8_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_R_BW_8_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_DONE_8_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_W_BW_8_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_B_DONE_8_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_DMA_BUSY_8_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_MISS_8_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_HIT_8_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_PREFETCH_8_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_DOUBLE_HIT_8_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_8_ICACHE_STALL_8_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_REG_OFFSET 0x48</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_CYCLE_9_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_ACCESSED_9_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_TCDM_CONGESTED_9_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_9_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_FPU_SEQ_9_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ISSUE_CORE_TO_FPU_9_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_INSTR_9_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_LOAD_9_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_I_9_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_RETIRED_ACC_9_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_STALL_9_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_STALL_9_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_STALL_9_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_STALL_9_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_W_STALL_9_BIT 14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUF_R_STALL_9_BIT 15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_DONE_9_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AW_BW_9_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_DONE_9_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_AR_BW_9_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_DONE_9_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_R_BW_9_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_DONE_9_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_W_BW_9_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_B_DONE_9_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_DMA_BUSY_9_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_MISS_9_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_HIT_9_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_PREFETCH_9_BIT 28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_DOUBLE_HIT_9_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_9_ICACHE_STALL_9_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_REG_OFFSET 0x50</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_CYCLE_10_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_ACCESSED_10_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_TCDM_CONGESTED_10_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_10_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_FPU_SEQ_10_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ISSUE_CORE_TO_FPU_10_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_INSTR_10_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_LOAD_10_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_I_10_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_RETIRED_ACC_10_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_STALL_10_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_STALL_10_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_STALL_10_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_STALL_10_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_W_STALL_10_BIT \</span>
<span class="cp">    14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUF_R_STALL_10_BIT \</span>
<span class="cp">    15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_DONE_10_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AW_BW_10_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_DONE_10_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_AR_BW_10_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_DONE_10_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_R_BW_10_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_DONE_10_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_W_BW_10_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_B_DONE_10_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_DMA_BUSY_10_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_MISS_10_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_HIT_10_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_PREFETCH_10_BIT \</span>
<span class="cp">    28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_DOUBLE_HIT_10_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_10_ICACHE_STALL_10_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_REG_OFFSET 0x58</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_CYCLE_11_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_ACCESSED_11_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_TCDM_CONGESTED_11_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_11_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_FPU_SEQ_11_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ISSUE_CORE_TO_FPU_11_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_INSTR_11_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_LOAD_11_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_I_11_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_RETIRED_ACC_11_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_STALL_11_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_STALL_11_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_STALL_11_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_STALL_11_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_W_STALL_11_BIT \</span>
<span class="cp">    14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUF_R_STALL_11_BIT \</span>
<span class="cp">    15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_DONE_11_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AW_BW_11_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_DONE_11_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_AR_BW_11_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_DONE_11_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_R_BW_11_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_DONE_11_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_W_BW_11_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_B_DONE_11_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_DMA_BUSY_11_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_MISS_11_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_HIT_11_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_PREFETCH_11_BIT \</span>
<span class="cp">    28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_DOUBLE_HIT_11_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_11_ICACHE_STALL_11_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_REG_OFFSET 0x60</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_CYCLE_12_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_ACCESSED_12_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_TCDM_CONGESTED_12_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_12_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_FPU_SEQ_12_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ISSUE_CORE_TO_FPU_12_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_INSTR_12_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_LOAD_12_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_I_12_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_RETIRED_ACC_12_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_STALL_12_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_STALL_12_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_STALL_12_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_STALL_12_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_W_STALL_12_BIT \</span>
<span class="cp">    14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUF_R_STALL_12_BIT \</span>
<span class="cp">    15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_DONE_12_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AW_BW_12_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_DONE_12_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_AR_BW_12_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_DONE_12_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_R_BW_12_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_DONE_12_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_W_BW_12_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_B_DONE_12_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_DMA_BUSY_12_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_MISS_12_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_HIT_12_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_PREFETCH_12_BIT \</span>
<span class="cp">    28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_DOUBLE_HIT_12_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_12_ICACHE_STALL_12_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_REG_OFFSET 0x68</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_CYCLE_13_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_ACCESSED_13_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_TCDM_CONGESTED_13_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_13_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_FPU_SEQ_13_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ISSUE_CORE_TO_FPU_13_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_INSTR_13_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_LOAD_13_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_I_13_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_RETIRED_ACC_13_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_STALL_13_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_STALL_13_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_STALL_13_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_STALL_13_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_W_STALL_13_BIT \</span>
<span class="cp">    14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUF_R_STALL_13_BIT \</span>
<span class="cp">    15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_DONE_13_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AW_BW_13_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_DONE_13_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_AR_BW_13_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_DONE_13_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_R_BW_13_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_DONE_13_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_W_BW_13_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_B_DONE_13_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_DMA_BUSY_13_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_MISS_13_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_HIT_13_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_PREFETCH_13_BIT \</span>
<span class="cp">    28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_DOUBLE_HIT_13_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_13_ICACHE_STALL_13_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_REG_OFFSET 0x70</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_CYCLE_14_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_ACCESSED_14_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_TCDM_CONGESTED_14_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_14_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_FPU_SEQ_14_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ISSUE_CORE_TO_FPU_14_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_INSTR_14_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_LOAD_14_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_I_14_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_RETIRED_ACC_14_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_STALL_14_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_STALL_14_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_STALL_14_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_STALL_14_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_W_STALL_14_BIT \</span>
<span class="cp">    14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUF_R_STALL_14_BIT \</span>
<span class="cp">    15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_DONE_14_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AW_BW_14_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_DONE_14_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_AR_BW_14_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_DONE_14_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_R_BW_14_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_DONE_14_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_W_BW_14_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_B_DONE_14_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_DMA_BUSY_14_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_MISS_14_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_HIT_14_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_PREFETCH_14_BIT \</span>
<span class="cp">    28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_DOUBLE_HIT_14_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_14_ICACHE_STALL_14_BIT 30</span>

<span class="c1">// Enable particular performance counter and start tracking.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_REG_OFFSET 0x78</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_CYCLE_15_BIT 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_ACCESSED_15_BIT 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_TCDM_CONGESTED_15_BIT 2</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_15_BIT 3</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_FPU_SEQ_15_BIT 4</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ISSUE_CORE_TO_FPU_15_BIT \</span>
<span class="cp">    5</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_INSTR_15_BIT 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_LOAD_15_BIT 7</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_I_15_BIT 8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_RETIRED_ACC_15_BIT 9</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_STALL_15_BIT 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_STALL_15_BIT 11</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_STALL_15_BIT 12</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_STALL_15_BIT 13</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_W_STALL_15_BIT \</span>
<span class="cp">    14</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUF_R_STALL_15_BIT \</span>
<span class="cp">    15</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_DONE_15_BIT 16</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AW_BW_15_BIT 17</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_DONE_15_BIT 18</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_AR_BW_15_BIT 19</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_DONE_15_BIT 20</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_R_BW_15_BIT 21</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_DONE_15_BIT 22</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_W_BW_15_BIT 23</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_B_DONE_15_BIT 24</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_DMA_BUSY_15_BIT 25</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_MISS_15_BIT 26</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_HIT_15_BIT 27</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_PREFETCH_15_BIT \</span>
<span class="cp">    28</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_DOUBLE_HIT_15_BIT \</span>
<span class="cp">    29</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_ENABLE_15_ICACHE_STALL_15_BIT 30</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELD_WIDTH 10</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_HART_SELECT_FIELDS_PER_REG 6</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_MULTIREG_COUNT 16</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_REG_OFFSET 0x80</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_0_HART_SELECT_0_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_REG_OFFSET 0x88</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_1_HART_SELECT_1_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_REG_OFFSET 0x90</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_2_HART_SELECT_2_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_REG_OFFSET 0x98</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_3_HART_SELECT_3_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_REG_OFFSET 0xa0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_4_HART_SELECT_4_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_REG_OFFSET 0xa8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_5_HART_SELECT_5_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_REG_OFFSET 0xb0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_6_HART_SELECT_6_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_REG_OFFSET 0xb8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_7_HART_SELECT_7_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_REG_OFFSET 0xc0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_8_HART_SELECT_8_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_REG_OFFSET 0xc8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_9_HART_SELECT_9_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_REG_OFFSET 0xd0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_10_HART_SELECT_10_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_REG_OFFSET 0xd8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_11_HART_SELECT_11_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_REG_OFFSET 0xe0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_12_HART_SELECT_12_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_REG_OFFSET 0xe8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_13_HART_SELECT_13_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_REG_OFFSET 0xf0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_14_HART_SELECT_14_OFFSET})</span>

<span class="c1">// Select from which hart in the cluster, starting from `0`,</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_REG_OFFSET 0xf8</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK 0x3ff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_HART_SELECT_15_HART_SELECT_15_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELD_WIDTH 48</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_PERF_COUNTER_FIELDS_PER_REG 1</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_MULTIREG_COUNT 16</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_REG_OFFSET 0x100</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_0_PERF_COUNTER_0_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_REG_OFFSET 0x108</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_1_PERF_COUNTER_1_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_REG_OFFSET 0x110</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_2_PERF_COUNTER_2_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_REG_OFFSET 0x118</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_3_PERF_COUNTER_3_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_REG_OFFSET 0x120</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_4_PERF_COUNTER_4_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_REG_OFFSET 0x128</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_5_PERF_COUNTER_5_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_REG_OFFSET 0x130</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_6_PERF_COUNTER_6_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_REG_OFFSET 0x138</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_7_PERF_COUNTER_7_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_REG_OFFSET 0x140</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_8_PERF_COUNTER_8_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_REG_OFFSET 0x148</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_9_PERF_COUNTER_9_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_REG_OFFSET 0x150</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_FIELD     \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_10_PERF_COUNTER_10_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_REG_OFFSET 0x158</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_FIELD     \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_11_PERF_COUNTER_11_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_REG_OFFSET 0x160</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_FIELD     \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_12_PERF_COUNTER_12_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_REG_OFFSET 0x168</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_FIELD     \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_13_PERF_COUNTER_13_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_REG_OFFSET 0x170</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_FIELD     \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_14_PERF_COUNTER_14_OFFSET})</span>

<span class="c1">// Performance counter. Set corresponding PERF_COUNTER_ENABLE bits depending</span>
<span class="c1">// on what</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_REG_OFFSET 0x178</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK \</span>
<span class="cp">    0xffffffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_FIELD     \</span>
<span class="cp">    ((bitfield_field32_t){                                                  \</span>
<span class="cp">        .mask =                                                             \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_MASK, \</span>
<span class="cp">        .index =                                                            \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_PERF_COUNTER_15_PERF_COUNTER_15_OFFSET})</span>

<span class="c1">// Set bits in the cluster-local CLINT. Writing a 1 at location i sets the</span>
<span class="c1">// cluster-local interrupt</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_REG_OFFSET 0x180</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK 0xffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_MASK, \</span>
<span class="cp">        .index = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_SET_CL_CLINT_SET_OFFSET})</span>

<span class="c1">// Clear bits in the cluster-local CLINT. Writing a 1 at location i clears</span>
<span class="c1">// the cluster-local interrupt</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_REG_OFFSET 0x188</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK 0xffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                                    \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_MASK, \</span>
<span class="cp">        .index =                                                              \</span>
<span class="cp">            SNITCH_CLUSTER_PERIPHERAL_CL_CLINT_CLEAR_CL_CLINT_CLEAR_OFFSET})</span>

<span class="c1">// Hardware barrier register. Loads to this register will block until all</span>
<span class="c1">// cores have</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_REG_OFFSET 0x190</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK 0xffffffff</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET 0</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_FIELD         \</span>
<span class="cp">    ((bitfield_field32_t){                                            \</span>
<span class="cp">        .mask = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_MASK, \</span>
<span class="cp">        .index = SNITCH_CLUSTER_PERIPHERAL_HW_BARRIER_HW_BARRIER_OFFSET})</span>

<span class="c1">// Controls prefetching of the instruction cache.</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_REG_OFFSET 0x198</span>
<span class="cp">#define SNITCH_CLUSTER_PERIPHERAL_ICACHE_PREFETCH_ENABLE_ICACHE_PREFETCH_ENABLE_BIT \</span>
<span class="cp">    0</span>

<span class="cp">#ifdef __cplusplus</span>
<span class="p">}</span><span class="w">  </span><span class="c1">// extern &quot;C&quot;</span>
<span class="cp">#endif</span>
<span class="cp">#endif  </span><span class="c1">// _SNITCH_CLUSTER_PERIPHERAL_REG_DEFS_</span>
<span class="w">        </span><span class="c1">// End generated register defines for snitch_cluster_peripheral</span>
</code></pre></div>
<hr />
<p>Updated on 2023-05-04 at 14:37:43 +0000</p>





                
              </article>
            </div>
          
          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../..", "features": [], "search": "../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
    
  </body>
</html>