Student Name,School,Poster Title,"Additional needs(Table, Internet access, Pwr Supply)",Notes,
"Ankita Nayak, Alex Carsello",Stanford,Next-Gen CGRA Architecture,,"Ankita Nayak, Alex Carsello",
Ankita Nayak,Stanford,Space-Time Trade-offs for CGRA using Virtual Partitioning,,"Ankita Nayak, Alex Carsello",
Steven Herbst,Stanford,Mixed Signal Emulation,,,
Jeff Setter,Stanford,Halide-to-CoreIR,,,
"Leonard Truong, Pat Hanrahan, Raj Setaluri",Stanford,Garnet - Next generation generator,,"(Leonard Truong, Prof. Pat Hanrahan, Raj Setaluri)",
"Leonard Truong, Pat Hanrahan, Raj Setaluri",Stanford,Magma - Python embedded hardware language,,,
"Leonard Truong, Pat Hanrahan, Raj Setaluri",Stanford,Fault - Magma library for verification,,,
"Makai Mann, Cristian Mattarei, Aina Niemetz, Clark Barrett",Stanford,Verification/CoSA,,"Makai Mann, Cristian Mattarei, Aina Niemetz, Prof. Clark Barrett",
David Durst,Stanford,"Aetherling: Resource-Aware, Space-Time Scheduling",,,
"Xuan Yang, Qiaoyi Liu",Stanford,Auto-scheduling Deep Neural Networks for Hardware,,,
Nikhil Bhagdikar,Stanford,Next-Gen PE Architecture,,,
Keyi Zhang,Stanford,Kernel-Based Efficient Placement Algorithm for CGRA,,,
Dillon Huff,Stanford,Using Just-In-Time Compilation to Accelerate Simulations of Reconfigurable Architectures,,,
Gedeon Nyengele,Stanford,N/A,,,
Ross Daly,Stanford,CoreIR: LLVM-Inspired Hardware Intermediate Representation,,,
,,,,,
Colin Schmidt,Berkeley,Next-gen Vector Architecture,,,
Colin Schmidt/Edward Wang,Berkeley,Hammer - Physical Design Automation,,,
Alon Amid/Colin Schmidt,Berkeley,Next-gen Agile Design,,,
John Wright,Berkeley,Physical Design DSE,,,
Richard Lin (Ducky),Berkeley,Improving test reuse: next-gen Chisel test stimulus package,,,
Richard Lin (Ducky),Berkeley,Towards next-gen Chisel evaluation: an experiment proposal,,,
Cameron Rasmussen/Kevin Cheang,Berkeley,Vectre (Verifying Spectre),,,
David B/Albert M,Berkeley,MIDAS - Automatically Generating FPGA-accelerated Simulators from Chisel RTL,,,
Albert M/David B,Berkeley,LIME: Latency-Insensitive Model Equivalence for MIDAS simulators,,,
Paul Rigge,Berkeley,Chisel DSP,,,
Paul Rigge,Berkeley,Teaching Chisel Generators in UCB EE290C,,,
Adam Izraelevitz,Berkeley,Chisel/FIRRTL Update,,,
Eric/Zhongkai,Berkeley,SerDes Generator with BAG,,,
Sagar Karandikar,Berkeley,FireSim Update,,ISCA'18 paper,https://sagark.org/assets/pubs/firesim-isca2018.pdf
Kevin Laeufer,Berkeley,RFUZZ: Coverage-Directed Fuzz Testing of RTL on FPGAs,,ICCAD'18 paper,https://people.eecs.berkeley.edu/~ksen/papers/rfuzz.pdf
Eric Chang,Berkeley,BAG3: AMS System Verification with Circuit Generators,,,
Woorham Bae/Zhaokai Liu,Berkeley,BAG ADC Generator,,,
Lisa Wu/David Bruns-Smith/Brendan Sweeney,Berkeley,Accelerator composer: A highly productive hardware-software framework for deploying accelerators on FPGAs,,,
Colin Schmidt/John Wright/et.al,Berkeley,Eagle-X: Embedded vison SoC test chips,,,
Karima Ma,Berkeley,Learning to schedule Halide programs,,,
Dayeol Lee / David Kohlbrenner,Berkeley,Keystone: Open-Source Enclaves on RISC-V,,,
Rafael Dutra,Berkeley,SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints,,ICCAD'18 paper,https://people.eecs.berkeley.edu/~ksen/papers/smtsampler.pdf
Vighnesh Iyer,Berkeley,Extending MIDAS for Fault Resiliency Evaluation,,,
Ameer/Jenny,Berkeley,Using Deep Reinforcement Learning for Compiler Optimization Selection and Ordering,,,
Donggyu Kim,Berkeley,Simmani: Activity-based Power Modeling for Arbitrary RTL through Automatic Signal Selection,,,
Donggyu Kim,Berkeley,DESSERT: Debugging RTL Effectively with State Snapshotting for Error Replays across Trillions of cycles,,FPL 2018 paper,http://kalman.mee.tcd.ie/fpl2018/content/pdfs/FPL2018-43iDzVTplcpussvbfIaaHz/2cjwH9tna4Vso0lOqbHZsx/2t63k4AtvhYMakA0I00Wrm.pdf
Alon/Sagar/Howie,Berkeley,Debugging on FireSim,,,
Jerry Zhao/Ben Korpan,Berkeley,BOOM - The Berkeley Out-of-Order Machine,,,
Alon Amid,Berkeley,PageRank Using Nested Parallelism on CMP with Vector Accelerators,,,