Reading OpenROAD database at '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2470/64-openroad-repairantennas/1-diodeinsertion/mult8_2bits_2op_e2470.odb'…
Reading library file at '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO ORD-0030] Using 4 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mult8_2bits_2op_e2470
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     949
Number of terminals:      34
Number of snets:          2
Number of nets:           365

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 154.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 13400.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2155.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 417.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 407.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 535 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 148 unique inst patterns.
[INFO DRT-0084]   Complete 246 groups.
#scanned instances     = 949
#unique  instances     = 154
#stdCellGenAp          = 4000
#stdCellValidPlanarAp  = 16
#stdCellValidViaAp     = 3147
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1157
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:09, memory = 139.67 (MB), peak = 139.67 (MB)

[INFO DRT-0157] Number of guides:     2426

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 907.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 705.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 352.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 14.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1259 vertical wires in 1 frboxes and 719 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 46 vertical wires in 1 frboxes and 157 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.42 (MB), peak = 147.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 147.80 (MB), peak = 147.80 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 164.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 151.90 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:00, memory = 152.02 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:01, memory = 173.52 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:01, memory = 174.52 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:01, memory = 198.77 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:03, memory = 186.02 (MB).
    Completing 80% with 73 violations.
    elapsed time = 00:00:03, memory = 205.89 (MB).
    Completing 90% with 73 violations.
    elapsed time = 00:00:03, memory = 205.89 (MB).
    Completing 100% with 91 violations.
    elapsed time = 00:00:03, memory = 205.89 (MB).
[INFO DRT-0199]   Number of violations = 101.
Viol/Layer        met1   met2   met3
Metal Spacing       31      1      4
Recheck              8      2      0
Short               46      9      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 548.02 (MB), peak = 548.02 (MB)
Total wire length = 9137 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4494 um.
Total wire length on LAYER met2 = 4538 um.
Total wire length on LAYER met3 = 104 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2247.
Up-via summary (total 2247):

-----------------------
 FR_MASTERSLICE       0
            li1    1156
           met1    1069
           met2      22
           met3       0
           met4       0
-----------------------
                   2247


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 101 violations.
    elapsed time = 00:00:00, memory = 548.02 (MB).
    Completing 20% with 101 violations.
    elapsed time = 00:00:00, memory = 548.02 (MB).
    Completing 30% with 101 violations.
    elapsed time = 00:00:00, memory = 553.89 (MB).
    Completing 40% with 79 violations.
    elapsed time = 00:00:01, memory = 557.39 (MB).
    Completing 50% with 79 violations.
    elapsed time = 00:00:01, memory = 558.64 (MB).
    Completing 60% with 79 violations.
    elapsed time = 00:00:01, memory = 559.64 (MB).
    Completing 70% with 53 violations.
    elapsed time = 00:00:02, memory = 559.64 (MB).
    Completing 80% with 53 violations.
    elapsed time = 00:00:02, memory = 559.64 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:03, memory = 560.39 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:04, memory = 560.39 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2
Metal Spacing        6      1
Short               25      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:04, memory = 560.52 (MB), peak = 560.52 (MB)
Total wire length = 9061 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4493 um.
Total wire length on LAYER met2 = 4468 um.
Total wire length on LAYER met3 = 99 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2245.
Up-via summary (total 2245):

-----------------------
 FR_MASTERSLICE       0
            li1    1154
           met1    1073
           met2      18
           met3       0
           met4       0
-----------------------
                   2245


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 560.52 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 560.52 (MB).
    Completing 30% with 32 violations.
    elapsed time = 00:00:00, memory = 560.52 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 560.52 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 560.52 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:02, memory = 560.52 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:02, memory = 560.52 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:02, memory = 560.52 (MB).
    Completing 90% with 11 violations.
    elapsed time = 00:00:02, memory = 560.52 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:02, memory = 560.52 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Metal Spacing        2
Short                4
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 560.52 (MB), peak = 560.52 (MB)
Total wire length = 9066 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4496 um.
Total wire length on LAYER met2 = 4460 um.
Total wire length on LAYER met3 = 109 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2239.
Up-via summary (total 2239):

-----------------------
 FR_MASTERSLICE       0
            li1    1154
           met1    1065
           met2      20
           met3       0
           met4       0
-----------------------
                   2239


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 560.52 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 560.52 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 560.52 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 560.52 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 568.52 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 568.52 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 568.52 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 568.52 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 568.52 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 568.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 568.52 (MB), peak = 568.52 (MB)
Total wire length = 9061 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4490 um.
Total wire length on LAYER met2 = 4462 um.
Total wire length on LAYER met3 = 109 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2247.
Up-via summary (total 2247):

-----------------------
 FR_MASTERSLICE       0
            li1    1154
           met1    1073
           met2      20
           met3       0
           met4       0
-----------------------
                   2247


[INFO DRT-0198] Complete detail routing.
Total wire length = 9061 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4490 um.
Total wire length on LAYER met2 = 4462 um.
Total wire length on LAYER met3 = 109 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2247.
Up-via summary (total 2247):

-----------------------
 FR_MASTERSLICE       0
            li1    1154
           met1    1073
           met2      20
           met3       0
           met4       0
-----------------------
                   2247


[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:13, memory = 568.52 (MB), peak = 568.52 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               130     487.97
  Tap cell                                469     586.81
  Antenna cell                              1       2.50
  Timing Repair Buffer                     66     521.75
  Inverter                                  7      26.28
  Multi-Input combinational cell          276    2163.32
  Total                                   949    3788.63
Writing OpenROAD database to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2470/66-openroad-detailedrouting/mult8_2bits_2op_e2470.odb'…
Writing netlist to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2470/66-openroad-detailedrouting/mult8_2bits_2op_e2470.nl.v'…
Writing powered netlist to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2470/66-openroad-detailedrouting/mult8_2bits_2op_e2470.pnl.v'…
Writing layout to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2470/66-openroad-detailedrouting/mult8_2bits_2op_e2470.def'…
Writing timing constraints to '/home/gmun/Downloads/8Bits_corrigiendo2op_2Bits/runs/mult8_2bits_2op_e2470/66-openroad-detailedrouting/mult8_2bits_2op_e2470.sdc'…
