INFO: [VRFC 10-163] Analyzing VHDL file "E:/Lab 9-10/Lab 9-10.srcs/sources_1/imports/src/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
