<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_alu_0_0_synth_1" LaunchDir="C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/design_1_alu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_sort_0_0_synth_1" LaunchDir="C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/design_1_sort_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_paritybit_0_0_synth_1" LaunchDir="C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/design_1_paritybit_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_pwm_0_0_synth_1" LaunchDir="C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/design_1_pwm_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_alu_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_sort_0_0_synth_1"/>
		<Parent Id="design_1_paritybit_0_0_synth_1"/>
		<Parent Id="design_1_pwm_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/ruyuan/Desktop/FPGA_Design-master/Lab05/hw/project_8/project_8.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_alu_0_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_sort_0_0_synth_1"/>
		<Parent Id="design_1_paritybit_0_0_synth_1"/>
		<Parent Id="design_1_pwm_0_0_synth_1"/>
	</Run>
</Runs>

