INFO: [VRFC 10-163] Analyzing VHDL file "/csehome/cobaltblu27/HSD/project/verilog_project/verilog_project.srcs/sources_1/ip/floating_point_0/sim/floating_point_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_0
