{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449230062232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449230062236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 11:54:21 2015 " "Processing started: Fri Dec 04 11:54:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449230062236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449230062236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off square_wave -c square_wave --analyze_file=H:/Verilog/Ex8/top.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off square_wave -c square_wave --analyze_file=H:/Verilog/Ex8/top.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449230062237 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449230062557 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \".\", or \"(\" top.v(22) " "Verilog HDL syntax error at top.v(22) near text \"-\";  expecting \".\", or \"(\"" {  } { { "top.v" "" { Text "H:/Verilog/Ex8/top.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1449230062592 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "data top.v(22) " "Verilog HDL Declaration error at top.v(22): identifier \"data\" is already declared in the present scope" {  } { { "top.v" "" { Text "H:/Verilog/Ex8/top.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1449230062592 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top top.v(9) " "Ignored design unit \"top\" at top.v(9) due to previous errors" {  } { { "top.v" "" { Text "H:/Verilog/Ex8/top.v" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1449230062592 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449230062599 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 04 11:54:22 2015 " "Processing ended: Fri Dec 04 11:54:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449230062599 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449230062599 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449230062599 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449230062599 ""}
