{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606531018916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606531018921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:36:58 2020 " "Processing started: Fri Nov 27 21:36:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606531018921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531018921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531018921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606531019320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/clock_100_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Found entity 1: Clock_100_PLL" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/experiment4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/experiment4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment4 " "Found entity 1: experiment4" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/uart_receive_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/uart_receive_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_receive_controller " "Found entity 1: UART_receive_controller" {  } { { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_receive_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "../rtl/VGA_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/pb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/pb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_controller " "Found entity 1: PB_controller" {  } { { "../rtl/PB_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/PB_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/uart_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/uart_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Found entity 1: UART_SRAM_interface" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_sram_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_sram_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Found entity 1: VGA_SRAM_interface" {  } { { "../rtl/VGA_SRAM_interface.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_SRAM_interface.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/milestone1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/milestone1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone1 " "Found entity 1: milestone1" {  } { { "../rtl/milestone1.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/milestone2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/milestone2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2 " "Found entity 1: milestone2" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026828 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/Dual_Port_RAM0.sv " "Can't analyze file -- file ../rtl/Dual_Port_RAM0.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606531026830 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/dual_port_RAM1.sv " "Can't analyze file -- file ../rtl/dual_port_RAM1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606531026831 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../rtl/dual_port_RAM2.sv " "Can't analyze file -- file ../rtl/dual_port_RAM2.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1606531026832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Found entity 1: dual_port_RAM0" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Found entity 1: dual_port_RAM1" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Found entity 1: dual_port_RAM2" {  } { { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM3 " "Found entity 1: dual_port_RAM3" {  } { { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531026839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531026839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment4 " "Elaborating entity \"experiment4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606531027353 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 experiment4.sv(351) " "Verilog HDL assignment warning at experiment4.sv(351): truncated value with size 10 to match size of target (9)" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531027371 "|experiment4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDRESS_O\[19..18\] experiment4.sv(36) " "Output port \"SRAM_ADDRESS_O\[19..18\]\" at experiment4.sv(36) has no driver" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1606531027372 "|experiment4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_controller PB_controller:PB_unit " "Elaborating entity \"PB_controller\" for hierarchy \"PB_controller:PB_unit\"" {  } { { "../rtl/experiment4.sv" "PB_unit" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "../rtl/experiment4.sv" "VGA_unit" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_controller:VGA_unit\"" {  } { { "../rtl/VGA_SRAM_interface.sv" "VGA_unit" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_SRAM_interface.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "../rtl/experiment4.sv" "UART_unit" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_receive_controller UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX " "Elaborating entity \"UART_receive_controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_receive_controller:UART_RX\"" {  } { { "../rtl/UART_SRAM_interface.sv" "UART_RX" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_SRAM_interface.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM_unit " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM_unit\"" {  } { { "../rtl/experiment4.sv" "SRAM_unit" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "../rtl/SRAM_controller.sv" "Clock_100_PLL_inst" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "altpll_component" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_100_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_100_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531027672 ""}  } { { "../rtl/Clock_100_PLL.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606531027672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_100_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL_altpll " "Found entity 1: Clock_100_PLL_altpll" {  } { { "db/clock_100_pll_altpll.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/clock_100_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531027738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531027738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL_altpll SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated " "Elaborating entity \"Clock_100_PLL_altpll\" for hierarchy \"SRAM_controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|Clock_100_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone1 milestone1:milestone1_unit " "Elaborating entity \"milestone1\" for hierarchy \"milestone1:milestone1_unit\"" {  } { { "../rtl/experiment4.sv" "milestone1_unit" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531027750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "milestone2 milestone2:milestone2_unit " "Elaborating entity \"milestone2\" for hierarchy \"milestone2:milestone2_unit\"" {  } { { "../rtl/experiment4.sv" "milestone2_unit" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531028072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CA_write milestone2.sv(838) " "Verilog HDL or VHDL warning at milestone2.sv(838): object \"CA_write\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 838 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028076 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample_counter milestone2.sv(839) " "Verilog HDL or VHDL warning at milestone2.sv(839): object \"sample_counter\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028076 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CA milestone2.sv(841) " "Verilog HDL or VHDL warning at milestone2.sv(841): object \"CA\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 841 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028076 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_counter milestone2.sv(847) " "Verilog HDL or VHDL warning at milestone2.sv(847): object \"delay_counter\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 847 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028076 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_write_finished milestone2.sv(856) " "Verilog HDL or VHDL warning at milestone2.sv(856): object \"S_write_finished\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028076 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test milestone2.sv(861) " "Verilog HDL or VHDL warning at milestone2.sv(861): object \"test\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 861 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028077 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test2 milestone2.sv(861) " "Verilog HDL or VHDL warning at milestone2.sv(861): object \"test2\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 861 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028077 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_counter milestone2.sv(861) " "Verilog HDL or VHDL warning at milestone2.sv(861): object \"test_counter\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 861 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028077 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_final_S_addr milestone2.sv(870) " "Verilog HDL or VHDL warning at milestone2.sv(870): object \"SRAM_final_S_addr\" assigned a value but never read" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 870 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606531028077 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "milestone2.sv(108) " "Verilog HDL Case Statement warning at milestone2.sv(108): incomplete case statement has no default case item" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606531028079 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 milestone2.sv(873) " "Verilog HDL assignment warning at milestone2.sv(873): truncated value with size 9 to match size of target (8)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028080 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 milestone2.sv(874) " "Verilog HDL assignment warning at milestone2.sv(874): truncated value with size 10 to match size of target (9)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028080 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 milestone2.sv(880) " "Verilog HDL assignment warning at milestone2.sv(880): truncated value with size 9 to match size of target (8)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028080 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "milestone2.sv(1032) " "Verilog HDL Case Statement warning at milestone2.sv(1032): incomplete case statement has no default case item" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1032 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606531028088 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "milestone2.sv(1054) " "Verilog HDL Case Statement warning at milestone2.sv(1054): incomplete case statement has no default case item" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1054 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606531028089 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 milestone2.sv(1219) " "Verilog HDL assignment warning at milestone2.sv(1219): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028091 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 milestone2.sv(1220) " "Verilog HDL assignment warning at milestone2.sv(1220): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028091 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "milestone2.sv(1247) " "Verilog HDL Case Statement information at milestone2.sv(1247): all case item expressions in this case statement are onehot" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1247 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606531028100 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 milestone2.sv(1704) " "Verilog HDL assignment warning at milestone2.sv(1704): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028102 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 milestone2.sv(2040) " "Verilog HDL assignment warning at milestone2.sv(2040): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 2040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028110 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 milestone2.sv(2076) " "Verilog HDL assignment warning at milestone2.sv(2076): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028110 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 milestone2.sv(2180) " "Verilog HDL assignment warning at milestone2.sv(2180): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 2180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028113 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 milestone2.sv(2212) " "Verilog HDL assignment warning at milestone2.sv(2212): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 2212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028113 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 milestone2.sv(2325) " "Verilog HDL assignment warning at milestone2.sv(2325): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 2325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028116 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 milestone2.sv(2606) " "Verilog HDL assignment warning at milestone2.sv(2606): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 2606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028122 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 milestone2.sv(2725) " "Verilog HDL assignment warning at milestone2.sv(2725): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 2725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028125 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 milestone2.sv(3014) " "Verilog HDL assignment warning at milestone2.sv(3014): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 3014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606531028131 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "milestone2.sv(3073) " "Verilog HDL Case Statement information at milestone2.sv(3073): all case item expressions in this case statement are onehot" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 3073 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1606531028152 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_b_0 milestone2.sv(1077) " "Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable \"write_data_b_0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606531028159 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enable_b_0 milestone2.sv(1077) " "Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable \"write_enable_b_0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606531028159 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_b_2 milestone2.sv(1077) " "Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable \"write_data_b_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606531028159 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enable_b_2 milestone2.sv(1077) " "Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable \"write_enable_b_2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606531028159 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_b_3 milestone2.sv(1077) " "Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable \"write_data_b_3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606531028159 "|experiment4|milestone2:milestone2_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_enable_b_3 milestone2.sv(1077) " "Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable \"write_enable_b_3\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606531028159 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enable_b_3 milestone2.sv(1077) " "Inferred latch for \"write_enable_b_3\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028281 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[0\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[0\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028281 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[1\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[1\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028281 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[2\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[2\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028281 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[3\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[3\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028281 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[4\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[4\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[5\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[5\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[6\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[6\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[7\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[7\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[8\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[8\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[9\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[9\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[10\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[10\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[11\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[11\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[12\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[12\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[13\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[13\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[14\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[14\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[15\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[15\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[16\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[16\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[17\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[17\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[18\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[18\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[19\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[19\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[20\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[20\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[21\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[21\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[22\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[22\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[23\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[23\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[24\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[24\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[25\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[25\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028282 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[26\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[26\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028283 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[27\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[27\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028283 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[28\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[28\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028283 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[29\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[29\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028283 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[30\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[30\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028283 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_3\[31\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_3\[31\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028283 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enable_b_2 milestone2.sv(1077) " "Inferred latch for \"write_enable_b_2\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[0\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[0\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[1\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[1\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[2\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[2\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[3\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[3\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[4\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[4\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[5\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[5\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[6\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[6\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[7\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[7\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[8\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[8\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[9\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[9\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[10\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[10\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[11\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[11\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028300 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[12\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[12\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[13\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[13\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[14\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[14\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[15\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[15\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[16\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[16\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[17\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[17\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[18\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[18\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[19\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[19\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[20\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[20\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[21\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[21\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[22\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[22\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[23\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[23\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[24\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[24\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[25\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[25\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[26\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[26\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[27\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[27\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[28\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[28\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[29\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[29\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[30\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[30\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_2\[31\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_2\[31\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028301 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_enable_b_0 milestone2.sv(1077) " "Inferred latch for \"write_enable_b_0\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[0\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[0\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[1\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[1\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[2\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[2\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[3\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[3\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[4\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[4\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[5\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[5\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[6\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[6\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[7\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[7\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[8\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[8\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[9\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[9\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[10\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[10\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[11\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[11\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[12\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[12\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028313 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[13\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[13\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[14\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[14\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[15\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[15\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[16\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[16\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[17\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[17\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[18\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[18\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[19\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[19\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[20\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[20\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[21\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[21\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[22\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[22\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[23\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[23\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[24\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[24\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[25\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[25\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[26\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[26\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[27\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[27\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[28\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[28\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[29\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[29\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[30\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[30\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028314 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_b_0\[31\] milestone2.sv(1077) " "Inferred latch for \"write_data_b_0\[31\]\" at milestone2.sv(1077)" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 1077 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531028315 "|experiment4|milestone2:milestone2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0 " "Elaborating entity \"dual_port_RAM0\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst0" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "altsyncram_component" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM0.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/dual_port_RAM0.mif " "Parameter \"init_file\" = \"../rtl/dual_port_RAM0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029414 ""}  } { { "../rtl/dual_port_RAM0.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606531029414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r7l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r7l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r7l2 " "Found entity 1: altsyncram_r7l2" {  } { { "db/altsyncram_r7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_r7l2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531029460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531029460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r7l2 milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_r7l2:auto_generated " "Elaborating entity \"altsyncram_r7l2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_r7l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1 " "Elaborating entity \"dual_port_RAM1\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst1" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "altsyncram_component" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/dual_port_RAM1.mif " "Parameter \"init_file\" = \"../rtl/dual_port_RAM1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029506 ""}  } { { "../rtl/dual_port_RAM1.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606531029506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7l2 " "Found entity 1: altsyncram_s7l2" {  } { { "db/altsyncram_s7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_s7l2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531029543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531029543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s7l2 milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_s7l2:auto_generated " "Elaborating entity \"altsyncram_s7l2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_s7l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2 " "Elaborating entity \"dual_port_RAM2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst2" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM2.v" "altsyncram_component" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/dual_port_RAM2.mif " "Parameter \"init_file\" = \"../rtl/dual_port_RAM2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029581 ""}  } { { "../rtl/dual_port_RAM2.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606531029581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t7l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t7l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t7l2 " "Found entity 1: altsyncram_t7l2" {  } { { "db/altsyncram_t7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_t7l2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531029619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531029619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t7l2 milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_t7l2:auto_generated " "Elaborating entity \"altsyncram_t7l2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_t7l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM3 milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3 " "Elaborating entity \"dual_port_RAM3\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\"" {  } { { "../rtl/milestone2.sv" "dual_port_RAM_inst3" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM3.v" "altsyncram_component" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\"" {  } { { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rtl/dual_port_RAM3.mif " "Parameter \"init_file\" = \"../rtl/dual_port_RAM3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531029662 ""}  } { { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606531029662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7l2 " "Found entity 1: altsyncram_u7l2" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531029700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531029700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7l2 milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated " "Elaborating entity \"altsyncram_u7l2\" for hierarchy \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "../rtl/experiment4.sv" "unit7" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531029715 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[16\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[17\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[18\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[19\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[20\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[21\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[22\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[23\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[24\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[25\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[26\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[27\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[28\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[29\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[30\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[31\] " "Synthesized away node \"milestone2:milestone2_unit\|dual_port_RAM3:dual_port_RAM_inst3\|altsyncram:altsyncram_component\|altsyncram_u7l2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_u7l2.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../rtl/dual_port_RAM3.v" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v" 98 0 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 100 0 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 196 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531030230 "|experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1606531030230 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1606531030230 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult2\"" {  } { { "../rtl/milestone2.sv" "Mult2" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 898 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531040066 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult3\"" {  } { { "../rtl/milestone2.sv" "Mult3" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 899 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531040066 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult0\"" {  } { { "../rtl/milestone2.sv" "Mult0" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 896 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531040066 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "milestone2:milestone2_unit\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"milestone2:milestone2_unit\|Mult1\"" {  } { { "../rtl/milestone2.sv" "Mult1" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 897 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531040066 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606531040066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "milestone2:milestone2_unit\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"milestone2:milestone2_unit\|lpm_mult:Mult2\"" {  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 898 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531040129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "milestone2:milestone2_unit\|lpm_mult:Mult2 " "Instantiated megafunction \"milestone2:milestone2_unit\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606531040129 ""}  } { { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 898 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606531040129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/mult_86t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606531040179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531040179 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606531040643 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1606531040692 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1606531040692 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/UART_SRAM_interface.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_SRAM_interface.sv" 27 -1 0 } } { "../rtl/milestone2.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv" 17 -1 0 } } { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 57 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv" 31 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv" 32 -1 0 } } { "../rtl/SRAM_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv" 34 -1 0 } } { "../rtl/UART_receive_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_receive_controller.sv" 33 -1 0 } } { "../rtl/PB_controller.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/PB_controller.sv" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606531040741 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606531040742 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[4\] GND " "Pin \"LED_GREEN_O\[4\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|LED_GREEN_O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[5\] GND " "Pin \"LED_GREEN_O\[5\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|LED_GREEN_O[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[6\] GND " "Pin \"LED_GREEN_O\[6\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|LED_GREEN_O[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|VGA_SYNC_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[18\] GND " "Pin \"SRAM_ADDRESS_O\[18\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|SRAM_ADDRESS_O[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDRESS_O\[19\] GND " "Pin \"SRAM_ADDRESS_O\[19\]\" is stuck at GND" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|SRAM_ADDRESS_O[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Pin \"UART_TX_O\" is stuck at VCC" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606531049737 "|experiment4|UART_TX_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606531049737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606531049988 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606531055909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606531056652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606531056652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_N_I\[1\] " "No output dependent on input pin \"PUSH_BUTTON_N_I\[1\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|PUSH_BUTTON_N_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_N_I\[2\] " "No output dependent on input pin \"PUSH_BUTTON_N_I\[2\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|PUSH_BUTTON_N_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_N_I\[3\] " "No output dependent on input pin \"PUSH_BUTTON_N_I\[3\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|PUSH_BUTTON_N_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment4.sv" "" { Text "C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606531057273 "|experiment4|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606531057273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6076 " "Implemented 6076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606531057275 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606531057275 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606531057275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5787 " "Implemented 5787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606531057275 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606531057275 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1606531057275 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1606531057275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606531057275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606531057345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:37:37 2020 " "Processing ended: Fri Nov 27 21:37:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606531057345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606531057345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606531057345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606531057345 ""}
