// Seed: 2717957143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wor id_7,
    input tri1 id_8,
    output supply1 id_9,
    output wand id_10,
    output wor id_11,
    input supply0 id_12,
    output wand id_13
);
  logic id_15;
  assign id_13 = 1'b0;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  parameter id_16 = -1;
endmodule
