{
  "module_name": "tegra210.c",
  "hash_id": "db1705ecfead04faa30a8817417e95f754f5a49b0d56c5216c2e4e1dbf114417",
  "original_prompt": "Ingested from linux-6.6.14/drivers/memory/tegra/tegra210.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/memory/tegra210-mc.h>\n\n#include \"mc.h\"\n\nstatic const struct tegra_mc_client tegra210_mc_clients[] = {\n\t{\n\t\t.id = 0x00,\n\t\t.name = \"ptcr\",\n\t\t.swgroup = TEGRA_SWGROUP_PTC,\n\t}, {\n\t\t.id = 0x01,\n\t\t.name = \"display0a\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x02,\n\t\t.name = \"display0ab\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x03,\n\t\t.name = \"display0b\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x04,\n\t\t.name = \"display0bb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x05,\n\t\t.name = \"display0c\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2ec,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x06,\n\t\t.name = \"display0cb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x0e,\n\t\t.name = \"afir\",\n\t\t.swgroup = TEGRA_SWGROUP_AFI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 14,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x2e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x0f,\n\t\t.name = \"avpcarm7r\",\n\t\t.swgroup = TEGRA_SWGROUP_AVPC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 15,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x10,\n\t\t.name = \"displayhc\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 16,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x11,\n\t\t.name = \"displayhcb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2fc,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x15,\n\t\t.name = \"hdar\",\n\t\t.swgroup = TEGRA_SWGROUP_HDA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x318,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x24,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x16,\n\t\t.name = \"host1xdmar\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x310,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x17,\n\t\t.name = \"host1xr\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 23,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x310,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1c,\n\t\t.name = \"nvencsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_NVENC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 28,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x328,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x23,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1d,\n\t\t.name = \"ppcsahbdmar\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 29,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x344,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1e,\n\t\t.name = \"ppcsahbslvr\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 30,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x344,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1f,\n\t\t.name = \"satar\",\n\t\t.swgroup = TEGRA_SWGROUP_SATA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 31,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x350,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x65,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x27,\n\t\t.name = \"mpcorer\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORE,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x320,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2b,\n\t\t.name = \"nvencswr\",\n\t\t.swgroup = TEGRA_SWGROUP_NVENC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 11,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x328,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x31,\n\t\t.name = \"afiw\",\n\t\t.swgroup = TEGRA_SWGROUP_AFI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x32,\n\t\t.name = \"avpcarm7w\",\n\t\t.swgroup = TEGRA_SWGROUP_AVPC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 18,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x35,\n\t\t.name = \"hdaw\",\n\t\t.swgroup = TEGRA_SWGROUP_HDA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x318,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x36,\n\t\t.name = \"host1xw\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x314,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x39,\n\t\t.name = \"mpcorew\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORE,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x320,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3b,\n\t\t.name = \"ppcsahbdmaw\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 27,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x348,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3c,\n\t\t.name = \"ppcsahbslvw\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 28,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x348,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3d,\n\t\t.name = \"sataw\",\n\t\t.swgroup = TEGRA_SWGROUP_SATA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 29,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x350,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x44,\n\t\t.name = \"ispra\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x370,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x18,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x46,\n\t\t.name = \"ispwa\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x374,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x47,\n\t\t.name = \"ispwb\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 7,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x374,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4a,\n\t\t.name = \"xusb_hostr\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 10,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x37c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x7a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4b,\n\t\t.name = \"xusb_hostw\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 11,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x37c,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4c,\n\t\t.name = \"xusb_devr\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 12,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x380,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x39,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4d,\n\t\t.name = \"xusb_devw\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 13,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x380,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4e,\n\t\t.name = \"isprab\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2B,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 14,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x384,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x18,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x50,\n\t\t.name = \"ispwab\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2B,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 16,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x388,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x51,\n\t\t.name = \"ispwbb\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2B,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x388,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x54,\n\t\t.name = \"tsecsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_TSEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 20,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x390,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x9b,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x55,\n\t\t.name = \"tsecswr\",\n\t\t.swgroup = TEGRA_SWGROUP_TSEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x390,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x56,\n\t\t.name = \"a9avpscr\",\n\t\t.swgroup = TEGRA_SWGROUP_A9AVP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3a4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x57,\n\t\t.name = \"a9avpscw\",\n\t\t.swgroup = TEGRA_SWGROUP_A9AVP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 23,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3a4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x58,\n\t\t.name = \"gpusrd\",\n\t\t.swgroup = TEGRA_SWGROUP_GPU,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t \n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 24,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x59,\n\t\t.name = \"gpuswr\",\n\t\t.swgroup = TEGRA_SWGROUP_GPU,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t \n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 25,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x5a,\n\t\t.name = \"displayt\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 26,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x60,\n\t\t.name = \"sdmmcra\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC1A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 0,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3b8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x61,\n\t\t.name = \"sdmmcraa\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC2A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3bc,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x5a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x62,\n\t\t.name = \"sdmmcr\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC3A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x63,\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC4A,\n\t\t.name = \"sdmmcrab\",\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x5a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x64,\n\t\t.name = \"sdmmcwa\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC1A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3b8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x65,\n\t\t.name = \"sdmmcwaa\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC2A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3bc,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x66,\n\t\t.name = \"sdmmcw\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC3A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x67,\n\t\t.name = \"sdmmcwab\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC4A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 7,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x6c,\n\t\t.name = \"vicsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_VIC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 12,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x394,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x6d,\n\t\t.name = \"vicswr\",\n\t\t.swgroup = TEGRA_SWGROUP_VIC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 13,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x394,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x72,\n\t\t.name = \"viw\",\n\t\t.swgroup = TEGRA_SWGROUP_VI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 18,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x398,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x73,\n\t\t.name = \"displayd\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 19,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x78,\n\t\t.name = \"nvdecsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_NVDEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 24,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3d8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x23,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x79,\n\t\t.name = \"nvdecswr\",\n\t\t.swgroup = TEGRA_SWGROUP_NVDEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 25,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3d8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x7a,\n\t\t.name = \"aper\",\n\t\t.swgroup = TEGRA_SWGROUP_APE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 26,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3dc,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x7b,\n\t\t.name = \"apew\",\n\t\t.swgroup = TEGRA_SWGROUP_APE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 27,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3dc,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x7e,\n\t\t.name = \"nvjpgsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_NVJPG,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 30,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3e4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x23,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x7f,\n\t\t.name = \"nvjpgswr\",\n\t\t.swgroup = TEGRA_SWGROUP_NVJPG,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 31,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3e4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x80,\n\t\t.name = \"sesrd\",\n\t\t.swgroup = TEGRA_SWGROUP_SE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 0,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3e0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x2e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x81,\n\t\t.name = \"seswr\",\n\t\t.swgroup = TEGRA_SWGROUP_SE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3e0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x82,\n\t\t.name = \"axiapr\",\n\t\t.swgroup = TEGRA_SWGROUP_AXIAP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3a0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x83,\n\t\t.name = \"axiapw\",\n\t\t.swgroup = TEGRA_SWGROUP_AXIAP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3a0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x84,\n\t\t.name = \"etrr\",\n\t\t.swgroup = TEGRA_SWGROUP_ETR,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3ec,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xff,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x85,\n\t\t.name = \"etrw\",\n\t\t.swgroup = TEGRA_SWGROUP_ETR,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3ec,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x86,\n\t\t.name = \"tsecsrdb\",\n\t\t.swgroup = TEGRA_SWGROUP_TSECB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3f0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x9b,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x87,\n\t\t.name = \"tsecswrb\",\n\t\t.swgroup = TEGRA_SWGROUP_TSECB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 7,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3f0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x88,\n\t\t.name = \"gpusrd2\",\n\t\t.swgroup = TEGRA_SWGROUP_GPU,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t \n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 8,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3e8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x89,\n\t\t.name = \"gpuswr2\",\n\t\t.swgroup = TEGRA_SWGROUP_GPU,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t \n\t\t\t\t.reg = 0xb98,\n\t\t\t\t.bit = 9,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3e8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t},\n};\n\nstatic const struct tegra_smmu_swgroup tegra210_swgroups[] = {\n\t{ .name = \"afi\",       .swgroup = TEGRA_SWGROUP_AFI,       .reg = 0x238 },\n\t{ .name = \"avpc\",      .swgroup = TEGRA_SWGROUP_AVPC,      .reg = 0x23c },\n\t{ .name = \"dc\",        .swgroup = TEGRA_SWGROUP_DC,        .reg = 0x240 },\n\t{ .name = \"dcb\",       .swgroup = TEGRA_SWGROUP_DCB,       .reg = 0x244 },\n\t{ .name = \"hc\",        .swgroup = TEGRA_SWGROUP_HC,        .reg = 0x250 },\n\t{ .name = \"hda\",       .swgroup = TEGRA_SWGROUP_HDA,       .reg = 0x254 },\n\t{ .name = \"isp2\",      .swgroup = TEGRA_SWGROUP_ISP2,      .reg = 0x258 },\n\t{ .name = \"nvenc\",     .swgroup = TEGRA_SWGROUP_NVENC,     .reg = 0x264 },\n\t{ .name = \"nv\",        .swgroup = TEGRA_SWGROUP_NV,        .reg = 0x268 },\n\t{ .name = \"nv2\",       .swgroup = TEGRA_SWGROUP_NV2,       .reg = 0x26c },\n\t{ .name = \"ppcs\",      .swgroup = TEGRA_SWGROUP_PPCS,      .reg = 0x270 },\n\t{ .name = \"sata\",      .swgroup = TEGRA_SWGROUP_SATA,      .reg = 0x274 },\n\t{ .name = \"vi\",        .swgroup = TEGRA_SWGROUP_VI,        .reg = 0x280 },\n\t{ .name = \"vic\",       .swgroup = TEGRA_SWGROUP_VIC,       .reg = 0x284 },\n\t{ .name = \"xusb_host\", .swgroup = TEGRA_SWGROUP_XUSB_HOST, .reg = 0x288 },\n\t{ .name = \"xusb_dev\",  .swgroup = TEGRA_SWGROUP_XUSB_DEV,  .reg = 0x28c },\n\t{ .name = \"a9avp\",     .swgroup = TEGRA_SWGROUP_A9AVP,     .reg = 0x290 },\n\t{ .name = \"tsec\",      .swgroup = TEGRA_SWGROUP_TSEC,      .reg = 0x294 },\n\t{ .name = \"ppcs1\",     .swgroup = TEGRA_SWGROUP_PPCS1,     .reg = 0x298 },\n\t{ .name = \"dc1\",       .swgroup = TEGRA_SWGROUP_DC1,       .reg = 0xa88 },\n\t{ .name = \"sdmmc1a\",   .swgroup = TEGRA_SWGROUP_SDMMC1A,   .reg = 0xa94 },\n\t{ .name = \"sdmmc2a\",   .swgroup = TEGRA_SWGROUP_SDMMC2A,   .reg = 0xa98 },\n\t{ .name = \"sdmmc3a\",   .swgroup = TEGRA_SWGROUP_SDMMC3A,   .reg = 0xa9c },\n\t{ .name = \"sdmmc4a\",   .swgroup = TEGRA_SWGROUP_SDMMC4A,   .reg = 0xaa0 },\n\t{ .name = \"isp2b\",     .swgroup = TEGRA_SWGROUP_ISP2B,     .reg = 0xaa4 },\n\t{ .name = \"gpu\",       .swgroup = TEGRA_SWGROUP_GPU,       .reg = 0xaac },\n\t{ .name = \"ppcs2\",     .swgroup = TEGRA_SWGROUP_PPCS2,     .reg = 0xab0 },\n\t{ .name = \"nvdec\",     .swgroup = TEGRA_SWGROUP_NVDEC,     .reg = 0xab4 },\n\t{ .name = \"ape\",       .swgroup = TEGRA_SWGROUP_APE,       .reg = 0xab8 },\n\t{ .name = \"se\",        .swgroup = TEGRA_SWGROUP_SE,        .reg = 0xabc },\n\t{ .name = \"nvjpg\",     .swgroup = TEGRA_SWGROUP_NVJPG,     .reg = 0xac0 },\n\t{ .name = \"hc1\",       .swgroup = TEGRA_SWGROUP_HC1,       .reg = 0xac4 },\n\t{ .name = \"se1\",       .swgroup = TEGRA_SWGROUP_SE1,       .reg = 0xac8 },\n\t{ .name = \"axiap\",     .swgroup = TEGRA_SWGROUP_AXIAP,     .reg = 0xacc },\n\t{ .name = \"etr\",       .swgroup = TEGRA_SWGROUP_ETR,       .reg = 0xad0 },\n\t{ .name = \"tsecb\",     .swgroup = TEGRA_SWGROUP_TSECB,     .reg = 0xad4 },\n\t{ .name = \"tsec1\",     .swgroup = TEGRA_SWGROUP_TSEC1,     .reg = 0xad8 },\n\t{ .name = \"tsecb1\",    .swgroup = TEGRA_SWGROUP_TSECB1,    .reg = 0xadc },\n\t{ .name = \"nvdec1\",    .swgroup = TEGRA_SWGROUP_NVDEC1,    .reg = 0xae0 },\n};\n\nstatic const unsigned int tegra210_group_display[] = {\n\tTEGRA_SWGROUP_DC,\n\tTEGRA_SWGROUP_DCB,\n};\n\nstatic const struct tegra_smmu_group_soc tegra210_groups[] = {\n\t{\n\t\t.name = \"display\",\n\t\t.swgroups = tegra210_group_display,\n\t\t.num_swgroups = ARRAY_SIZE(tegra210_group_display),\n\t},\n};\n\nstatic const struct tegra_smmu_soc tegra210_smmu_soc = {\n\t.clients = tegra210_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra210_mc_clients),\n\t.swgroups = tegra210_swgroups,\n\t.num_swgroups = ARRAY_SIZE(tegra210_swgroups),\n\t.groups = tegra210_groups,\n\t.num_groups = ARRAY_SIZE(tegra210_groups),\n\t.supports_round_robin_arbitration = true,\n\t.supports_request_limit = true,\n\t.num_tlb_lines = 48,\n\t.num_asids = 128,\n};\n\n#define TEGRA210_MC_RESET(_name, _control, _status, _bit)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.name = #_name,\t\t\t\t\t\\\n\t\t.id = TEGRA210_MC_RESET_##_name,\t\t\\\n\t\t.control = _control,\t\t\t\t\\\n\t\t.status = _status,\t\t\t\t\\\n\t\t.bit = _bit,\t\t\t\t\t\\\n\t}\n\nstatic const struct tegra_mc_reset tegra210_mc_resets[] = {\n\tTEGRA210_MC_RESET(AFI,       0x200, 0x204,  0),\n\tTEGRA210_MC_RESET(AVPC,      0x200, 0x204,  1),\n\tTEGRA210_MC_RESET(DC,        0x200, 0x204,  2),\n\tTEGRA210_MC_RESET(DCB,       0x200, 0x204,  3),\n\tTEGRA210_MC_RESET(HC,        0x200, 0x204,  6),\n\tTEGRA210_MC_RESET(HDA,       0x200, 0x204,  7),\n\tTEGRA210_MC_RESET(ISP2,      0x200, 0x204,  8),\n\tTEGRA210_MC_RESET(MPCORE,    0x200, 0x204,  9),\n\tTEGRA210_MC_RESET(NVENC,     0x200, 0x204, 11),\n\tTEGRA210_MC_RESET(PPCS,      0x200, 0x204, 14),\n\tTEGRA210_MC_RESET(SATA,      0x200, 0x204, 15),\n\tTEGRA210_MC_RESET(VI,        0x200, 0x204, 17),\n\tTEGRA210_MC_RESET(VIC,       0x200, 0x204, 18),\n\tTEGRA210_MC_RESET(XUSB_HOST, 0x200, 0x204, 19),\n\tTEGRA210_MC_RESET(XUSB_DEV,  0x200, 0x204, 20),\n\tTEGRA210_MC_RESET(A9AVP,     0x200, 0x204, 21),\n\tTEGRA210_MC_RESET(TSEC,      0x200, 0x204, 22),\n\tTEGRA210_MC_RESET(SDMMC1,    0x200, 0x204, 29),\n\tTEGRA210_MC_RESET(SDMMC2,    0x200, 0x204, 30),\n\tTEGRA210_MC_RESET(SDMMC3,    0x200, 0x204, 31),\n\tTEGRA210_MC_RESET(SDMMC4,    0x970, 0x974,  0),\n\tTEGRA210_MC_RESET(ISP2B,     0x970, 0x974,  1),\n\tTEGRA210_MC_RESET(GPU,       0x970, 0x974,  2),\n\tTEGRA210_MC_RESET(NVDEC,     0x970, 0x974,  5),\n\tTEGRA210_MC_RESET(APE,       0x970, 0x974,  6),\n\tTEGRA210_MC_RESET(SE,        0x970, 0x974,  7),\n\tTEGRA210_MC_RESET(NVJPG,     0x970, 0x974,  8),\n\tTEGRA210_MC_RESET(AXIAP,     0x970, 0x974, 11),\n\tTEGRA210_MC_RESET(ETR,       0x970, 0x974, 12),\n\tTEGRA210_MC_RESET(TSECB,     0x970, 0x974, 13),\n};\n\nconst struct tegra_mc_soc tegra210_mc_soc = {\n\t.clients = tegra210_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra210_mc_clients),\n\t.num_address_bits = 34,\n\t.atom_size = 64,\n\t.client_id_mask = 0xff,\n\t.smmu = &tegra210_smmu_soc,\n\t.intmask = MC_INT_DECERR_MTS | MC_INT_SECERR_SEC | MC_INT_DECERR_VPR |\n\t\t   MC_INT_INVALID_APB_ASID_UPDATE | MC_INT_INVALID_SMMU_PAGE |\n\t\t   MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM,\n\t.reset_ops = &tegra_mc_reset_ops_common,\n\t.resets = tegra210_mc_resets,\n\t.num_resets = ARRAY_SIZE(tegra210_mc_resets),\n\t.ops = &tegra30_mc_ops,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}