
BatteriemanagementSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c190  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f8  0800c388  0800c388  0001c388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c980  0800c980  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c980  0800c980  0001c980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c988  0800c988  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c988  0800c988  0001c988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c98c  0800c98c  0001c98c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800c990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000894  2000000c  0800c99c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  200008a0  0800c99c  000208a0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027954  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005070  00000000  00000000  0004798e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa0  00000000  00000000  0004ca00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001858  00000000  00000000  0004e4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f3dc  00000000  00000000  0004fcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026626  00000000  00000000  0007f0d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010f54a  00000000  00000000  000a56fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001b4c44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cf4  00000000  00000000  001b4c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	0800c370 	.word	0x0800c370

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	0800c370 	.word	0x0800c370

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b96e 	b.w	800053c <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468c      	mov	ip, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	f040 8083 	bne.w	800038e <__udivmoddi4+0x116>
 8000288:	428a      	cmp	r2, r1
 800028a:	4617      	mov	r7, r2
 800028c:	d947      	bls.n	800031e <__udivmoddi4+0xa6>
 800028e:	fab2 f282 	clz	r2, r2
 8000292:	b142      	cbz	r2, 80002a6 <__udivmoddi4+0x2e>
 8000294:	f1c2 0020 	rsb	r0, r2, #32
 8000298:	fa24 f000 	lsr.w	r0, r4, r0
 800029c:	4091      	lsls	r1, r2
 800029e:	4097      	lsls	r7, r2
 80002a0:	ea40 0c01 	orr.w	ip, r0, r1
 80002a4:	4094      	lsls	r4, r2
 80002a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002aa:	0c23      	lsrs	r3, r4, #16
 80002ac:	fbbc f6f8 	udiv	r6, ip, r8
 80002b0:	fa1f fe87 	uxth.w	lr, r7
 80002b4:	fb08 c116 	mls	r1, r8, r6, ip
 80002b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002bc:	fb06 f10e 	mul.w	r1, r6, lr
 80002c0:	4299      	cmp	r1, r3
 80002c2:	d909      	bls.n	80002d8 <__udivmoddi4+0x60>
 80002c4:	18fb      	adds	r3, r7, r3
 80002c6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ca:	f080 8119 	bcs.w	8000500 <__udivmoddi4+0x288>
 80002ce:	4299      	cmp	r1, r3
 80002d0:	f240 8116 	bls.w	8000500 <__udivmoddi4+0x288>
 80002d4:	3e02      	subs	r6, #2
 80002d6:	443b      	add	r3, r7
 80002d8:	1a5b      	subs	r3, r3, r1
 80002da:	b2a4      	uxth	r4, r4
 80002dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e0:	fb08 3310 	mls	r3, r8, r0, r3
 80002e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d909      	bls.n	8000304 <__udivmoddi4+0x8c>
 80002f0:	193c      	adds	r4, r7, r4
 80002f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f6:	f080 8105 	bcs.w	8000504 <__udivmoddi4+0x28c>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f240 8102 	bls.w	8000504 <__udivmoddi4+0x28c>
 8000300:	3802      	subs	r0, #2
 8000302:	443c      	add	r4, r7
 8000304:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000308:	eba4 040e 	sub.w	r4, r4, lr
 800030c:	2600      	movs	r6, #0
 800030e:	b11d      	cbz	r5, 8000318 <__udivmoddi4+0xa0>
 8000310:	40d4      	lsrs	r4, r2
 8000312:	2300      	movs	r3, #0
 8000314:	e9c5 4300 	strd	r4, r3, [r5]
 8000318:	4631      	mov	r1, r6
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	b902      	cbnz	r2, 8000322 <__udivmoddi4+0xaa>
 8000320:	deff      	udf	#255	; 0xff
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	2a00      	cmp	r2, #0
 8000328:	d150      	bne.n	80003cc <__udivmoddi4+0x154>
 800032a:	1bcb      	subs	r3, r1, r7
 800032c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000330:	fa1f f887 	uxth.w	r8, r7
 8000334:	2601      	movs	r6, #1
 8000336:	fbb3 fcfe 	udiv	ip, r3, lr
 800033a:	0c21      	lsrs	r1, r4, #16
 800033c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000340:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000344:	fb08 f30c 	mul.w	r3, r8, ip
 8000348:	428b      	cmp	r3, r1
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0xe4>
 800034c:	1879      	adds	r1, r7, r1
 800034e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0xe2>
 8000354:	428b      	cmp	r3, r1
 8000356:	f200 80e9 	bhi.w	800052c <__udivmoddi4+0x2b4>
 800035a:	4684      	mov	ip, r0
 800035c:	1ac9      	subs	r1, r1, r3
 800035e:	b2a3      	uxth	r3, r4
 8000360:	fbb1 f0fe 	udiv	r0, r1, lr
 8000364:	fb0e 1110 	mls	r1, lr, r0, r1
 8000368:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800036c:	fb08 f800 	mul.w	r8, r8, r0
 8000370:	45a0      	cmp	r8, r4
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x10c>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f100 33ff 	add.w	r3, r0, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x10a>
 800037c:	45a0      	cmp	r8, r4
 800037e:	f200 80d9 	bhi.w	8000534 <__udivmoddi4+0x2bc>
 8000382:	4618      	mov	r0, r3
 8000384:	eba4 0408 	sub.w	r4, r4, r8
 8000388:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800038c:	e7bf      	b.n	800030e <__udivmoddi4+0x96>
 800038e:	428b      	cmp	r3, r1
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x12e>
 8000392:	2d00      	cmp	r5, #0
 8000394:	f000 80b1 	beq.w	80004fa <__udivmoddi4+0x282>
 8000398:	2600      	movs	r6, #0
 800039a:	e9c5 0100 	strd	r0, r1, [r5]
 800039e:	4630      	mov	r0, r6
 80003a0:	4631      	mov	r1, r6
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	fab3 f683 	clz	r6, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d14a      	bne.n	8000444 <__udivmoddi4+0x1cc>
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0x140>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 80b8 	bhi.w	8000528 <__udivmoddi4+0x2b0>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb61 0103 	sbc.w	r1, r1, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	468c      	mov	ip, r1
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0a8      	beq.n	8000318 <__udivmoddi4+0xa0>
 80003c6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ca:	e7a5      	b.n	8000318 <__udivmoddi4+0xa0>
 80003cc:	f1c2 0320 	rsb	r3, r2, #32
 80003d0:	fa20 f603 	lsr.w	r6, r0, r3
 80003d4:	4097      	lsls	r7, r2
 80003d6:	fa01 f002 	lsl.w	r0, r1, r2
 80003da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003de:	40d9      	lsrs	r1, r3
 80003e0:	4330      	orrs	r0, r6
 80003e2:	0c03      	lsrs	r3, r0, #16
 80003e4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e8:	fa1f f887 	uxth.w	r8, r7
 80003ec:	fb0e 1116 	mls	r1, lr, r6, r1
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f108 	mul.w	r1, r6, r8
 80003f8:	4299      	cmp	r1, r3
 80003fa:	fa04 f402 	lsl.w	r4, r4, r2
 80003fe:	d909      	bls.n	8000414 <__udivmoddi4+0x19c>
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	f106 3cff 	add.w	ip, r6, #4294967295
 8000406:	f080 808d 	bcs.w	8000524 <__udivmoddi4+0x2ac>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 808a 	bls.w	8000524 <__udivmoddi4+0x2ac>
 8000410:	3e02      	subs	r6, #2
 8000412:	443b      	add	r3, r7
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b281      	uxth	r1, r0
 8000418:	fbb3 f0fe 	udiv	r0, r3, lr
 800041c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000420:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000424:	fb00 f308 	mul.w	r3, r0, r8
 8000428:	428b      	cmp	r3, r1
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x1c4>
 800042c:	1879      	adds	r1, r7, r1
 800042e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000432:	d273      	bcs.n	800051c <__udivmoddi4+0x2a4>
 8000434:	428b      	cmp	r3, r1
 8000436:	d971      	bls.n	800051c <__udivmoddi4+0x2a4>
 8000438:	3802      	subs	r0, #2
 800043a:	4439      	add	r1, r7
 800043c:	1acb      	subs	r3, r1, r3
 800043e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000442:	e778      	b.n	8000336 <__udivmoddi4+0xbe>
 8000444:	f1c6 0c20 	rsb	ip, r6, #32
 8000448:	fa03 f406 	lsl.w	r4, r3, r6
 800044c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000450:	431c      	orrs	r4, r3
 8000452:	fa20 f70c 	lsr.w	r7, r0, ip
 8000456:	fa01 f306 	lsl.w	r3, r1, r6
 800045a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800045e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000462:	431f      	orrs	r7, r3
 8000464:	0c3b      	lsrs	r3, r7, #16
 8000466:	fbb1 f9fe 	udiv	r9, r1, lr
 800046a:	fa1f f884 	uxth.w	r8, r4
 800046e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000472:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000476:	fb09 fa08 	mul.w	sl, r9, r8
 800047a:	458a      	cmp	sl, r1
 800047c:	fa02 f206 	lsl.w	r2, r2, r6
 8000480:	fa00 f306 	lsl.w	r3, r0, r6
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x220>
 8000486:	1861      	adds	r1, r4, r1
 8000488:	f109 30ff 	add.w	r0, r9, #4294967295
 800048c:	d248      	bcs.n	8000520 <__udivmoddi4+0x2a8>
 800048e:	458a      	cmp	sl, r1
 8000490:	d946      	bls.n	8000520 <__udivmoddi4+0x2a8>
 8000492:	f1a9 0902 	sub.w	r9, r9, #2
 8000496:	4421      	add	r1, r4
 8000498:	eba1 010a 	sub.w	r1, r1, sl
 800049c:	b2bf      	uxth	r7, r7
 800049e:	fbb1 f0fe 	udiv	r0, r1, lr
 80004a2:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004aa:	fb00 f808 	mul.w	r8, r0, r8
 80004ae:	45b8      	cmp	r8, r7
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x24a>
 80004b2:	19e7      	adds	r7, r4, r7
 80004b4:	f100 31ff 	add.w	r1, r0, #4294967295
 80004b8:	d22e      	bcs.n	8000518 <__udivmoddi4+0x2a0>
 80004ba:	45b8      	cmp	r8, r7
 80004bc:	d92c      	bls.n	8000518 <__udivmoddi4+0x2a0>
 80004be:	3802      	subs	r0, #2
 80004c0:	4427      	add	r7, r4
 80004c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c6:	eba7 0708 	sub.w	r7, r7, r8
 80004ca:	fba0 8902 	umull	r8, r9, r0, r2
 80004ce:	454f      	cmp	r7, r9
 80004d0:	46c6      	mov	lr, r8
 80004d2:	4649      	mov	r1, r9
 80004d4:	d31a      	bcc.n	800050c <__udivmoddi4+0x294>
 80004d6:	d017      	beq.n	8000508 <__udivmoddi4+0x290>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x27a>
 80004da:	ebb3 020e 	subs.w	r2, r3, lr
 80004de:	eb67 0701 	sbc.w	r7, r7, r1
 80004e2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004e6:	40f2      	lsrs	r2, r6
 80004e8:	ea4c 0202 	orr.w	r2, ip, r2
 80004ec:	40f7      	lsrs	r7, r6
 80004ee:	e9c5 2700 	strd	r2, r7, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	462e      	mov	r6, r5
 80004fc:	4628      	mov	r0, r5
 80004fe:	e70b      	b.n	8000318 <__udivmoddi4+0xa0>
 8000500:	4606      	mov	r6, r0
 8000502:	e6e9      	b.n	80002d8 <__udivmoddi4+0x60>
 8000504:	4618      	mov	r0, r3
 8000506:	e6fd      	b.n	8000304 <__udivmoddi4+0x8c>
 8000508:	4543      	cmp	r3, r8
 800050a:	d2e5      	bcs.n	80004d8 <__udivmoddi4+0x260>
 800050c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000510:	eb69 0104 	sbc.w	r1, r9, r4
 8000514:	3801      	subs	r0, #1
 8000516:	e7df      	b.n	80004d8 <__udivmoddi4+0x260>
 8000518:	4608      	mov	r0, r1
 800051a:	e7d2      	b.n	80004c2 <__udivmoddi4+0x24a>
 800051c:	4660      	mov	r0, ip
 800051e:	e78d      	b.n	800043c <__udivmoddi4+0x1c4>
 8000520:	4681      	mov	r9, r0
 8000522:	e7b9      	b.n	8000498 <__udivmoddi4+0x220>
 8000524:	4666      	mov	r6, ip
 8000526:	e775      	b.n	8000414 <__udivmoddi4+0x19c>
 8000528:	4630      	mov	r0, r6
 800052a:	e74a      	b.n	80003c2 <__udivmoddi4+0x14a>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	4439      	add	r1, r7
 8000532:	e713      	b.n	800035c <__udivmoddi4+0xe4>
 8000534:	3802      	subs	r0, #2
 8000536:	443c      	add	r4, r7
 8000538:	e724      	b.n	8000384 <__udivmoddi4+0x10c>
 800053a:	bf00      	nop

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	b29a      	uxth	r2, r3
 800054e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000552:	6879      	ldr	r1, [r7, #4]
 8000554:	4803      	ldr	r0, [pc, #12]	; (8000564 <uartTransmit+0x24>)
 8000556:	f007 fc35 	bl	8007dc4 <HAL_UART_Transmit>
}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	200003b0 	.word	0x200003b0

08000568 <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b086      	sub	sp, #24
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	6039      	str	r1, [r7, #0]
	char str[11];

	utoa(number, str, base);
 8000572:	683a      	ldr	r2, [r7, #0]
 8000574:	f107 030c 	add.w	r3, r7, #12
 8000578:	4619      	mov	r1, r3
 800057a:	6878      	ldr	r0, [r7, #4]
 800057c:	f00b fef6 	bl	800c36c <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	4618      	mov	r0, r3
 8000586:	f7ff fe57 	bl	8000238 <strlen>
 800058a:	4603      	mov	r3, r0
 800058c:	b29a      	uxth	r2, r3
 800058e:	f107 010c 	add.w	r1, r7, #12
 8000592:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000596:	4803      	ldr	r0, [pc, #12]	; (80005a4 <uartTransmitNumber+0x3c>)
 8000598:	f007 fc14 	bl	8007dc4 <HAL_UART_Transmit>
}
 800059c:	bf00      	nop
 800059e:	3718      	adds	r7, #24
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	200003b0 	.word	0x200003b0

080005a8 <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 80005ae:	2113      	movs	r1, #19
 80005b0:	483b      	ldr	r0, [pc, #236]	; (80006a0 <collectHardwareInfo+0xf8>)
 80005b2:	f7ff ffc5 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 80005b6:	f001 ffbd 	bl	8002534 <HAL_GetDEVID>
 80005ba:	4603      	mov	r3, r0
 80005bc:	210a      	movs	r1, #10
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ffd2 	bl	8000568 <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 80005c4:	2115      	movs	r1, #21
 80005c6:	4837      	ldr	r0, [pc, #220]	; (80006a4 <collectHardwareInfo+0xfc>)
 80005c8:	f7ff ffba 	bl	8000540 <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 80005cc:	f001 ffa6 	bl	800251c <HAL_GetREVID>
 80005d0:	4603      	mov	r3, r0
 80005d2:	f242 0201 	movw	r2, #8193	; 0x2001
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d016      	beq.n	8000608 <collectHardwareInfo+0x60>
 80005da:	f242 0201 	movw	r2, #8193	; 0x2001
 80005de:	4293      	cmp	r3, r2
 80005e0:	d817      	bhi.n	8000612 <collectHardwareInfo+0x6a>
 80005e2:	f241 0201 	movw	r2, #4097	; 0x1001
 80005e6:	4293      	cmp	r3, r2
 80005e8:	d004      	beq.n	80005f4 <collectHardwareInfo+0x4c>
 80005ea:	f241 0203 	movw	r2, #4099	; 0x1003
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d005      	beq.n	80005fe <collectHardwareInfo+0x56>
 80005f2:	e00e      	b.n	8000612 <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 80005f4:	2101      	movs	r1, #1
 80005f6:	482c      	ldr	r0, [pc, #176]	; (80006a8 <collectHardwareInfo+0x100>)
 80005f8:	f7ff ffa2 	bl	8000540 <uartTransmit>
			break;
 80005fc:	e011      	b.n	8000622 <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 80005fe:	2101      	movs	r1, #1
 8000600:	482a      	ldr	r0, [pc, #168]	; (80006ac <collectHardwareInfo+0x104>)
 8000602:	f7ff ff9d 	bl	8000540 <uartTransmit>
			break;
 8000606:	e00c      	b.n	8000622 <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 8000608:	2101      	movs	r1, #1
 800060a:	4829      	ldr	r0, [pc, #164]	; (80006b0 <collectHardwareInfo+0x108>)
 800060c:	f7ff ff98 	bl	8000540 <uartTransmit>
			break;
 8000610:	e007      	b.n	8000622 <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 8000612:	f001 ff83 	bl	800251c <HAL_GetREVID>
 8000616:	4603      	mov	r3, r0
 8000618:	210a      	movs	r1, #10
 800061a:	4618      	mov	r0, r3
 800061c:	f7ff ffa4 	bl	8000568 <uartTransmitNumber>
			break;
 8000620:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 8000622:	2113      	movs	r1, #19
 8000624:	4823      	ldr	r0, [pc, #140]	; (80006b4 <collectHardwareInfo+0x10c>)
 8000626:	f7ff ff8b 	bl	8000540 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 800062a:	f003 fff7 	bl	800461c <HAL_RCC_GetSysClockFreq>
 800062e:	6078      	str	r0, [r7, #4]
		frequency = frequency/1000000;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	4a21      	ldr	r2, [pc, #132]	; (80006b8 <collectHardwareInfo+0x110>)
 8000634:	fba2 2303 	umull	r2, r3, r2, r3
 8000638:	0c9b      	lsrs	r3, r3, #18
 800063a:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 800063c:	210a      	movs	r1, #10
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f7ff ff92 	bl	8000568 <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 8000644:	2104      	movs	r1, #4
 8000646:	481d      	ldr	r0, [pc, #116]	; (80006bc <collectHardwareInfo+0x114>)
 8000648:	f7ff ff7a 	bl	8000540 <uartTransmit>


	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 800064c:	210f      	movs	r1, #15
 800064e:	481c      	ldr	r0, [pc, #112]	; (80006c0 <collectHardwareInfo+0x118>)
 8000650:	f7ff ff76 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 8000654:	f001 ff7c 	bl	8002550 <HAL_GetUIDw0>
 8000658:	4603      	mov	r3, r0
 800065a:	2110      	movs	r1, #16
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ff83 	bl	8000568 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000662:	2101      	movs	r1, #1
 8000664:	4817      	ldr	r0, [pc, #92]	; (80006c4 <collectHardwareInfo+0x11c>)
 8000666:	f7ff ff6b 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 800066a:	f001 ff7d 	bl	8002568 <HAL_GetUIDw1>
 800066e:	4603      	mov	r3, r0
 8000670:	2110      	movs	r1, #16
 8000672:	4618      	mov	r0, r3
 8000674:	f7ff ff78 	bl	8000568 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000678:	2101      	movs	r1, #1
 800067a:	4812      	ldr	r0, [pc, #72]	; (80006c4 <collectHardwareInfo+0x11c>)
 800067c:	f7ff ff60 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 8000680:	f001 ff7e 	bl	8002580 <HAL_GetUIDw2>
 8000684:	4603      	mov	r3, r0
 8000686:	2110      	movs	r1, #16
 8000688:	4618      	mov	r0, r3
 800068a:	f7ff ff6d 	bl	8000568 <uartTransmitNumber>

	uartTransmit("\n", 1);
 800068e:	2101      	movs	r1, #1
 8000690:	480d      	ldr	r0, [pc, #52]	; (80006c8 <collectHardwareInfo+0x120>)
 8000692:	f7ff ff55 	bl	8000540 <uartTransmit>
}
 8000696:	bf00      	nop
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	0800c388 	.word	0x0800c388
 80006a4:	0800c39c 	.word	0x0800c39c
 80006a8:	0800c3b4 	.word	0x0800c3b4
 80006ac:	0800c3b8 	.word	0x0800c3b8
 80006b0:	0800c3bc 	.word	0x0800c3bc
 80006b4:	0800c3c0 	.word	0x0800c3c0
 80006b8:	431bde83 	.word	0x431bde83
 80006bc:	0800c3d4 	.word	0x0800c3d4
 80006c0:	0800c3dc 	.word	0x0800c3dc
 80006c4:	0800c3ec 	.word	0x0800c3ec
 80006c8:	0800c3f0 	.word	0x0800c3f0

080006cc <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 80006d0:	2112      	movs	r1, #18
 80006d2:	4824      	ldr	r0, [pc, #144]	; (8000764 <collectMiddlewareInfo+0x98>)
 80006d4:	f7ff ff34 	bl	8000540 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 80006d8:	210a      	movs	r1, #10
 80006da:	2005      	movs	r0, #5
 80006dc:	f7ff ff44 	bl	8000568 <uartTransmitNumber>
	uartTransmit(".", 1);
 80006e0:	2101      	movs	r1, #1
 80006e2:	4821      	ldr	r0, [pc, #132]	; (8000768 <collectMiddlewareInfo+0x9c>)
 80006e4:	f7ff ff2c 	bl	8000540 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 80006e8:	210a      	movs	r1, #10
 80006ea:	2001      	movs	r0, #1
 80006ec:	f7ff ff3c 	bl	8000568 <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 80006f0:	2110      	movs	r1, #16
 80006f2:	481e      	ldr	r0, [pc, #120]	; (800076c <collectMiddlewareInfo+0xa0>)
 80006f4:	f7ff ff24 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 80006f8:	f001 ff06 	bl	8002508 <HAL_GetHalVersion>
 80006fc:	4603      	mov	r3, r0
 80006fe:	0e1b      	lsrs	r3, r3, #24
 8000700:	b2db      	uxtb	r3, r3
 8000702:	210a      	movs	r1, #10
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ff2f 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 800070a:	2101      	movs	r1, #1
 800070c:	4816      	ldr	r0, [pc, #88]	; (8000768 <collectMiddlewareInfo+0x9c>)
 800070e:	f7ff ff17 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 8000712:	f001 fef9 	bl	8002508 <HAL_GetHalVersion>
 8000716:	4603      	mov	r3, r0
 8000718:	0c1b      	lsrs	r3, r3, #16
 800071a:	b2db      	uxtb	r3, r3
 800071c:	210a      	movs	r1, #10
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff22 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000724:	2101      	movs	r1, #1
 8000726:	4810      	ldr	r0, [pc, #64]	; (8000768 <collectMiddlewareInfo+0x9c>)
 8000728:	f7ff ff0a 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 800072c:	f001 feec 	bl	8002508 <HAL_GetHalVersion>
 8000730:	4603      	mov	r3, r0
 8000732:	0a1b      	lsrs	r3, r3, #8
 8000734:	b2db      	uxtb	r3, r3
 8000736:	210a      	movs	r1, #10
 8000738:	4618      	mov	r0, r3
 800073a:	f7ff ff15 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 800073e:	2101      	movs	r1, #1
 8000740:	4809      	ldr	r0, [pc, #36]	; (8000768 <collectMiddlewareInfo+0x9c>)
 8000742:	f7ff fefd 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 8000746:	f001 fedf 	bl	8002508 <HAL_GetHalVersion>
 800074a:	4603      	mov	r3, r0
 800074c:	b2db      	uxtb	r3, r3
 800074e:	210a      	movs	r1, #10
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff09 	bl	8000568 <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 8000756:	2101      	movs	r1, #1
 8000758:	4805      	ldr	r0, [pc, #20]	; (8000770 <collectMiddlewareInfo+0xa4>)
 800075a:	f7ff fef1 	bl	8000540 <uartTransmit>
}
 800075e:	bf00      	nop
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	0800c3f4 	.word	0x0800c3f4
 8000768:	0800c408 	.word	0x0800c408
 800076c:	0800c40c 	.word	0x0800c40c
 8000770:	0800c3f0 	.word	0x0800c3f0

08000774 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 8000778:	210f      	movs	r1, #15
 800077a:	4826      	ldr	r0, [pc, #152]	; (8000814 <collectSoftwareInfo+0xa0>)
 800077c:	f7ff fee0 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 8000780:	2108      	movs	r1, #8
 8000782:	4825      	ldr	r0, [pc, #148]	; (8000818 <collectSoftwareInfo+0xa4>)
 8000784:	f7ff fedc 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 8000788:	210f      	movs	r1, #15
 800078a:	4824      	ldr	r0, [pc, #144]	; (800081c <collectSoftwareInfo+0xa8>)
 800078c:	f7ff fed8 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 8000790:	2109      	movs	r1, #9
 8000792:	4823      	ldr	r0, [pc, #140]	; (8000820 <collectSoftwareInfo+0xac>)
 8000794:	f7ff fed4 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 8000798:	210d      	movs	r1, #13
 800079a:	4822      	ldr	r0, [pc, #136]	; (8000824 <collectSoftwareInfo+0xb0>)
 800079c:	f7ff fed0 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 80007a0:	2129      	movs	r1, #41	; 0x29
 80007a2:	4821      	ldr	r0, [pc, #132]	; (8000828 <collectSoftwareInfo+0xb4>)
 80007a4:	f7ff fecc 	bl	8000540 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80007a8:	2101      	movs	r1, #1
 80007aa:	4820      	ldr	r0, [pc, #128]	; (800082c <collectSoftwareInfo+0xb8>)
 80007ac:	f7ff fec8 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 80007b0:	2115      	movs	r1, #21
 80007b2:	481f      	ldr	r0, [pc, #124]	; (8000830 <collectSoftwareInfo+0xbc>)
 80007b4:	f7ff fec4 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 80007b8:	2105      	movs	r1, #5
 80007ba:	481e      	ldr	r0, [pc, #120]	; (8000834 <collectSoftwareInfo+0xc0>)
 80007bc:	f7ff fec0 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 80007c0:	2114      	movs	r1, #20
 80007c2:	481d      	ldr	r0, [pc, #116]	; (8000838 <collectSoftwareInfo+0xc4>)
 80007c4:	f7ff febc 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 80007c8:	2108      	movs	r1, #8
 80007ca:	481c      	ldr	r0, [pc, #112]	; (800083c <collectSoftwareInfo+0xc8>)
 80007cc:	f7ff feb8 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 80007d0:	2115      	movs	r1, #21
 80007d2:	481b      	ldr	r0, [pc, #108]	; (8000840 <collectSoftwareInfo+0xcc>)
 80007d4:	f7ff feb4 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 80007d8:	2111      	movs	r1, #17
 80007da:	481a      	ldr	r0, [pc, #104]	; (8000844 <collectSoftwareInfo+0xd0>)
 80007dc:	f7ff feb0 	bl	8000540 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80007e0:	2101      	movs	r1, #1
 80007e2:	4812      	ldr	r0, [pc, #72]	; (800082c <collectSoftwareInfo+0xb8>)
 80007e4:	f7ff feac 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 80007e8:	210f      	movs	r1, #15
 80007ea:	4817      	ldr	r0, [pc, #92]	; (8000848 <collectSoftwareInfo+0xd4>)
 80007ec:	f7ff fea8 	bl	8000540 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 80007f0:	210b      	movs	r1, #11
 80007f2:	4816      	ldr	r0, [pc, #88]	; (800084c <collectSoftwareInfo+0xd8>)
 80007f4:	f7ff fea4 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 80007f8:	210f      	movs	r1, #15
 80007fa:	4815      	ldr	r0, [pc, #84]	; (8000850 <collectSoftwareInfo+0xdc>)
 80007fc:	f7ff fea0 	bl	8000540 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 8000800:	2109      	movs	r1, #9
 8000802:	4814      	ldr	r0, [pc, #80]	; (8000854 <collectSoftwareInfo+0xe0>)
 8000804:	f7ff fe9c 	bl	8000540 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000808:	2101      	movs	r1, #1
 800080a:	4808      	ldr	r0, [pc, #32]	; (800082c <collectSoftwareInfo+0xb8>)
 800080c:	f7ff fe98 	bl	8000540 <uartTransmit>
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	0800c41c 	.word	0x0800c41c
 8000818:	0800c42c 	.word	0x0800c42c
 800081c:	0800c434 	.word	0x0800c434
 8000820:	0800c444 	.word	0x0800c444
 8000824:	0800c450 	.word	0x0800c450
 8000828:	0800c460 	.word	0x0800c460
 800082c:	0800c3f0 	.word	0x0800c3f0
 8000830:	0800c48c 	.word	0x0800c48c
 8000834:	0800c4a4 	.word	0x0800c4a4
 8000838:	0800c4ac 	.word	0x0800c4ac
 800083c:	0800c4c0 	.word	0x0800c4c0
 8000840:	0800c4c8 	.word	0x0800c4c8
 8000844:	0800c4e0 	.word	0x0800c4e0
 8000848:	0800c4f4 	.word	0x0800c4f4
 800084c:	0800c504 	.word	0x0800c504
 8000850:	0800c510 	.word	0x0800c510
 8000854:	0800c520 	.word	0x0800c520

08000858 <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 800085c:	2114      	movs	r1, #20
 800085e:	4814      	ldr	r0, [pc, #80]	; (80008b0 <collectGitcounts+0x58>)
 8000860:	f7ff fe6e 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 8000864:	2103      	movs	r1, #3
 8000866:	4813      	ldr	r0, [pc, #76]	; (80008b4 <collectGitcounts+0x5c>)
 8000868:	f7ff fe6a 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 800086c:	2116      	movs	r1, #22
 800086e:	4812      	ldr	r0, [pc, #72]	; (80008b8 <collectGitcounts+0x60>)
 8000870:	f7ff fe66 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 8000874:	2103      	movs	r1, #3
 8000876:	4811      	ldr	r0, [pc, #68]	; (80008bc <collectGitcounts+0x64>)
 8000878:	f7ff fe62 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 800087c:	211c      	movs	r1, #28
 800087e:	4810      	ldr	r0, [pc, #64]	; (80008c0 <collectGitcounts+0x68>)
 8000880:	f7ff fe5e 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 8000884:	2103      	movs	r1, #3
 8000886:	480f      	ldr	r0, [pc, #60]	; (80008c4 <collectGitcounts+0x6c>)
 8000888:	f7ff fe5a 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 800088c:	2115      	movs	r1, #21
 800088e:	480e      	ldr	r0, [pc, #56]	; (80008c8 <collectGitcounts+0x70>)
 8000890:	f7ff fe56 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 8000894:	2102      	movs	r1, #2
 8000896:	480d      	ldr	r0, [pc, #52]	; (80008cc <collectGitcounts+0x74>)
 8000898:	f7ff fe52 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 800089c:	2114      	movs	r1, #20
 800089e:	480c      	ldr	r0, [pc, #48]	; (80008d0 <collectGitcounts+0x78>)
 80008a0:	f7ff fe4e 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 80008a4:	2102      	movs	r1, #2
 80008a6:	480b      	ldr	r0, [pc, #44]	; (80008d4 <collectGitcounts+0x7c>)
 80008a8:	f7ff fe4a 	bl	8000540 <uartTransmit>
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	0800c52c 	.word	0x0800c52c
 80008b4:	0800c540 	.word	0x0800c540
 80008b8:	0800c544 	.word	0x0800c544
 80008bc:	0800c55c 	.word	0x0800c55c
 80008c0:	0800c560 	.word	0x0800c560
 80008c4:	0800c57c 	.word	0x0800c57c
 80008c8:	0800c48c 	.word	0x0800c48c
 80008cc:	0800c580 	.word	0x0800c580
 80008d0:	0800c4ac 	.word	0x0800c4ac
 80008d4:	0800c584 	.word	0x0800c584

080008d8 <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 80008dc:	2111      	movs	r1, #17
 80008de:	480e      	ldr	r0, [pc, #56]	; (8000918 <collectSystemInfo+0x40>)
 80008e0:	f7ff fe2e 	bl	8000540 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 80008e4:	f7ff fe60 	bl	80005a8 <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 80008e8:	2111      	movs	r1, #17
 80008ea:	480c      	ldr	r0, [pc, #48]	; (800091c <collectSystemInfo+0x44>)
 80008ec:	f7ff fe28 	bl	8000540 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 80008f0:	f7ff ff40 	bl	8000774 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 80008f4:	2113      	movs	r1, #19
 80008f6:	480a      	ldr	r0, [pc, #40]	; (8000920 <collectSystemInfo+0x48>)
 80008f8:	f7ff fe22 	bl	8000540 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 80008fc:	f7ff fee6 	bl	80006cc <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 8000900:	2113      	movs	r1, #19
 8000902:	4808      	ldr	r0, [pc, #32]	; (8000924 <collectSystemInfo+0x4c>)
 8000904:	f7ff fe1c 	bl	8000540 <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 8000908:	f7ff ffa6 	bl	8000858 <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 800090c:	2103      	movs	r1, #3
 800090e:	4806      	ldr	r0, [pc, #24]	; (8000928 <collectSystemInfo+0x50>)
 8000910:	f7ff fe16 	bl	8000540 <uartTransmit>
}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	0800c588 	.word	0x0800c588
 800091c:	0800c59c 	.word	0x0800c59c
 8000920:	0800c5b0 	.word	0x0800c5b0
 8000924:	0800c5c4 	.word	0x0800c5c4
 8000928:	0800c5d8 	.word	0x0800c5d8

0800092c <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 8000932:	2300      	movs	r3, #0
 8000934:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 8000936:	4b25      	ldr	r3, [pc, #148]	; (80009cc <readResetSource+0xa0>)
 8000938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800093a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800093e:	2b00      	cmp	r3, #0
 8000940:	d002      	beq.n	8000948 <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 8000942:	79fb      	ldrb	r3, [r7, #7]
 8000944:	3301      	adds	r3, #1
 8000946:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 8000948:	4b20      	ldr	r3, [pc, #128]	; (80009cc <readResetSource+0xa0>)
 800094a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800094c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000950:	2b00      	cmp	r3, #0
 8000952:	d002      	beq.n	800095a <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 8000954:	79fb      	ldrb	r3, [r7, #7]
 8000956:	3302      	adds	r3, #2
 8000958:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 800095a:	4b1c      	ldr	r3, [pc, #112]	; (80009cc <readResetSource+0xa0>)
 800095c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800095e:	2b00      	cmp	r3, #0
 8000960:	da02      	bge.n	8000968 <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 8000962:	79fb      	ldrb	r3, [r7, #7]
 8000964:	3304      	adds	r3, #4
 8000966:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <readResetSource+0xa0>)
 800096a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800096c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000970:	2b00      	cmp	r3, #0
 8000972:	d002      	beq.n	800097a <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	3308      	adds	r3, #8
 8000978:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 800097a:	4b14      	ldr	r3, [pc, #80]	; (80009cc <readResetSource+0xa0>)
 800097c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800097e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <readResetSource+0x60>
	{
		reset_flags += PORST1;
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	3310      	adds	r3, #16
 800098a:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 800098c:	4b0f      	ldr	r3, [pc, #60]	; (80009cc <readResetSource+0xa0>)
 800098e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000994:	2b00      	cmp	r3, #0
 8000996:	d002      	beq.n	800099e <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	3320      	adds	r3, #32
 800099c:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 800099e:	4b0b      	ldr	r3, [pc, #44]	; (80009cc <readResetSource+0xa0>)
 80009a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d002      	beq.n	80009b0 <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	3340      	adds	r3, #64	; 0x40
 80009ae:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <readResetSource+0xa0>)
 80009b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80009b4:	4a05      	ldr	r2, [pc, #20]	; (80009cc <readResetSource+0xa0>)
 80009b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80009ba:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 80009bc:	79fb      	ldrb	r3, [r7, #7]
}
 80009be:	4618      	mov	r0, r3
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	40023800 	.word	0x40023800

080009d0 <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	71fb      	strb	r3, [r7, #7]
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 80009da:	2106      	movs	r1, #6
 80009dc:	482a      	ldr	r0, [pc, #168]	; (8000a88 <printResetSource+0xb8>)
 80009de:	f7ff fdaf 	bl	8000540 <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d104      	bne.n	80009f2 <printResetSource+0x22>
	{
		uartTransmit("Regular Start\r\n", 15);
 80009e8:	210f      	movs	r1, #15
 80009ea:	4828      	ldr	r0, [pc, #160]	; (8000a8c <printResetSource+0xbc>)
 80009ec:	f7ff fda8 	bl	8000540 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 80009f0:	e046      	b.n	8000a80 <printResetSource+0xb0>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d003      	beq.n	8000a04 <printResetSource+0x34>
			uartTransmit("Interner Watchdog Reset\n", 24);
 80009fc:	2118      	movs	r1, #24
 80009fe:	4824      	ldr	r0, [pc, #144]	; (8000a90 <printResetSource+0xc0>)
 8000a00:	f7ff fd9e 	bl	8000540 <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d003      	beq.n	8000a16 <printResetSource+0x46>
			uartTransmit("Window Watchdog Reset\n", 22);
 8000a0e:	2116      	movs	r1, #22
 8000a10:	4820      	ldr	r0, [pc, #128]	; (8000a94 <printResetSource+0xc4>)
 8000a12:	f7ff fd95 	bl	8000540 <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	f003 0304 	and.w	r3, r3, #4
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d003      	beq.n	8000a28 <printResetSource+0x58>
			uartTransmit("CPU Reset\n", 10);
 8000a20:	210a      	movs	r1, #10
 8000a22:	481d      	ldr	r0, [pc, #116]	; (8000a98 <printResetSource+0xc8>)
 8000a24:	f7ff fd8c 	bl	8000540 <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	f003 0308 	and.w	r3, r3, #8
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d003      	beq.n	8000a3a <printResetSource+0x6a>
			uartTransmit("Brown Out Reset\n", 16);
 8000a32:	2110      	movs	r1, #16
 8000a34:	4819      	ldr	r0, [pc, #100]	; (8000a9c <printResetSource+0xcc>)
 8000a36:	f7ff fd83 	bl	8000540 <uartTransmit>
		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	f003 0310 	and.w	r3, r3, #16
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d003      	beq.n	8000a4c <printResetSource+0x7c>
			uartTransmit("Power On Reset\n", 15);
 8000a44:	210f      	movs	r1, #15
 8000a46:	4816      	ldr	r0, [pc, #88]	; (8000aa0 <printResetSource+0xd0>)
 8000a48:	f7ff fd7a 	bl	8000540 <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	f003 0320 	and.w	r3, r3, #32
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d003      	beq.n	8000a5e <printResetSource+0x8e>
			uartTransmit("Software Reset\n", 15);
 8000a56:	210f      	movs	r1, #15
 8000a58:	4812      	ldr	r0, [pc, #72]	; (8000aa4 <printResetSource+0xd4>)
 8000a5a:	f7ff fd71 	bl	8000540 <uartTransmit>
		if (reset_flags & PINRST1)											//NRST pin
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d003      	beq.n	8000a70 <printResetSource+0xa0>
			uartTransmit("PIN Reset\n", 10);
 8000a68:	210a      	movs	r1, #10
 8000a6a:	480f      	ldr	r0, [pc, #60]	; (8000aa8 <printResetSource+0xd8>)
 8000a6c:	f7ff fd68 	bl	8000540 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
 8000a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	da03      	bge.n	8000a80 <printResetSource+0xb0>
			uartTransmit("RMVF\n", 5);
 8000a78:	2105      	movs	r1, #5
 8000a7a:	480c      	ldr	r0, [pc, #48]	; (8000aac <printResetSource+0xdc>)
 8000a7c:	f7ff fd60 	bl	8000540 <uartTransmit>
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	0800c5dc 	.word	0x0800c5dc
 8000a8c:	0800c5e4 	.word	0x0800c5e4
 8000a90:	0800c5f4 	.word	0x0800c5f4
 8000a94:	0800c610 	.word	0x0800c610
 8000a98:	0800c628 	.word	0x0800c628
 8000a9c:	0800c634 	.word	0x0800c634
 8000aa0:	0800c648 	.word	0x0800c648
 8000aa4:	0800c658 	.word	0x0800c658
 8000aa8:	0800c668 	.word	0x0800c668
 8000aac:	0800c674 	.word	0x0800c674

08000ab0 <hal_error>:
//----------------------------------------------------------------------

// Hal Error auswerten und ausgeben
//----------------------------------------------------------------------
void hal_error(uint8_t status)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
#ifdef DEBUG
	if (status == HAL_OK) {													// HAL OK
 8000aba:	79fb      	ldrb	r3, [r7, #7]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d104      	bne.n	8000aca <hal_error+0x1a>
		uartTransmit("HAL OK\n", 7);
 8000ac0:	2107      	movs	r1, #7
 8000ac2:	480f      	ldr	r0, [pc, #60]	; (8000b00 <hal_error+0x50>)
 8000ac4:	f7ff fd3c 	bl	8000540 <uartTransmit>
	}
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
		uartTransmit("HAL TIMEOUT\n", 12);
	}
#endif
}
 8000ac8:	e016      	b.n	8000af8 <hal_error+0x48>
	else if (status == HAL_ERROR) {											// HAL Error
 8000aca:	79fb      	ldrb	r3, [r7, #7]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d104      	bne.n	8000ada <hal_error+0x2a>
		uartTransmit("HAL ERROR\n", 10);
 8000ad0:	210a      	movs	r1, #10
 8000ad2:	480c      	ldr	r0, [pc, #48]	; (8000b04 <hal_error+0x54>)
 8000ad4:	f7ff fd34 	bl	8000540 <uartTransmit>
}
 8000ad8:	e00e      	b.n	8000af8 <hal_error+0x48>
	else if (status == HAL_BUSY) {											// HAL Beschaeftigt
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d104      	bne.n	8000aea <hal_error+0x3a>
		uartTransmit("HAL BUSY\n", 9);
 8000ae0:	2109      	movs	r1, #9
 8000ae2:	4809      	ldr	r0, [pc, #36]	; (8000b08 <hal_error+0x58>)
 8000ae4:	f7ff fd2c 	bl	8000540 <uartTransmit>
}
 8000ae8:	e006      	b.n	8000af8 <hal_error+0x48>
	else if (status == HAL_TIMEOUT) {										// HAL Timeout
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	2b03      	cmp	r3, #3
 8000aee:	d103      	bne.n	8000af8 <hal_error+0x48>
		uartTransmit("HAL TIMEOUT\n", 12);
 8000af0:	210c      	movs	r1, #12
 8000af2:	4806      	ldr	r0, [pc, #24]	; (8000b0c <hal_error+0x5c>)
 8000af4:	f7ff fd24 	bl	8000540 <uartTransmit>
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	0800c67c 	.word	0x0800c67c
 8000b04:	0800c684 	.word	0x0800c684
 8000b08:	0800c690 	.word	0x0800c690
 8000b0c:	0800c69c 	.word	0x0800c69c

08000b10 <readall_inputs>:
//----------------------------------------------------------------------

// Lese alle Eingaenge
//----------------------------------------------------------------------
void readall_inputs(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	// Systemeingaenge einlesen
	system_in.IMD_PWM = HAL_GPIO_ReadPin(IMD_PWM_GPIO_Port, IMD_PWM_Pin);						// Eingang IMD PWM
 8000b14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b18:	4850      	ldr	r0, [pc, #320]	; (8000c5c <readall_inputs+0x14c>)
 8000b1a:	f003 f963 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	b2d9      	uxtb	r1, r3
 8000b26:	4a4e      	ldr	r2, [pc, #312]	; (8000c60 <readall_inputs+0x150>)
 8000b28:	7813      	ldrb	r3, [r2, #0]
 8000b2a:	f361 03c3 	bfi	r3, r1, #3, #1
 8000b2e:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 8000b30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b34:	484b      	ldr	r0, [pc, #300]	; (8000c64 <readall_inputs+0x154>)
 8000b36:	f003 f955 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	f003 0301 	and.w	r3, r3, #1
 8000b40:	b2d9      	uxtb	r1, r3
 8000b42:	4a47      	ldr	r2, [pc, #284]	; (8000c60 <readall_inputs+0x150>)
 8000b44:	7813      	ldrb	r3, [r2, #0]
 8000b46:	f361 1304 	bfi	r3, r1, #4, #1
 8000b4a:	7013      	strb	r3, [r2, #0]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	4846      	ldr	r0, [pc, #280]	; (8000c68 <readall_inputs+0x158>)
 8000b50:	f003 f948 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b54:	4603      	mov	r3, r0
 8000b56:	f003 0301 	and.w	r3, r3, #1
 8000b5a:	b2d9      	uxtb	r1, r3
 8000b5c:	4a40      	ldr	r2, [pc, #256]	; (8000c60 <readall_inputs+0x150>)
 8000b5e:	7813      	ldrb	r3, [r2, #0]
 8000b60:	f361 1345 	bfi	r3, r1, #5, #1
 8000b64:	7013      	strb	r3, [r2, #0]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 8000b66:	2104      	movs	r1, #4
 8000b68:	483f      	ldr	r0, [pc, #252]	; (8000c68 <readall_inputs+0x158>)
 8000b6a:	f003 f93b 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	f003 0301 	and.w	r3, r3, #1
 8000b74:	b2d9      	uxtb	r1, r3
 8000b76:	4a3a      	ldr	r2, [pc, #232]	; (8000c60 <readall_inputs+0x150>)
 8000b78:	7813      	ldrb	r3, [r2, #0]
 8000b7a:	f361 1386 	bfi	r3, r1, #6, #1
 8000b7e:	7013      	strb	r3, [r2, #0]

	// SDC-Eingaenge einlesen
	sdc_in.IMD_OK_IN = HAL_GPIO_ReadPin(IMD_OK_IN_GPIO_Port, IMD_OK_IN_Pin);					// IMD OK, Akku
 8000b80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b84:	4835      	ldr	r0, [pc, #212]	; (8000c5c <readall_inputs+0x14c>)
 8000b86:	f003 f92d 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	f003 0301 	and.w	r3, r3, #1
 8000b90:	b2d9      	uxtb	r1, r3
 8000b92:	4a36      	ldr	r2, [pc, #216]	; (8000c6c <readall_inputs+0x15c>)
 8000b94:	7813      	ldrb	r3, [r2, #0]
 8000b96:	f361 0300 	bfi	r3, r1, #0, #1
 8000b9a:	7013      	strb	r3, [r2, #0]
	sdc_in.HVIL = HAL_GPIO_ReadPin(SENSE_SDC_HVIL_GPIO_Port, SENSE_SDC_HVIL_Pin);				// Shutdown-Circuit HVIL, OK
 8000b9c:	2108      	movs	r1, #8
 8000b9e:	482f      	ldr	r0, [pc, #188]	; (8000c5c <readall_inputs+0x14c>)
 8000ba0:	f003 f920 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	b2d9      	uxtb	r1, r3
 8000bac:	4a2f      	ldr	r2, [pc, #188]	; (8000c6c <readall_inputs+0x15c>)
 8000bae:	7813      	ldrb	r3, [r2, #0]
 8000bb0:	f361 0341 	bfi	r3, r1, #1, #1
 8000bb4:	7013      	strb	r3, [r2, #0]
	sdc_in.MotorSDC = HAL_GPIO_ReadPin(SENSE_SDC_MOTOR_GPIO_Port, SENSE_SDC_MOTOR_Pin);			// Shutdown-Circuit Akku, OK
 8000bb6:	2120      	movs	r1, #32
 8000bb8:	4828      	ldr	r0, [pc, #160]	; (8000c5c <readall_inputs+0x14c>)
 8000bba:	f003 f913 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	b2d9      	uxtb	r1, r3
 8000bc6:	4a29      	ldr	r2, [pc, #164]	; (8000c6c <readall_inputs+0x15c>)
 8000bc8:	7813      	ldrb	r3, [r2, #0]
 8000bca:	f361 0382 	bfi	r3, r1, #2, #1
 8000bce:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 8000bd0:	2110      	movs	r1, #16
 8000bd2:	4822      	ldr	r0, [pc, #136]	; (8000c5c <readall_inputs+0x14c>)
 8000bd4:	f003 f906 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	b2d9      	uxtb	r1, r3
 8000be0:	4a22      	ldr	r2, [pc, #136]	; (8000c6c <readall_inputs+0x15c>)
 8000be2:	7813      	ldrb	r3, [r2, #0]
 8000be4:	f361 03c3 	bfi	r3, r1, #3, #1
 8000be8:	7013      	strb	r3, [r2, #0]
	sdc_in.PrechargeIn = HAL_GPIO_ReadPin(PRECHARGE_IN_GPIO_Port, PRECHARGE_IN_Pin);			// Eingang Precharge abgeschlossen
 8000bea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bee:	4820      	ldr	r0, [pc, #128]	; (8000c70 <readall_inputs+0x160>)
 8000bf0:	f003 f8f8 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	b2d9      	uxtb	r1, r3
 8000bfc:	4a1b      	ldr	r2, [pc, #108]	; (8000c6c <readall_inputs+0x15c>)
 8000bfe:	7813      	ldrb	r3, [r2, #0]
 8000c00:	f361 1304 	bfi	r3, r1, #4, #1
 8000c04:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.OVC = HAL_GPIO_ReadPin(OVC_SENSE_GPIO_Port, OVC_SENSE_Pin);						// Eingang Overcurrent erkannt
 8000c06:	2104      	movs	r1, #4
 8000c08:	4819      	ldr	r0, [pc, #100]	; (8000c70 <readall_inputs+0x160>)
 8000c0a:	f003 f8eb 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	f003 0301 	and.w	r3, r3, #1
 8000c14:	b2d9      	uxtb	r1, r3
 8000c16:	4a17      	ldr	r2, [pc, #92]	; (8000c74 <readall_inputs+0x164>)
 8000c18:	7813      	ldrb	r3, [r2, #0]
 8000c1a:	f361 0300 	bfi	r3, r1, #0, #1
 8000c1e:	7013      	strb	r3, [r2, #0]
	komfort_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 8000c20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c24:	4810      	ldr	r0, [pc, #64]	; (8000c68 <readall_inputs+0x158>)
 8000c26:	f003 f8dd 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	f003 0301 	and.w	r3, r3, #1
 8000c30:	b2d9      	uxtb	r1, r3
 8000c32:	4a10      	ldr	r2, [pc, #64]	; (8000c74 <readall_inputs+0x164>)
 8000c34:	7813      	ldrb	r3, [r2, #0]
 8000c36:	f361 0341 	bfi	r3, r1, #1, #1
 8000c3a:	7013      	strb	r3, [r2, #0]
	komfort_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 8000c3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c40:	4809      	ldr	r0, [pc, #36]	; (8000c68 <readall_inputs+0x158>)
 8000c42:	f003 f8cf 	bl	8003de4 <HAL_GPIO_ReadPin>
 8000c46:	4603      	mov	r3, r0
 8000c48:	f003 0301 	and.w	r3, r3, #1
 8000c4c:	b2d9      	uxtb	r1, r3
 8000c4e:	4a09      	ldr	r2, [pc, #36]	; (8000c74 <readall_inputs+0x164>)
 8000c50:	7813      	ldrb	r3, [r2, #0]
 8000c52:	f361 0382 	bfi	r3, r1, #2, #1
 8000c56:	7013      	strb	r3, [r2, #0]
}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40021000 	.word	0x40021000
 8000c60:	2000006c 	.word	0x2000006c
 8000c64:	40020c00 	.word	0x40020c00
 8000c68:	40020000 	.word	0x40020000
 8000c6c:	20000074 	.word	0x20000074
 8000c70:	40021400 	.word	0x40021400
 8000c74:	20000070 	.word	0x20000070

08000c78 <testPCB_Leds>:
//----------------------------------------------------------------------

// Teste Platinen LEDs
//----------------------------------------------------------------------
void testPCB_Leds(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
	// Leds Testen
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);								// Blaue LED Platine setzen
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	2180      	movs	r1, #128	; 0x80
 8000c80:	481b      	ldr	r0, [pc, #108]	; (8000cf0 <testPCB_Leds+0x78>)
 8000c82:	f003 f8c7 	bl	8003e14 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000c86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000c8a:	f001 fc19 	bl	80024c0 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);							// Blaue LED Platine zuruecksetzen
 8000c8e:	2200      	movs	r2, #0
 8000c90:	2180      	movs	r1, #128	; 0x80
 8000c92:	4817      	ldr	r0, [pc, #92]	; (8000cf0 <testPCB_Leds+0x78>)
 8000c94:	f003 f8be 	bl	8003e14 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000c98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000c9c:	f001 fc10 	bl	80024c0 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);							// Gruene LED Platine setzen
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	2104      	movs	r1, #4
 8000ca4:	4812      	ldr	r0, [pc, #72]	; (8000cf0 <testPCB_Leds+0x78>)
 8000ca6:	f003 f8b5 	bl	8003e14 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000caa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cae:	f001 fc07 	bl	80024c0 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);							// Gruene LED Platine zuruecksetzen
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2104      	movs	r1, #4
 8000cb6:	480e      	ldr	r0, [pc, #56]	; (8000cf0 <testPCB_Leds+0x78>)
 8000cb8:	f003 f8ac 	bl	8003e14 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000cbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cc0:	f001 fbfe 	bl	80024c0 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);								// Rote LED Platine setzen
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cca:	4809      	ldr	r0, [pc, #36]	; (8000cf0 <testPCB_Leds+0x78>)
 8000ccc:	f003 f8a2 	bl	8003e14 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000cd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cd4:	f001 fbf4 	bl	80024c0 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);								// Rote LED Platine zuruecksetzen
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cde:	4804      	ldr	r0, [pc, #16]	; (8000cf0 <testPCB_Leds+0x78>)
 8000ce0:	f003 f898 	bl	8003e14 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8000ce4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ce8:	f001 fbea 	bl	80024c0 <HAL_Delay>
}
 8000cec:	bf00      	nop
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40020400 	.word	0x40020400

08000cf4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cfa:	463b      	mov	r3, r7
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	605a      	str	r2, [r3, #4]
 8000d02:	609a      	str	r2, [r3, #8]
 8000d04:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d06:	4b44      	ldr	r3, [pc, #272]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d08:	4a44      	ldr	r2, [pc, #272]	; (8000e1c <MX_ADC1_Init+0x128>)
 8000d0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d0c:	4b42      	ldr	r3, [pc, #264]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d0e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d14:	4b40      	ldr	r3, [pc, #256]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d1a:	4b3f      	ldr	r3, [pc, #252]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d20:	4b3d      	ldr	r3, [pc, #244]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d26:	4b3c      	ldr	r3, [pc, #240]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d2e:	4b3a      	ldr	r3, [pc, #232]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d34:	4b38      	ldr	r3, [pc, #224]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d36:	4a3a      	ldr	r2, [pc, #232]	; (8000e20 <MX_ADC1_Init+0x12c>)
 8000d38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d3a:	4b37      	ldr	r3, [pc, #220]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8000d40:	4b35      	ldr	r3, [pc, #212]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d42:	2206      	movs	r2, #6
 8000d44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d46:	4b34      	ldr	r3, [pc, #208]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d4e:	4b32      	ldr	r3, [pc, #200]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d50:	2201      	movs	r2, #1
 8000d52:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d54:	4830      	ldr	r0, [pc, #192]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d56:	f001 fc1f 	bl	8002598 <HAL_ADC_Init>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000d60:	f000 fdfe 	bl	8001960 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000d64:	2307      	movs	r3, #7
 8000d66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d70:	463b      	mov	r3, r7
 8000d72:	4619      	mov	r1, r3
 8000d74:	4828      	ldr	r0, [pc, #160]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d76:	f001 fc53 	bl	8002620 <HAL_ADC_ConfigChannel>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000d80:	f000 fdee 	bl	8001960 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d84:	2303      	movs	r3, #3
 8000d86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d88:	2302      	movs	r3, #2
 8000d8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d8c:	463b      	mov	r3, r7
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4821      	ldr	r0, [pc, #132]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000d92:	f001 fc45 	bl	8002620 <HAL_ADC_ConfigChannel>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000d9c:	f000 fde0 	bl	8001960 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000da0:	2304      	movs	r3, #4
 8000da2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000da4:	2303      	movs	r3, #3
 8000da6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000da8:	463b      	mov	r3, r7
 8000daa:	4619      	mov	r1, r3
 8000dac:	481a      	ldr	r0, [pc, #104]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000dae:	f001 fc37 	bl	8002620 <HAL_ADC_ConfigChannel>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000db8:	f000 fdd2 	bl	8001960 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000dbc:	2305      	movs	r3, #5
 8000dbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000dc0:	2304      	movs	r3, #4
 8000dc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dc4:	463b      	mov	r3, r7
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4813      	ldr	r0, [pc, #76]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000dca:	f001 fc29 	bl	8002620 <HAL_ADC_ConfigChannel>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000dd4:	f000 fdc4 	bl	8001960 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000dd8:	2306      	movs	r3, #6
 8000dda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000ddc:	2305      	movs	r3, #5
 8000dde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000de0:	463b      	mov	r3, r7
 8000de2:	4619      	mov	r1, r3
 8000de4:	480c      	ldr	r0, [pc, #48]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000de6:	f001 fc1b 	bl	8002620 <HAL_ADC_ConfigChannel>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000df0:	f000 fdb6 	bl	8001960 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000df4:	4b0b      	ldr	r3, [pc, #44]	; (8000e24 <MX_ADC1_Init+0x130>)
 8000df6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000df8:	2306      	movs	r3, #6
 8000dfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dfc:	463b      	mov	r3, r7
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4805      	ldr	r0, [pc, #20]	; (8000e18 <MX_ADC1_Init+0x124>)
 8000e02:	f001 fc0d 	bl	8002620 <HAL_ADC_ConfigChannel>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000e0c:	f000 fda8 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e10:	bf00      	nop
 8000e12:	3710      	adds	r7, #16
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000088 	.word	0x20000088
 8000e1c:	40012000 	.word	0x40012000
 8000e20:	0f000001 	.word	0x0f000001
 8000e24:	10000012 	.word	0x10000012

08000e28 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08a      	sub	sp, #40	; 0x28
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e30:	f107 0314 	add.w	r3, r7, #20
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a15      	ldr	r2, [pc, #84]	; (8000e9c <HAL_ADC_MspInit+0x74>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d123      	bne.n	8000e92 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e4a:	4b15      	ldr	r3, [pc, #84]	; (8000ea0 <HAL_ADC_MspInit+0x78>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4e:	4a14      	ldr	r2, [pc, #80]	; (8000ea0 <HAL_ADC_MspInit+0x78>)
 8000e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e54:	6453      	str	r3, [r2, #68]	; 0x44
 8000e56:	4b12      	ldr	r3, [pc, #72]	; (8000ea0 <HAL_ADC_MspInit+0x78>)
 8000e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e5e:	613b      	str	r3, [r7, #16]
 8000e60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	; (8000ea0 <HAL_ADC_MspInit+0x78>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4a0e      	ldr	r2, [pc, #56]	; (8000ea0 <HAL_ADC_MspInit+0x78>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	; (8000ea0 <HAL_ADC_MspInit+0x78>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = SENSE_TEMP1_Pin|SENSE_TEMP2_Pin|SENSE_TEMP3_Pin|SENSE_TEMP4_Pin
 8000e7a:	23f8      	movs	r3, #248	; 0xf8
 8000e7c:	617b      	str	r3, [r7, #20]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e7e:	2303      	movs	r3, #3
 8000e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e86:	f107 0314 	add.w	r3, r7, #20
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <HAL_ADC_MspInit+0x7c>)
 8000e8e:	f002 fdfd 	bl	8003a8c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000e92:	bf00      	nop
 8000e94:	3728      	adds	r7, #40	; 0x28
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40012000 	.word	0x40012000
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000eac:	4b17      	ldr	r3, [pc, #92]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000eae:	4a18      	ldr	r2, [pc, #96]	; (8000f10 <MX_CAN1_Init+0x68>)
 8000eb0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000eb2:	4b16      	ldr	r3, [pc, #88]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000eb4:	2210      	movs	r2, #16
 8000eb6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000eb8:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ebe:	4b13      	ldr	r3, [pc, #76]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000ec4:	4b11      	ldr	r3, [pc, #68]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ec6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000eca:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000ede:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000ee4:	4b09      	ldr	r3, [pc, #36]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000eea:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000ef0:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000ef6:	4805      	ldr	r0, [pc, #20]	; (8000f0c <MX_CAN1_Init+0x64>)
 8000ef8:	f001 fde2 	bl	8002ac0 <HAL_CAN_Init>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8000f02:	f000 fd2d 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200000f8 	.word	0x200000f8
 8000f10:	40006400 	.word	0x40006400

08000f14 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8000f18:	4b17      	ldr	r3, [pc, #92]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f1a:	4a18      	ldr	r2, [pc, #96]	; (8000f7c <MX_CAN3_Init+0x68>)
 8000f1c:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 8000f1e:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f20:	2206      	movs	r2, #6
 8000f22:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8000f24:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f2a:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f32:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000f36:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000f38:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f3a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000f3e:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8000f40:	4b0d      	ldr	r3, [pc, #52]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 8000f46:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8000f4c:	4b0a      	ldr	r3, [pc, #40]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8000f58:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8000f5e:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8000f64:	4804      	ldr	r0, [pc, #16]	; (8000f78 <MX_CAN3_Init+0x64>)
 8000f66:	f001 fdab 	bl	8002ac0 <HAL_CAN_Init>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 8000f70:	f000 fcf6 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	200000d0 	.word	0x200000d0
 8000f7c:	40003400 	.word	0x40003400

08000f80 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08e      	sub	sp, #56	; 0x38
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a43      	ldr	r2, [pc, #268]	; (80010ac <HAL_CAN_MspInit+0x12c>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d131      	bne.n	8001006 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000fa2:	4b43      	ldr	r3, [pc, #268]	; (80010b0 <HAL_CAN_MspInit+0x130>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	4a41      	ldr	r2, [pc, #260]	; (80010b0 <HAL_CAN_MspInit+0x130>)
 8000faa:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000fac:	4b40      	ldr	r3, [pc, #256]	; (80010b0 <HAL_CAN_MspInit+0x130>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b01      	cmp	r3, #1
 8000fb2:	d10b      	bne.n	8000fcc <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000fb4:	4b3f      	ldr	r3, [pc, #252]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8000fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb8:	4a3e      	ldr	r2, [pc, #248]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8000fba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000fbe:	6413      	str	r3, [r2, #64]	; 0x40
 8000fc0:	4b3c      	ldr	r3, [pc, #240]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8000fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc8:	623b      	str	r3, [r7, #32]
 8000fca:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fcc:	4b39      	ldr	r3, [pc, #228]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	4a38      	ldr	r2, [pc, #224]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8000fd2:	f043 0308 	orr.w	r3, r3, #8
 8000fd6:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd8:	4b36      	ldr	r3, [pc, #216]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	f003 0308 	and.w	r3, r3, #8
 8000fe0:	61fb      	str	r3, [r7, #28]
 8000fe2:	69fb      	ldr	r3, [r7, #28]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000ff4:	2309      	movs	r3, #9
 8000ff6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	482e      	ldr	r0, [pc, #184]	; (80010b8 <HAL_CAN_MspInit+0x138>)
 8001000:	f002 fd44 	bl	8003a8c <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8001004:	e04e      	b.n	80010a4 <HAL_CAN_MspInit+0x124>
  else if(canHandle->Instance==CAN3)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a2c      	ldr	r2, [pc, #176]	; (80010bc <HAL_CAN_MspInit+0x13c>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d149      	bne.n	80010a4 <HAL_CAN_MspInit+0x124>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8001010:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001014:	4a27      	ldr	r2, [pc, #156]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001016:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800101a:	6413      	str	r3, [r2, #64]	; 0x40
 800101c:	4b25      	ldr	r3, [pc, #148]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001020:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001024:	61bb      	str	r3, [r7, #24]
 8001026:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001028:	4b22      	ldr	r3, [pc, #136]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 800102a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102c:	4a21      	ldr	r2, [pc, #132]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 800102e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001032:	6413      	str	r3, [r2, #64]	; 0x40
 8001034:	4b1f      	ldr	r3, [pc, #124]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001038:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800103c:	617b      	str	r3, [r7, #20]
 800103e:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001040:	4b1b      	ldr	r3, [pc, #108]	; (80010b0 <HAL_CAN_MspInit+0x130>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	3301      	adds	r3, #1
 8001046:	4a1a      	ldr	r2, [pc, #104]	; (80010b0 <HAL_CAN_MspInit+0x130>)
 8001048:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800104a:	4b19      	ldr	r3, [pc, #100]	; (80010b0 <HAL_CAN_MspInit+0x130>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b01      	cmp	r3, #1
 8001050:	d10b      	bne.n	800106a <HAL_CAN_MspInit+0xea>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001056:	4a17      	ldr	r2, [pc, #92]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001058:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800105c:	6413      	str	r3, [r2, #64]	; 0x40
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	4a11      	ldr	r2, [pc, #68]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6313      	str	r3, [r2, #48]	; 0x30
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <HAL_CAN_MspInit+0x134>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8001082:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001086:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8001094:	230b      	movs	r3, #11
 8001096:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800109c:	4619      	mov	r1, r3
 800109e:	4808      	ldr	r0, [pc, #32]	; (80010c0 <HAL_CAN_MspInit+0x140>)
 80010a0:	f002 fcf4 	bl	8003a8c <HAL_GPIO_Init>
}
 80010a4:	bf00      	nop
 80010a6:	3738      	adds	r7, #56	; 0x38
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40006400 	.word	0x40006400
 80010b0:	20000028 	.word	0x20000028
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40020c00 	.word	0x40020c00
 80010bc:	40003400 	.word	0x40003400
 80010c0:	40020000 	.word	0x40020000

080010c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010ca:	4b0c      	ldr	r3, [pc, #48]	; (80010fc <MX_DMA_Init+0x38>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ce:	4a0b      	ldr	r2, [pc, #44]	; (80010fc <MX_DMA_Init+0x38>)
 80010d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010d4:	6313      	str	r3, [r2, #48]	; 0x30
 80010d6:	4b09      	ldr	r3, [pc, #36]	; (80010fc <MX_DMA_Init+0x38>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010de:	607b      	str	r3, [r7, #4]
 80010e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2100      	movs	r1, #0
 80010e6:	203b      	movs	r0, #59	; 0x3b
 80010e8:	f002 f8f3 	bl	80032d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80010ec:	203b      	movs	r0, #59	; 0x3b
 80010ee:	f002 f90c 	bl	800330a <HAL_NVIC_EnableIRQ>

}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40023800 	.word	0x40023800

08001100 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08e      	sub	sp, #56	; 0x38
 8001104:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001106:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
 8001114:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001116:	4bb6      	ldr	r3, [pc, #728]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4ab5      	ldr	r2, [pc, #724]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 800111c:	f043 0310 	orr.w	r3, r3, #16
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4bb3      	ldr	r3, [pc, #716]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0310 	and.w	r3, r3, #16
 800112a:	623b      	str	r3, [r7, #32]
 800112c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	4bb0      	ldr	r3, [pc, #704]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001132:	4aaf      	ldr	r2, [pc, #700]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001134:	f043 0304 	orr.w	r3, r3, #4
 8001138:	6313      	str	r3, [r2, #48]	; 0x30
 800113a:	4bad      	ldr	r3, [pc, #692]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	f003 0304 	and.w	r3, r3, #4
 8001142:	61fb      	str	r3, [r7, #28]
 8001144:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001146:	4baa      	ldr	r3, [pc, #680]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	4aa9      	ldr	r2, [pc, #676]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 800114c:	f043 0320 	orr.w	r3, r3, #32
 8001150:	6313      	str	r3, [r2, #48]	; 0x30
 8001152:	4ba7      	ldr	r3, [pc, #668]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	f003 0320 	and.w	r3, r3, #32
 800115a:	61bb      	str	r3, [r7, #24]
 800115c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800115e:	4ba4      	ldr	r3, [pc, #656]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	4aa3      	ldr	r2, [pc, #652]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001168:	6313      	str	r3, [r2, #48]	; 0x30
 800116a:	4ba1      	ldr	r3, [pc, #644]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001176:	4b9e      	ldr	r3, [pc, #632]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117a:	4a9d      	ldr	r2, [pc, #628]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	6313      	str	r3, [r2, #48]	; 0x30
 8001182:	4b9b      	ldr	r3, [pc, #620]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	f003 0301 	and.w	r3, r3, #1
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800118e:	4b98      	ldr	r3, [pc, #608]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a97      	ldr	r2, [pc, #604]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 8001194:	f043 0302 	orr.w	r3, r3, #2
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b95      	ldr	r3, [pc, #596]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	60fb      	str	r3, [r7, #12]
 80011a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011a6:	4b92      	ldr	r3, [pc, #584]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011aa:	4a91      	ldr	r2, [pc, #580]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 80011ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011b0:	6313      	str	r3, [r2, #48]	; 0x30
 80011b2:	4b8f      	ldr	r3, [pc, #572]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011be:	4b8c      	ldr	r3, [pc, #560]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	4a8b      	ldr	r2, [pc, #556]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 80011c4:	f043 0308 	orr.w	r3, r3, #8
 80011c8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ca:	4b89      	ldr	r3, [pc, #548]	; (80013f0 <MX_GPIO_Init+0x2f0>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	f003 0308 	and.w	r3, r3, #8
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, INLET_RED_Pin|AMS_OK_Pin|ISOSPI_EN_Pin|FREIGABE_Pin
 80011d6:	2200      	movs	r2, #0
 80011d8:	f248 0187 	movw	r1, #32903	; 0x8087
 80011dc:	4885      	ldr	r0, [pc, #532]	; (80013f4 <MX_GPIO_Init+0x2f4>)
 80011de:	f002 fe19 	bl	8003e14 <HAL_GPIO_WritePin>
                          |INLET_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011e8:	4883      	ldr	r0, [pc, #524]	; (80013f8 <MX_GPIO_Init+0x2f8>)
 80011ea:	f002 fe13 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f242 0102 	movw	r1, #8194	; 0x2002
 80011f4:	4881      	ldr	r0, [pc, #516]	; (80013fc <MX_GPIO_Init+0x2fc>)
 80011f6:	f002 fe0d 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	f240 6102 	movw	r1, #1538	; 0x602
 8001200:	487f      	ldr	r0, [pc, #508]	; (8001400 <MX_GPIO_Init+0x300>)
 8001202:	f002 fe07 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);
 8001206:	2200      	movs	r2, #0
 8001208:	f244 0184 	movw	r1, #16516	; 0x4084
 800120c:	487d      	ldr	r0, [pc, #500]	; (8001404 <MX_GPIO_Init+0x304>)
 800120e:	f002 fe01 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 8001212:	2200      	movs	r2, #0
 8001214:	f24f 01bc 	movw	r1, #61628	; 0xf0bc
 8001218:	487b      	ldr	r0, [pc, #492]	; (8001408 <MX_GPIO_Init+0x308>)
 800121a:	f002 fdfb 	bl	8003e14 <HAL_GPIO_WritePin>
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DIGITAL1_Pin|DIGITAL2_Pin, GPIO_PIN_RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	2118      	movs	r1, #24
 8001222:	487a      	ldr	r0, [pc, #488]	; (800140c <MX_GPIO_Init+0x30c>)
 8001224:	f002 fdf6 	bl	8003e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = INLET_RED_Pin|AMS_OK_Pin|ISOSPI_EN_Pin|FREIGABE_Pin
 8001228:	f248 0387 	movw	r3, #32903	; 0x8087
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
                          |INLET_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122e:	2301      	movs	r3, #1
 8001230:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800123a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800123e:	4619      	mov	r1, r3
 8001240:	486c      	ldr	r0, [pc, #432]	; (80013f4 <MX_GPIO_Init+0x2f4>)
 8001242:	f002 fc23 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SENSE_SDC_HVIL_Pin|SENSE_SDC_BTB_Pin|SENSE_SDC_MOTOR_Pin|IMD_OK_IN_Pin;
 8001246:	f44f 739c 	mov.w	r3, #312	; 0x138
 800124a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124c:	2300      	movs	r3, #0
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001250:	2300      	movs	r3, #0
 8001252:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001254:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001258:	4619      	mov	r1, r3
 800125a:	4866      	ldr	r0, [pc, #408]	; (80013f4 <MX_GPIO_Init+0x2f4>)
 800125c:	f002 fc16 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8001260:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001264:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001266:	2303      	movs	r3, #3
 8001268:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800126e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001272:	4619      	mov	r1, r3
 8001274:	485f      	ldr	r0, [pc, #380]	; (80013f4 <MX_GPIO_Init+0x2f4>)
 8001276:	f002 fc09 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 800127a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800127e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2301      	movs	r3, #1
 8001282:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 800128c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001290:	4619      	mov	r1, r3
 8001292:	4859      	ldr	r0, [pc, #356]	; (80013f8 <MX_GPIO_Init+0x2f8>)
 8001294:	f002 fbfa 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5
                           PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8001298:	f24c 03bf 	movw	r3, #49343	; 0xc0bf
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800129e:	2303      	movs	r3, #3
 80012a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012aa:	4619      	mov	r1, r3
 80012ac:	4852      	ldr	r0, [pc, #328]	; (80013f8 <MX_GPIO_Init+0x2f8>)
 80012ae:	f002 fbed 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF3 PF4 PF5
                           PFPin PFPin PFPin PFPin
                           PF10 PF11 PF12 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80012b2:	f645 73f9 	movw	r3, #24569	; 0x5ff9
 80012b6:	627b      	str	r3, [r7, #36]	; 0x24
                          |SPI_CS_Pin|SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012b8:	2303      	movs	r3, #3
 80012ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c4:	4619      	mov	r1, r3
 80012c6:	484d      	ldr	r0, [pc, #308]	; (80013fc <MX_GPIO_Init+0x2fc>)
 80012c8:	f002 fbe0 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin;
 80012cc:	f242 0302 	movw	r3, #8194	; 0x2002
 80012d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012d2:	2301      	movs	r3, #1
 80012d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	2300      	movs	r3, #0
 80012d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012da:	2300      	movs	r3, #0
 80012dc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e2:	4619      	mov	r1, r3
 80012e4:	4845      	ldr	r0, [pc, #276]	; (80013fc <MX_GPIO_Init+0x2fc>)
 80012e6:	f002 fbd1 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OVC_SENSE_Pin|PRECHARGE_IN_Pin;
 80012ea:	f248 0304 	movw	r3, #32772	; 0x8004
 80012ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012f0:	2300      	movs	r3, #0
 80012f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80012f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fc:	4619      	mov	r1, r3
 80012fe:	483f      	ldr	r0, [pc, #252]	; (80013fc <MX_GPIO_Init+0x2fc>)
 8001300:	f002 fbc4 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|HW_WAKE_Pin|BUTTON2_Pin|BUTTON1_Pin;
 8001304:	f641 0305 	movw	r3, #6149	; 0x1805
 8001308:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800130a:	2300      	movs	r3, #0
 800130c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130e:	2300      	movs	r3, #0
 8001310:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001312:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001316:	4619      	mov	r1, r3
 8001318:	4839      	ldr	r0, [pc, #228]	; (8001400 <MX_GPIO_Init+0x300>)
 800131a:	f002 fbb7 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin;
 800131e:	f240 6302 	movw	r3, #1538	; 0x602
 8001322:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001324:	2301      	movs	r3, #1
 8001326:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132c:	2300      	movs	r3, #0
 800132e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001330:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001334:	4619      	mov	r1, r3
 8001336:	4832      	ldr	r0, [pc, #200]	; (8001400 <MX_GPIO_Init+0x300>)
 8001338:	f002 fba8 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB15 PB4
                           PB5 PB6 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 800133c:	f64b 7373 	movw	r3, #49011	; 0xbf73
 8001340:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|I2C_SCL_Pin|I2C_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001342:	2303      	movs	r3, #3
 8001344:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134e:	4619      	mov	r1, r3
 8001350:	482c      	ldr	r0, [pc, #176]	; (8001404 <MX_GPIO_Init+0x304>)
 8001352:	f002 fb9b 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin;
 8001356:	f244 0384 	movw	r3, #16516	; 0x4084
 800135a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800135c:	2301      	movs	r3, #1
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001364:	2300      	movs	r3, #0
 8001366:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136c:	4619      	mov	r1, r3
 800136e:	4825      	ldr	r0, [pc, #148]	; (8001404 <MX_GPIO_Init+0x304>)
 8001370:	f002 fb8c 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG6 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_8;
 8001374:	f240 1343 	movw	r3, #323	; 0x143
 8001378:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800137a:	2303      	movs	r3, #3
 800137c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137e:	2300      	movs	r3, #0
 8001380:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001382:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001386:	4619      	mov	r1, r3
 8001388:	481f      	ldr	r0, [pc, #124]	; (8001408 <MX_GPIO_Init+0x308>)
 800138a:	f002 fb7f 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800138e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001392:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001394:	2303      	movs	r3, #3
 8001396:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800139c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a0:	4619      	mov	r1, r3
 80013a2:	481a      	ldr	r0, [pc, #104]	; (800140c <MX_GPIO_Init+0x30c>)
 80013a4:	f002 fb72 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KL15_Pin;
 80013a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80013ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ae:	2300      	movs	r3, #0
 80013b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(KL15_GPIO_Port, &GPIO_InitStruct);
 80013b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4813      	ldr	r0, [pc, #76]	; (800140c <MX_GPIO_Init+0x30c>)
 80013be:	f002 fb65 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 80013c2:	f24f 03bc 	movw	r3, #61628	; 0xf0bc
 80013c6:	627b      	str	r3, [r7, #36]	; 0x24
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c8:	2301      	movs	r3, #1
 80013ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d0:	2300      	movs	r3, #0
 80013d2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013d8:	4619      	mov	r1, r3
 80013da:	480b      	ldr	r0, [pc, #44]	; (8001408 <MX_GPIO_Init+0x308>)
 80013dc:	f002 fb56 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_SW_Pin;
 80013e0:	2340      	movs	r3, #64	; 0x40
 80013e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e4:	2300      	movs	r3, #0
 80013e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80013ec:	e010      	b.n	8001410 <MX_GPIO_Init+0x310>
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40020800 	.word	0x40020800
 80013fc:	40021400 	.word	0x40021400
 8001400:	40020000 	.word	0x40020000
 8001404:	40020400 	.word	0x40020400
 8001408:	40021800 	.word	0x40021800
 800140c:	40020c00 	.word	0x40020c00
  HAL_GPIO_Init(SD_SW_GPIO_Port, &GPIO_InitStruct);
 8001410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001414:	4619      	mov	r1, r3
 8001416:	480a      	ldr	r0, [pc, #40]	; (8001440 <MX_GPIO_Init+0x340>)
 8001418:	f002 fb38 	bl	8003a8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|DIGITAL2_Pin;
 800141c:	2318      	movs	r3, #24
 800141e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001420:	2301      	movs	r3, #1
 8001422:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001424:	2300      	movs	r3, #0
 8001426:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001428:	2300      	movs	r3, #0
 800142a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800142c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001430:	4619      	mov	r1, r3
 8001432:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_GPIO_Init+0x344>)
 8001434:	f002 fb2a 	bl	8003a8c <HAL_GPIO_Init>

}
 8001438:	bf00      	nop
 800143a:	3738      	adds	r7, #56	; 0x38
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40020800 	.word	0x40020800
 8001444:	40020c00 	.word	0x40020c00

08001448 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001448:	b5b0      	push	{r4, r5, r7, lr}
 800144a:	f5ad 7d2c 	sub.w	sp, sp, #688	; 0x2b0
 800144e:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	FRESULT res; /* FatFs function common result code */
	uint32_t byteswritten; /* File write/read counts */
	uint8_t wtext[] = "STM32 FATFS works great!"; /* File write buffer */
 8001450:	4b97      	ldr	r3, [pc, #604]	; (80016b0 <main+0x268>)
 8001452:	f507 7420 	add.w	r4, r7, #640	; 0x280
 8001456:	461d      	mov	r5, r3
 8001458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800145a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800145c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001460:	c403      	stmia	r4!, {r0, r1}
 8001462:	7022      	strb	r2, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001464:	f000 ffcf 	bl	8002406 <HAL_Init>

  /* USER CODE BEGIN Init */
	// Definiere Variablen fuer Main-Funktion
//	uint16_t dutyCycle, timerPeriod, frequency, R_IMD;
	uint16_t count = 0;
 8001468:	2300      	movs	r3, #0
 800146a:	f8a7 32a6 	strh.w	r3, [r7, #678]	; 0x2a6
	uint8_t start_flag = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	f887 32a5 	strb.w	r3, [r7, #677]	; 0x2a5
	// Definiere Variablen fuer Main-Funktion
	uint8_t TxData[8], OutData[4], InData[3], status;
  	CAN_FilterTypeDef sFilterConfig;

  	// Erstelle Can-Nachrichten
  	CAN_TxHeaderTypeDef TxMessage = {0x123, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8001474:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001478:	4a8e      	ldr	r2, [pc, #568]	; (80016b4 <main+0x26c>)
 800147a:	461c      	mov	r4, r3
 800147c:	4615      	mov	r5, r2
 800147e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001480:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001482:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001486:	e884 0003 	stmia.w	r4, {r0, r1}
  	CAN_TxHeaderTypeDef TxOutput = {BMS_CAN_DIGITAL_OUT, 0, CAN_RTR_DATA, CAN_ID_STD, 4, DISABLE};
 800148a:	f107 0318 	add.w	r3, r7, #24
 800148e:	4a8a      	ldr	r2, [pc, #552]	; (80016b8 <main+0x270>)
 8001490:	461c      	mov	r4, r3
 8001492:	4615      	mov	r5, r2
 8001494:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001496:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001498:	e895 0003 	ldmia.w	r5, {r0, r1}
 800149c:	e884 0003 	stmia.w	r4, {r0, r1}
  	CAN_TxHeaderTypeDef TxInput = {BMS_CAN_DIGITAL_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 80014a0:	463b      	mov	r3, r7
 80014a2:	4a86      	ldr	r2, [pc, #536]	; (80016bc <main+0x274>)
 80014a4:	461c      	mov	r4, r3
 80014a6:	4615      	mov	r5, r2
 80014a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ac:	e895 0003 	ldmia.w	r5, {r0, r1}
 80014b0:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b4:	f000 f9c6 	bl	8001844 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b8:	f7ff fe22 	bl	8001100 <MX_GPIO_Init>
  MX_CAN1_Init();
 80014bc:	f7ff fcf4 	bl	8000ea8 <MX_CAN1_Init>
  MX_SPI4_Init();
 80014c0:	f000 fb96 	bl	8001bf0 <MX_SPI4_Init>
  MX_USART2_UART_Init();
 80014c4:	f000 fee8 	bl	8002298 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80014c8:	f7ff fc14 	bl	8000cf4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80014cc:	f000 fcea 	bl	8001ea4 <MX_TIM1_Init>
  MX_TIM4_Init();
 80014d0:	f000 fd6e 	bl	8001fb0 <MX_TIM4_Init>
  MX_SPI1_Init();
 80014d4:	f000 fb4e 	bl	8001b74 <MX_SPI1_Init>
  MX_CAN3_Init();
 80014d8:	f7ff fd1c 	bl	8000f14 <MX_CAN3_Init>
  MX_TIM6_Init();
 80014dc:	f000 fde4 	bl	80020a8 <MX_TIM6_Init>
  MX_SDMMC1_SD_Init();
 80014e0:	f000 fa46 	bl	8001970 <MX_SDMMC1_SD_Init>
  MX_DMA_Init();
 80014e4:	f7ff fdee 	bl	80010c4 <MX_DMA_Init>
  MX_FATFS_Init();
 80014e8:	f007 fe88 	bl	80091fc <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

	/* Schreibe Resetquelle auf die Konsole */
#ifdef DEBUG
	printResetSource(readResetSource());
 80014ec:	f7ff fa1e 	bl	800092c <readResetSource>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fa6c 	bl	80009d0 <printResetSource>

	/* Teste serielle Schnittstelle*/
	#define TEST_STRING_UART		"\nUART2 Transmitting in polling mode, Hello Diveturtle93!\n"
	uartTransmit(TEST_STRING_UART, sizeof(TEST_STRING_UART));
 80014f8:	213a      	movs	r1, #58	; 0x3a
 80014fa:	4871      	ldr	r0, [pc, #452]	; (80016c0 <main+0x278>)
 80014fc:	f7ff f820 	bl	8000540 <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 8001500:	f7ff f9ea 	bl	80008d8 <collectSystemInfo>
#endif

  	// Start timer
  	HAL_TIM_Base_Start_IT(&htim6);
 8001504:	486f      	ldr	r0, [pc, #444]	; (80016c4 <main+0x27c>)
 8001506:	f005 f9c7 	bl	8006898 <HAL_TIM_Base_Start_IT>

	// Leds Testen
	testPCB_Leds();
 800150a:	f7ff fbb5 	bl	8000c78 <testPCB_Leds>
//	testLeds();

	// Lese alle Eingaenge
	readall_inputs();
 800150e:	f7ff faff 	bl	8000b10 <readall_inputs>

  	// Starte CAN Bus
  	if((status = HAL_CAN_Start(&hcan3)) != HAL_OK)
 8001512:	486d      	ldr	r0, [pc, #436]	; (80016c8 <main+0x280>)
 8001514:	f001 fcbc 	bl	8002e90 <HAL_CAN_Start>
 8001518:	4603      	mov	r3, r0
 800151a:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
 800151e:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d006      	beq.n	8001534 <main+0xec>
  	{
  		/* Start Error */
  		hal_error(status);
 8001526:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fac0 	bl	8000ab0 <hal_error>
  		Error_Handler();
 8001530:	f000 fa16 	bl	8001960 <Error_Handler>
  	}
  	uartTransmit("CAN START\n", 10);
 8001534:	210a      	movs	r1, #10
 8001536:	4865      	ldr	r0, [pc, #404]	; (80016cc <main+0x284>)
 8001538:	f7ff f802 	bl	8000540 <uartTransmit>

  	// Aktiviere Interrupts für CAN Bus
  	if((status = HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_MSG_PENDING)) != HAL_OK)
 800153c:	2102      	movs	r1, #2
 800153e:	4862      	ldr	r0, [pc, #392]	; (80016c8 <main+0x280>)
 8001540:	f001 fdc5 	bl	80030ce <HAL_CAN_ActivateNotification>
 8001544:	4603      	mov	r3, r0
 8001546:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
 800154a:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d006      	beq.n	8001560 <main+0x118>
  	{
  		/* Notification Error */
  		hal_error(status);
 8001552:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff faaa 	bl	8000ab0 <hal_error>
  		Error_Handler();
 800155c:	f000 fa00 	bl	8001960 <Error_Handler>
  	}
  	uartTransmit("Send Message\n", 13);
 8001560:	210d      	movs	r1, #13
 8001562:	485b      	ldr	r0, [pc, #364]	; (80016d0 <main+0x288>)
 8001564:	f7fe ffec 	bl	8000540 <uartTransmit>

  	// Filter Bank initialisieren um Daten zu empfangen
    sFilterConfig.FilterBank = 0;
 8001568:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800156c:	2200      	movs	r2, #0
 800156e:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001570:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001578:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800157c:	2201      	movs	r2, #1
 800157e:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = 0x0000;
 8001580:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
    sFilterConfig.FilterIdLow = 0x0000;
 8001588:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800158c:	2200      	movs	r2, #0
 800158e:	605a      	str	r2, [r3, #4]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001590:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 8001598:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800159c:	2200      	movs	r2, #0
 800159e:	60da      	str	r2, [r3, #12]
    sFilterConfig.FilterFIFOAssignment = 0;
 80015a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015a4:	2200      	movs	r2, #0
 80015a6:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 80015a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015ac:	2201      	movs	r2, #1
 80015ae:	621a      	str	r2, [r3, #32]

    // Filter Bank schreiben
    if((status = HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 80015b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015b4:	4619      	mov	r1, r3
 80015b6:	4844      	ldr	r0, [pc, #272]	; (80016c8 <main+0x280>)
 80015b8:	f001 fb7e 	bl	8002cb8 <HAL_CAN_ConfigFilter>
 80015bc:	4603      	mov	r3, r0
 80015be:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
 80015c2:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d006      	beq.n	80015d8 <main+0x190>
    {
    	/* Filter configuration Error */
  		hal_error(status);
 80015ca:	f897 32a3 	ldrb.w	r3, [r7, #675]	; 0x2a3
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fa6e 	bl	8000ab0 <hal_error>
  		Error_Handler();
 80015d4:	f000 f9c4 	bl	8001960 <Error_Handler>
    }

    // Test CAN Nachricht beschreiben
    for (uint8_t j = 0; j < 8; j++)
 80015d8:	2300      	movs	r3, #0
 80015da:	f887 32a4 	strb.w	r3, [r7, #676]	; 0x2a4
 80015de:	e00d      	b.n	80015fc <main+0x1b4>
    {
    	TxData[j] = (j + 1);
 80015e0:	f897 32a4 	ldrb.w	r3, [r7, #676]	; 0x2a4
 80015e4:	f897 22a4 	ldrb.w	r2, [r7, #676]	; 0x2a4
 80015e8:	3201      	adds	r2, #1
 80015ea:	b2d1      	uxtb	r1, r2
 80015ec:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80015f0:	54d1      	strb	r1, [r2, r3]
    for (uint8_t j = 0; j < 8; j++)
 80015f2:	f897 32a4 	ldrb.w	r3, [r7, #676]	; 0x2a4
 80015f6:	3301      	adds	r3, #1
 80015f8:	f887 32a4 	strb.w	r3, [r7, #676]	; 0x2a4
 80015fc:	f897 32a4 	ldrb.w	r3, [r7, #676]	; 0x2a4
 8001600:	2b07      	cmp	r3, #7
 8001602:	d9ed      	bls.n	80015e0 <main+0x198>
    }

	if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 8001604:	2200      	movs	r2, #0
 8001606:	4933      	ldr	r1, [pc, #204]	; (80016d4 <main+0x28c>)
 8001608:	4833      	ldr	r0, [pc, #204]	; (80016d8 <main+0x290>)
 800160a:	f009 fd97 	bl	800b13c <f_mount>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d006      	beq.n	8001622 <main+0x1da>
	{
		uartTransmit("FS Mount schlaegt fehlt\n", 24);
 8001614:	2118      	movs	r1, #24
 8001616:	4831      	ldr	r0, [pc, #196]	; (80016dc <main+0x294>)
 8001618:	f7fe ff92 	bl	8000540 <uartTransmit>
		Error_Handler();
 800161c:	f000 f9a0 	bl	8001960 <Error_Handler>
 8001620:	e071      	b.n	8001706 <main+0x2be>
	}
	else
	{
		if(f_mkfs((TCHAR const*)SDPath, FM_ANY, 0, rtext, sizeof(rtext)) != FR_OK)
 8001622:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001626:	f44f 7200 	mov.w	r2, #512	; 0x200
 800162a:	9200      	str	r2, [sp, #0]
 800162c:	2200      	movs	r2, #0
 800162e:	2107      	movs	r1, #7
 8001630:	4828      	ldr	r0, [pc, #160]	; (80016d4 <main+0x28c>)
 8001632:	f00a f9a5 	bl	800b980 <f_mkfs>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d006      	beq.n	800164a <main+0x202>
		{
			uartTransmit("FS make Filesystem schlaegt fehlt\n", 34);
 800163c:	2122      	movs	r1, #34	; 0x22
 800163e:	4828      	ldr	r0, [pc, #160]	; (80016e0 <main+0x298>)
 8001640:	f7fe ff7e 	bl	8000540 <uartTransmit>
			Error_Handler();
 8001644:	f000 f98c 	bl	8001960 <Error_Handler>
 8001648:	e05d      	b.n	8001706 <main+0x2be>
		}
		else
		{
			//Open file for writing (Create)
			if(f_open(&SDFile, "STM32.TXT", FA_CREATE_ALWAYS | FA_WRITE) != FR_OK)
 800164a:	220a      	movs	r2, #10
 800164c:	4925      	ldr	r1, [pc, #148]	; (80016e4 <main+0x29c>)
 800164e:	4826      	ldr	r0, [pc, #152]	; (80016e8 <main+0x2a0>)
 8001650:	f009 fdba 	bl	800b1c8 <f_open>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d006      	beq.n	8001668 <main+0x220>
			{
				uartTransmit("FS Open schlaegt fehlt\n", 23);
 800165a:	2117      	movs	r1, #23
 800165c:	4823      	ldr	r0, [pc, #140]	; (80016ec <main+0x2a4>)
 800165e:	f7fe ff6f 	bl	8000540 <uartTransmit>
				Error_Handler();
 8001662:	f000 f97d 	bl	8001960 <Error_Handler>
 8001666:	e04e      	b.n	8001706 <main+0x2be>
			}
			else
			{

				//Write to the text file
				res = f_write(&SDFile, wtext, strlen((char *)wtext), (void *)&byteswritten);
 8001668:	f507 7320 	add.w	r3, r7, #640	; 0x280
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe fde3 	bl	8000238 <strlen>
 8001672:	4602      	mov	r2, r0
 8001674:	f507 7327 	add.w	r3, r7, #668	; 0x29c
 8001678:	f507 7120 	add.w	r1, r7, #640	; 0x280
 800167c:	481a      	ldr	r0, [pc, #104]	; (80016e8 <main+0x2a0>)
 800167e:	f009 ff61 	bl	800b544 <f_write>
 8001682:	4603      	mov	r3, r0
 8001684:	f887 32a2 	strb.w	r3, [r7, #674]	; 0x2a2
				uartTransmit("SD Karte beschreiben\n", 21);
 8001688:	2115      	movs	r1, #21
 800168a:	4819      	ldr	r0, [pc, #100]	; (80016f0 <main+0x2a8>)
 800168c:	f7fe ff58 	bl	8000540 <uartTransmit>
				if((byteswritten == 0) || (res != FR_OK))
 8001690:	f8d7 329c 	ldr.w	r3, [r7, #668]	; 0x29c
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <main+0x258>
 8001698:	f897 32a2 	ldrb.w	r3, [r7, #674]	; 0x2a2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d02b      	beq.n	80016f8 <main+0x2b0>
				{
					uartTransmit("FS Write schlaegt fehlt\n", 24);
 80016a0:	2118      	movs	r1, #24
 80016a2:	4814      	ldr	r0, [pc, #80]	; (80016f4 <main+0x2ac>)
 80016a4:	f7fe ff4c 	bl	8000540 <uartTransmit>
					Error_Handler();
 80016a8:	f000 f95a 	bl	8001960 <Error_Handler>
 80016ac:	e02b      	b.n	8001706 <main+0x2be>
 80016ae:	bf00      	nop
 80016b0:	0800c7e0 	.word	0x0800c7e0
 80016b4:	0800c7fc 	.word	0x0800c7fc
 80016b8:	0800c814 	.word	0x0800c814
 80016bc:	0800c82c 	.word	0x0800c82c
 80016c0:	0800c6d8 	.word	0x0800c6d8
 80016c4:	20000318 	.word	0x20000318
 80016c8:	200000d0 	.word	0x200000d0
 80016cc:	0800c714 	.word	0x0800c714
 80016d0:	0800c720 	.word	0x0800c720
 80016d4:	2000043c 	.word	0x2000043c
 80016d8:	20000670 	.word	0x20000670
 80016dc:	0800c730 	.word	0x0800c730
 80016e0:	0800c74c 	.word	0x0800c74c
 80016e4:	0800c770 	.word	0x0800c770
 80016e8:	20000440 	.word	0x20000440
 80016ec:	0800c77c 	.word	0x0800c77c
 80016f0:	0800c794 	.word	0x0800c794
 80016f4:	0800c7ac 	.word	0x0800c7ac
				}
				else
				{

					f_close(&SDFile);
 80016f8:	4844      	ldr	r0, [pc, #272]	; (800180c <main+0x3c4>)
 80016fa:	f00a f916 	bl	800b92a <f_close>
					uartTransmit("FS Close\n", 9);
 80016fe:	2109      	movs	r1, #9
 8001700:	4843      	ldr	r0, [pc, #268]	; (8001810 <main+0x3c8>)
 8001702:	f7fe ff1d 	bl	8000540 <uartTransmit>
				}
			}
		}
	}
	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
 8001706:	2200      	movs	r2, #0
 8001708:	2100      	movs	r1, #0
 800170a:	4842      	ldr	r0, [pc, #264]	; (8001814 <main+0x3cc>)
 800170c:	f009 fd16 	bl	800b13c <f_mount>
	uartTransmit("FS Unmount\n", 11);
 8001710:	210b      	movs	r1, #11
 8001712:	4841      	ldr	r0, [pc, #260]	; (8001818 <main+0x3d0>)
 8001714:	f7fe ff14 	bl	8000540 <uartTransmit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// Task wird jede Millisekunde ausgefuehrt
		if (millisekunden_flag_1 == 1)
 8001718:	4b40      	ldr	r3, [pc, #256]	; (800181c <main+0x3d4>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b01      	cmp	r3, #1
 8001720:	d10a      	bne.n	8001738 <main+0x2f0>
		{
			count++;													// Zaehler count hochzaehlen
 8001722:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	; 0x2a6
 8001726:	3301      	adds	r3, #1
 8001728:	f8a7 32a6 	strh.w	r3, [r7, #678]	; 0x2a6
			millisekunden_flag_1 = 0;									// Setze Millisekunden-Flag zurueck
 800172c:	4b3b      	ldr	r3, [pc, #236]	; (800181c <main+0x3d4>)
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]

			// Setzen des Start Flags,  damit Tasks nur einmal pro ms aufgerufen werden kann
			start_flag = 1;												// Setze Start Flag
 8001732:	2301      	movs	r3, #1
 8001734:	f887 32a5 	strb.w	r3, [r7, #677]	; 0x2a5
		}
		
		// Task wird alle 250 Millisekunden ausgefuehrt
		if ((count % 250) == 0)
 8001738:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	; 0x2a6
 800173c:	4a38      	ldr	r2, [pc, #224]	; (8001820 <main+0x3d8>)
 800173e:	fba2 1203 	umull	r1, r2, r2, r3
 8001742:	0912      	lsrs	r2, r2, #4
 8001744:	21fa      	movs	r1, #250	; 0xfa
 8001746:	fb01 f202 	mul.w	r2, r1, r2
 800174a:	1a9b      	subs	r3, r3, r2
 800174c:	b29b      	uxth	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d142      	bne.n	80017d8 <main+0x390>
		{
			// Daten fuer Ausgaenge zusammenfuehren
			OutData[0] = system_out.systemoutput;
 8001752:	4b34      	ldr	r3, [pc, #208]	; (8001824 <main+0x3dc>)
 8001754:	781a      	ldrb	r2, [r3, #0]
 8001756:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800175a:	701a      	strb	r2, [r3, #0]
			OutData[1] = highcurrent_out.high_out;
 800175c:	4b32      	ldr	r3, [pc, #200]	; (8001828 <main+0x3e0>)
 800175e:	781a      	ldrb	r2, [r3, #0]
 8001760:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001764:	705a      	strb	r2, [r3, #1]
			OutData[2] = leuchten_out.ledoutput;
 8001766:	4b31      	ldr	r3, [pc, #196]	; (800182c <main+0x3e4>)
 8001768:	781a      	ldrb	r2, [r3, #0]
 800176a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800176e:	709a      	strb	r2, [r3, #2]
			OutData[3] = komfort_out.komfortoutput;
 8001770:	4b2f      	ldr	r3, [pc, #188]	; (8001830 <main+0x3e8>)
 8001772:	781a      	ldrb	r2, [r3, #0]
 8001774:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001778:	70da      	strb	r2, [r3, #3]
	
			// Sende Nachricht digitale Ausgaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxOutput, OutData, (uint32_t *)CAN_TX_MAILBOX0);
 800177a:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800177e:	f107 0118 	add.w	r1, r7, #24
 8001782:	2301      	movs	r3, #1
 8001784:	482b      	ldr	r0, [pc, #172]	; (8001834 <main+0x3ec>)
 8001786:	f001 fbc7 	bl	8002f18 <HAL_CAN_AddTxMessage>
 800178a:	4603      	mov	r3, r0
 800178c:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
			//hal_error(status);

			// Daten fuer Eingaenge zusammenfuehren
			InData[0] = system_in.systeminput;
 8001790:	4b29      	ldr	r3, [pc, #164]	; (8001838 <main+0x3f0>)
 8001792:	781a      	ldrb	r2, [r3, #0]
 8001794:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001798:	701a      	strb	r2, [r3, #0]
			InData[1] = sdc_in.sdcinput;
 800179a:	4b28      	ldr	r3, [pc, #160]	; (800183c <main+0x3f4>)
 800179c:	781a      	ldrb	r2, [r3, #0]
 800179e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80017a2:	705a      	strb	r2, [r3, #1]
			InData[2] = komfort_in.komfortinput;
 80017a4:	4b26      	ldr	r3, [pc, #152]	; (8001840 <main+0x3f8>)
 80017a6:	781a      	ldrb	r2, [r3, #0]
 80017a8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80017ac:	709a      	strb	r2, [r3, #2]
	
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxInput, InData, (uint32_t *)CAN_TX_MAILBOX0);
 80017ae:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80017b2:	4639      	mov	r1, r7
 80017b4:	2301      	movs	r3, #1
 80017b6:	481f      	ldr	r0, [pc, #124]	; (8001834 <main+0x3ec>)
 80017b8:	f001 fbae 	bl	8002f18 <HAL_CAN_AddTxMessage>
 80017bc:	4603      	mov	r3, r0
 80017be:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
			//hal_error(status);
	
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMessage, TxData, (uint32_t *)CAN_TX_MAILBOX0);
 80017c2:	f107 0278 	add.w	r2, r7, #120	; 0x78
 80017c6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80017ca:	2301      	movs	r3, #1
 80017cc:	4819      	ldr	r0, [pc, #100]	; (8001834 <main+0x3ec>)
 80017ce:	f001 fba3 	bl	8002f18 <HAL_CAN_AddTxMessage>
 80017d2:	4603      	mov	r3, r0
 80017d4:	f887 32a3 	strb.w	r3, [r7, #675]	; 0x2a3
			//hal_error(status);
		}

		// Task wird alle 500 Millisekunden ausgefuehrt
		if (((count % 500) == 0) && (start_flag == 1))
 80017d8:	f8b7 32a6 	ldrh.w	r3, [r7, #678]	; 0x2a6
 80017dc:	4a10      	ldr	r2, [pc, #64]	; (8001820 <main+0x3d8>)
 80017de:	fba2 1203 	umull	r1, r2, r2, r3
 80017e2:	0952      	lsrs	r2, r2, #5
 80017e4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80017e8:	fb01 f202 	mul.w	r2, r1, r2
 80017ec:	1a9b      	subs	r3, r3, r2
 80017ee:	b29b      	uxth	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d106      	bne.n	8001802 <main+0x3ba>
 80017f4:	f897 32a5 	ldrb.w	r3, [r7, #677]	; 0x2a5
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d102      	bne.n	8001802 <main+0x3ba>
		{


			count = 0;
 80017fc:	2300      	movs	r3, #0
 80017fe:	f8a7 32a6 	strh.w	r3, [r7, #678]	; 0x2a6
		}

		// Zuruecksetzen des Start Flags, damit Tasks erst nach einer ms wieder aufgerufen werden kann
		start_flag = 0;																		// Zuruechsetze Start Flag
 8001802:	2300      	movs	r3, #0
 8001804:	f887 32a5 	strb.w	r3, [r7, #677]	; 0x2a5
		if (millisekunden_flag_1 == 1)
 8001808:	e786      	b.n	8001718 <main+0x2d0>
 800180a:	bf00      	nop
 800180c:	20000440 	.word	0x20000440
 8001810:	0800c7c8 	.word	0x0800c7c8
 8001814:	20000670 	.word	0x20000670
 8001818:	0800c7d4 	.word	0x0800c7d4
 800181c:	2000002c 	.word	0x2000002c
 8001820:	10624dd3 	.word	0x10624dd3
 8001824:	2000007c 	.word	0x2000007c
 8001828:	20000080 	.word	0x20000080
 800182c:	20000084 	.word	0x20000084
 8001830:	20000078 	.word	0x20000078
 8001834:	200000d0 	.word	0x200000d0
 8001838:	2000006c 	.word	0x2000006c
 800183c:	20000074 	.word	0x20000074
 8001840:	20000070 	.word	0x20000070

08001844 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b094      	sub	sp, #80	; 0x50
 8001848:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800184a:	f107 031c 	add.w	r3, r7, #28
 800184e:	2234      	movs	r2, #52	; 0x34
 8001850:	2100      	movs	r1, #0
 8001852:	4618      	mov	r0, r3
 8001854:	f00a fd40 	bl	800c2d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001858:	f107 0308 	add.w	r3, r7, #8
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001868:	4b2c      	ldr	r3, [pc, #176]	; (800191c <SystemClock_Config+0xd8>)
 800186a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186c:	4a2b      	ldr	r2, [pc, #172]	; (800191c <SystemClock_Config+0xd8>)
 800186e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001872:	6413      	str	r3, [r2, #64]	; 0x40
 8001874:	4b29      	ldr	r3, [pc, #164]	; (800191c <SystemClock_Config+0xd8>)
 8001876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001878:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187c:	607b      	str	r3, [r7, #4]
 800187e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001880:	4b27      	ldr	r3, [pc, #156]	; (8001920 <SystemClock_Config+0xdc>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a26      	ldr	r2, [pc, #152]	; (8001920 <SystemClock_Config+0xdc>)
 8001886:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b24      	ldr	r3, [pc, #144]	; (8001920 <SystemClock_Config+0xdc>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001894:	603b      	str	r3, [r7, #0]
 8001896:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001898:	2301      	movs	r3, #1
 800189a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800189c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a2:	2302      	movs	r3, #2
 80018a4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 80018ac:	2319      	movs	r3, #25
 80018ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 80018b0:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80018b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018b6:	2302      	movs	r3, #2
 80018b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80018ba:	2308      	movs	r3, #8
 80018bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80018be:	2302      	movs	r3, #2
 80018c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4618      	mov	r0, r3
 80018c8:	f002 fb0e 	bl	8003ee8 <HAL_RCC_OscConfig>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80018d2:	f000 f845 	bl	8001960 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018d6:	f002 fab7 	bl	8003e48 <HAL_PWREx_EnableOverDrive>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80018e0:	f000 f83e 	bl	8001960 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018e4:	230f      	movs	r3, #15
 80018e6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e8:	2302      	movs	r3, #2
 80018ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ec:	2300      	movs	r3, #0
 80018ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018f0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018fa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80018fc:	f107 0308 	add.w	r3, r7, #8
 8001900:	2107      	movs	r1, #7
 8001902:	4618      	mov	r0, r3
 8001904:	f002 fd9e 	bl	8004444 <HAL_RCC_ClockConfig>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <SystemClock_Config+0xce>
  {
    Error_Handler();
 800190e:	f000 f827 	bl	8001960 <Error_Handler>
  }
}
 8001912:	bf00      	nop
 8001914:	3750      	adds	r7, #80	; 0x50
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800
 8001920:	40007000 	.word	0x40007000

08001924 <HAL_TIM_PeriodElapsedCallback>:
	can_change = 1;
}

// Timer-Interrupt: Timer ist uebergelaufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	// Kontrolliere welcher Timer den Ueberlauf ausgeloest hat
	if (htim == &htim6)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4a09      	ldr	r2, [pc, #36]	; (8001954 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d102      	bne.n	800193a <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		millisekunden_flag_1 = 1;
 8001934:	4b08      	ldr	r3, [pc, #32]	; (8001958 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001936:	2201      	movs	r2, #1
 8001938:	701a      	strb	r2, [r3, #0]
	}

	// Timer IMD
	if (htim == &htim1)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a07      	ldr	r2, [pc, #28]	; (800195c <HAL_TIM_PeriodElapsedCallback+0x38>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d102      	bne.n	8001948 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	7f1b      	ldrb	r3, [r3, #28]
 8001946:	2b01      	cmp	r3, #1
		else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
		{

		}
	}
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	20000318 	.word	0x20000318
 8001958:	2000002c 	.word	0x2000002c
 800195c:	20000364 	.word	0x20000364

08001960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001974:	4b0c      	ldr	r3, [pc, #48]	; (80019a8 <MX_SDMMC1_SD_Init+0x38>)
 8001976:	4a0d      	ldr	r2, [pc, #52]	; (80019ac <MX_SDMMC1_SD_Init+0x3c>)
 8001978:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800197a:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <MX_SDMMC1_SD_Init+0x38>)
 800197c:	2200      	movs	r2, #0
 800197e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8001980:	4b09      	ldr	r3, [pc, #36]	; (80019a8 <MX_SDMMC1_SD_Init+0x38>)
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001986:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <MX_SDMMC1_SD_Init+0x38>)
 8001988:	2200      	movs	r2, #0
 800198a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800198c:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <MX_SDMMC1_SD_Init+0x38>)
 800198e:	2200      	movs	r2, #0
 8001990:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001992:	4b05      	ldr	r3, [pc, #20]	; (80019a8 <MX_SDMMC1_SD_Init+0x38>)
 8001994:	2200      	movs	r2, #0
 8001996:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001998:	4b03      	ldr	r3, [pc, #12]	; (80019a8 <MX_SDMMC1_SD_Init+0x38>)
 800199a:	2200      	movs	r2, #0
 800199c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800199e:	bf00      	nop
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	20000120 	.word	0x20000120
 80019ac:	40012c00 	.word	0x40012c00

080019b0 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b0ae      	sub	sp, #184	; 0xb8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2290      	movs	r2, #144	; 0x90
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f00a fc81 	bl	800c2d8 <memset>
  if(sdHandle->Instance==SDMMC1)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a60      	ldr	r2, [pc, #384]	; (8001b5c <HAL_SD_MspInit+0x1ac>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	f040 80b8 	bne.w	8001b52 <HAL_SD_MspInit+0x1a2>
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 80019e2:	f44f 0320 	mov.w	r3, #10485760	; 0xa00000
 80019e6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80019e8:	23c0      	movs	r3, #192	; 0xc0
 80019ea:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80019ec:	2302      	movs	r3, #2
 80019ee:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 80019f4:	2303      	movs	r3, #3
 80019f6:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 80019f8:	2301      	movs	r3, #1
 80019fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80019fc:	2300      	movs	r3, #0
 80019fe:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 8001a00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001a04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4618      	mov	r0, r3
 8001a14:	f002 feec 	bl	80047f0 <HAL_RCCEx_PeriphCLKConfig>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <HAL_SD_MspInit+0x72>
    {
      Error_Handler();
 8001a1e:	f7ff ff9f 	bl	8001960 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001a22:	4b4f      	ldr	r3, [pc, #316]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	4a4e      	ldr	r2, [pc, #312]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a28:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a2e:	4b4c      	ldr	r3, [pc, #304]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3a:	4b49      	ldr	r3, [pc, #292]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	4a48      	ldr	r2, [pc, #288]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a40:	f043 0304 	orr.w	r3, r3, #4
 8001a44:	6313      	str	r3, [r2, #48]	; 0x30
 8001a46:	4b46      	ldr	r3, [pc, #280]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	f003 0304 	and.w	r3, r3, #4
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a52:	4b43      	ldr	r3, [pc, #268]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a42      	ldr	r2, [pc, #264]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a58:	f043 0308 	orr.w	r3, r3, #8
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b40      	ldr	r3, [pc, #256]	; (8001b60 <HAL_SD_MspInit+0x1b0>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0308 	and.w	r3, r3, #8
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin
 8001a6a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001a6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |SD_SCK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a72:	2302      	movs	r3, #2
 8001a74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a84:	230c      	movs	r3, #12
 8001a86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a8a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4834      	ldr	r0, [pc, #208]	; (8001b64 <HAL_SD_MspInit+0x1b4>)
 8001a92:	f001 fffb 	bl	8003a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_CMD_Pin;
 8001a96:	2304      	movs	r3, #4
 8001a98:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001aae:	230c      	movs	r3, #12
 8001ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001ab4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ab8:	4619      	mov	r1, r3
 8001aba:	482b      	ldr	r0, [pc, #172]	; (8001b68 <HAL_SD_MspInit+0x1b8>)
 8001abc:	f001 ffe6 	bl	8003a8c <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1 Init */
    hdma_sdmmc1.Instance = DMA2_Stream3;
 8001ac0:	4b2a      	ldr	r3, [pc, #168]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001ac2:	4a2b      	ldr	r2, [pc, #172]	; (8001b70 <HAL_SD_MspInit+0x1c0>)
 8001ac4:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1.Init.Channel = DMA_CHANNEL_4;
 8001ac6:	4b29      	ldr	r3, [pc, #164]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001ac8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001acc:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ace:	4b27      	ldr	r3, [pc, #156]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ad4:	4b25      	ldr	r3, [pc, #148]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ada:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001adc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ae0:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ae2:	4b22      	ldr	r3, [pc, #136]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001ae4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ae8:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001aea:	4b20      	ldr	r3, [pc, #128]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001aec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001af0:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1.Init.Mode = DMA_PFCTRL;
 8001af2:	4b1e      	ldr	r3, [pc, #120]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001af4:	2220      	movs	r2, #32
 8001af6:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1.Init.Priority = DMA_PRIORITY_LOW;
 8001af8:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001afe:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b00:	2204      	movs	r2, #4
 8001b02:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b04:	4b19      	ldr	r3, [pc, #100]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b06:	2203      	movs	r2, #3
 8001b08:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1.Init.MemBurst = DMA_MBURST_INC4;
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b0c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001b10:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b12:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b14:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001b18:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1) != HAL_OK)
 8001b1a:	4814      	ldr	r0, [pc, #80]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b1c:	f001 fc10 	bl	8003340 <HAL_DMA_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <HAL_SD_MspInit+0x17a>
    {
      Error_Handler();
 8001b26:	f7ff ff1b 	bl	8001960 <Error_Handler>

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    /* Be sure to change transfer direction before calling
     HAL_SD_ReadBlocks_DMA or HAL_SD_WriteBlocks_DMA. */
    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4a0f      	ldr	r2, [pc, #60]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b2e:	641a      	str	r2, [r3, #64]	; 0x40
 8001b30:	4a0e      	ldr	r2, [pc, #56]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a0c      	ldr	r2, [pc, #48]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b3c:	4a0b      	ldr	r2, [pc, #44]	; (8001b6c <HAL_SD_MspInit+0x1bc>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2100      	movs	r1, #0
 8001b46:	2031      	movs	r0, #49	; 0x31
 8001b48:	f001 fbc3 	bl	80032d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001b4c:	2031      	movs	r0, #49	; 0x31
 8001b4e:	f001 fbdc 	bl	800330a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8001b52:	bf00      	nop
 8001b54:	37b8      	adds	r7, #184	; 0xb8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40012c00 	.word	0x40012c00
 8001b60:	40023800 	.word	0x40023800
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020c00 	.word	0x40020c00
 8001b6c:	200001a4 	.word	0x200001a4
 8001b70:	40026458 	.word	0x40026458

08001b74 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001b7a:	4a1c      	ldr	r2, [pc, #112]	; (8001bec <MX_SPI1_Init+0x78>)
 8001b7c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b7e:	4b1a      	ldr	r3, [pc, #104]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001b80:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b84:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b86:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001b8c:	4b16      	ldr	r3, [pc, #88]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001b8e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001b92:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b94:	4b14      	ldr	r3, [pc, #80]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b9a:	4b13      	ldr	r3, [pc, #76]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001ba0:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001ba2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ba6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bba:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bc0:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001bc2:	2207      	movs	r2, #7
 8001bc4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bcc:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001bce:	2208      	movs	r2, #8
 8001bd0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bd2:	4805      	ldr	r0, [pc, #20]	; (8001be8 <MX_SPI1_Init+0x74>)
 8001bd4:	f004 fd5d 	bl	8006692 <HAL_SPI_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001bde:	f7ff febf 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	20000268 	.word	0x20000268
 8001bec:	40013000 	.word	0x40013000

08001bf0 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001bf4:	4b1b      	ldr	r3, [pc, #108]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001bf6:	4a1c      	ldr	r2, [pc, #112]	; (8001c68 <MX_SPI4_Init+0x78>)
 8001bf8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001bfa:	4b1a      	ldr	r3, [pc, #104]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001bfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c00:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8001c08:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c0a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001c0e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c10:	4b14      	ldr	r3, [pc, #80]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c16:	4b13      	ldr	r3, [pc, #76]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c1e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001c22:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001c24:	4b0f      	ldr	r3, [pc, #60]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c2a:	4b0e      	ldr	r3, [pc, #56]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c30:	4b0c      	ldr	r3, [pc, #48]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001c3c:	4b09      	ldr	r3, [pc, #36]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c3e:	2207      	movs	r2, #7
 8001c40:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c42:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c48:	4b06      	ldr	r3, [pc, #24]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c4a:	2208      	movs	r2, #8
 8001c4c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001c4e:	4805      	ldr	r0, [pc, #20]	; (8001c64 <MX_SPI4_Init+0x74>)
 8001c50:	f004 fd1f 	bl	8006692 <HAL_SPI_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001c5a:	f7ff fe81 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000204 	.word	0x20000204
 8001c68:	40013400 	.word	0x40013400

08001c6c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08c      	sub	sp, #48	; 0x30
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
 8001c80:	60da      	str	r2, [r3, #12]
 8001c82:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a3d      	ldr	r2, [pc, #244]	; (8001d80 <HAL_SPI_MspInit+0x114>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d145      	bne.n	8001d1a <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c8e:	4b3d      	ldr	r3, [pc, #244]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c92:	4a3c      	ldr	r2, [pc, #240]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001c94:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c98:	6453      	str	r3, [r2, #68]	; 0x44
 8001c9a:	4b3a      	ldr	r3, [pc, #232]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ca2:	61bb      	str	r3, [r7, #24]
 8001ca4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ca6:	4b37      	ldr	r3, [pc, #220]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	4a36      	ldr	r2, [pc, #216]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001cac:	f043 0308 	orr.w	r3, r3, #8
 8001cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb2:	4b34      	ldr	r3, [pc, #208]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001cbe:	4b31      	ldr	r3, [pc, #196]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	4a30      	ldr	r2, [pc, #192]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cca:	4b2e      	ldr	r3, [pc, #184]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	693b      	ldr	r3, [r7, #16]
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    PG10     ------> SPI1_NSS
    PG11     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = POTI_MOSI_Pin;
 8001cd6:	2380      	movs	r3, #128	; 0x80
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ce6:	2305      	movs	r3, #5
 8001ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(POTI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001cea:	f107 031c 	add.w	r3, r7, #28
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4825      	ldr	r0, [pc, #148]	; (8001d88 <HAL_SPI_MspInit+0x11c>)
 8001cf2:	f001 fecb 	bl	8003a8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = POTI_MISO_Pin|POTI_CS_Pin|POTI_SCK_Pin;
 8001cf6:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001cfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d04:	2303      	movs	r3, #3
 8001d06:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d08:	2305      	movs	r3, #5
 8001d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001d0c:	f107 031c 	add.w	r3, r7, #28
 8001d10:	4619      	mov	r1, r3
 8001d12:	481e      	ldr	r0, [pc, #120]	; (8001d8c <HAL_SPI_MspInit+0x120>)
 8001d14:	f001 feba 	bl	8003a8c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001d18:	e02d      	b.n	8001d76 <HAL_SPI_MspInit+0x10a>
  else if(spiHandle->Instance==SPI4)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4a1c      	ldr	r2, [pc, #112]	; (8001d90 <HAL_SPI_MspInit+0x124>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d128      	bne.n	8001d76 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001d24:	4b17      	ldr	r3, [pc, #92]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001d26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d28:	4a16      	ldr	r2, [pc, #88]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001d2a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d2e:	6453      	str	r3, [r2, #68]	; 0x44
 8001d30:	4b14      	ldr	r3, [pc, #80]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d3c:	4b11      	ldr	r3, [pc, #68]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d40:	4a10      	ldr	r2, [pc, #64]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001d42:	f043 0310 	orr.w	r3, r3, #16
 8001d46:	6313      	str	r3, [r2, #48]	; 0x30
 8001d48:	4b0e      	ldr	r3, [pc, #56]	; (8001d84 <HAL_SPI_MspInit+0x118>)
 8001d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4c:	f003 0310 	and.w	r3, r3, #16
 8001d50:	60bb      	str	r3, [r7, #8]
 8001d52:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ISOSPI_CS_Pin|ISOSPI_SCK_Pin|ISOSPI_MISO_Pin|ISOSPI_MOSI_Pin;
 8001d54:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001d58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d62:	2303      	movs	r3, #3
 8001d64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001d66:	2305      	movs	r3, #5
 8001d68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d6a:	f107 031c 	add.w	r3, r7, #28
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4808      	ldr	r0, [pc, #32]	; (8001d94 <HAL_SPI_MspInit+0x128>)
 8001d72:	f001 fe8b 	bl	8003a8c <HAL_GPIO_Init>
}
 8001d76:	bf00      	nop
 8001d78:	3730      	adds	r7, #48	; 0x30
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40013000 	.word	0x40013000
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40020c00 	.word	0x40020c00
 8001d8c:	40021800 	.word	0x40021800
 8001d90:	40013400 	.word	0x40013400
 8001d94:	40021000 	.word	0x40021000

08001d98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <HAL_MspInit+0x44>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	4a0e      	ldr	r2, [pc, #56]	; (8001ddc <HAL_MspInit+0x44>)
 8001da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001da8:	6413      	str	r3, [r2, #64]	; 0x40
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <HAL_MspInit+0x44>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_MspInit+0x44>)
 8001db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dba:	4a08      	ldr	r2, [pc, #32]	; (8001ddc <HAL_MspInit+0x44>)
 8001dbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_MspInit+0x44>)
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dca:	603b      	str	r3, [r7, #0]
 8001dcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40023800 	.word	0x40023800

08001de0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001de4:	bf00      	nop
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001df2:	e7fe      	b.n	8001df2 <HardFault_Handler+0x4>

08001df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001df8:	e7fe      	b.n	8001df8 <MemManage_Handler+0x4>

08001dfa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dfe:	e7fe      	b.n	8001dfe <BusFault_Handler+0x4>

08001e00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e04:	e7fe      	b.n	8001e04 <UsageFault_Handler+0x4>

08001e06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e06:	b480      	push	{r7}
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e0a:	bf00      	nop
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr

08001e30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e34:	f000 fb24 	bl	8002480 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001e40:	4802      	ldr	r0, [pc, #8]	; (8001e4c <SDMMC1_IRQHandler+0x10>)
 8001e42:	f003 fb7d 	bl	8005540 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	20000120 	.word	0x20000120

08001e50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e54:	4802      	ldr	r0, [pc, #8]	; (8001e60 <TIM6_DAC_IRQHandler+0x10>)
 8001e56:	f004 fe45 	bl	8006ae4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20000318 	.word	0x20000318

08001e64 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1);
 8001e68:	4802      	ldr	r0, [pc, #8]	; (8001e74 <DMA2_Stream3_IRQHandler+0x10>)
 8001e6a:	f001 fb99 	bl	80035a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	200001a4 	.word	0x200001a4

08001e78 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <SystemInit+0x28>)
 8001e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e82:	4a07      	ldr	r2, [pc, #28]	; (8001ea0 <SystemInit+0x28>)
 8001e84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e8c:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <SystemInit+0x28>)
 8001e8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e92:	609a      	str	r2, [r3, #8]
#endif
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	e000ed00 	.word	0xe000ed00

08001ea4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08c      	sub	sp, #48	; 0x30
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
 8001eb8:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001eba:	f107 030c 	add.w	r3, r7, #12
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
 8001ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec8:	463b      	mov	r3, r7
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	605a      	str	r2, [r3, #4]
 8001ed0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ed2:	4b35      	ldr	r3, [pc, #212]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001ed4:	4a35      	ldr	r2, [pc, #212]	; (8001fac <MX_TIM1_Init+0x108>)
 8001ed6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ed8:	4b33      	ldr	r3, [pc, #204]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ede:	4b32      	ldr	r3, [pc, #200]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ee4:	4b30      	ldr	r3, [pc, #192]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001ee6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eea:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eec:	4b2e      	ldr	r3, [pc, #184]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ef2:	4b2d      	ldr	r3, [pc, #180]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef8:	4b2b      	ldr	r3, [pc, #172]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001efe:	482a      	ldr	r0, [pc, #168]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001f00:	f004 fd99 	bl	8006a36 <HAL_TIM_IC_Init>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001f0a:	f7ff fd29 	bl	8001960 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001f0e:	2304      	movs	r3, #4
 8001f10:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001f12:	2350      	movs	r3, #80	; 0x50
 8001f14:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f16:	2300      	movs	r3, #0
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001f22:	f107 031c 	add.w	r3, r7, #28
 8001f26:	4619      	mov	r1, r3
 8001f28:	481f      	ldr	r0, [pc, #124]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001f2a:	f005 f8ab 	bl	8007084 <HAL_TIM_SlaveConfigSynchro>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001f34:	f7ff fd14 	bl	8001960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001f48:	f107 030c 	add.w	r3, r7, #12
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	4619      	mov	r1, r3
 8001f50:	4815      	ldr	r0, [pc, #84]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001f52:	f004 fee6 	bl	8006d22 <HAL_TIM_IC_ConfigChannel>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001f5c:	f7ff fd00 	bl	8001960 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001f60:	2302      	movs	r3, #2
 8001f62:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001f64:	2302      	movs	r3, #2
 8001f66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001f68:	f107 030c 	add.w	r3, r7, #12
 8001f6c:	2204      	movs	r2, #4
 8001f6e:	4619      	mov	r1, r3
 8001f70:	480d      	ldr	r0, [pc, #52]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001f72:	f004 fed6 	bl	8006d22 <HAL_TIM_IC_ConfigChannel>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001f7c:	f7ff fcf0 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f80:	2300      	movs	r3, #0
 8001f82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f84:	2300      	movs	r3, #0
 8001f86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4805      	ldr	r0, [pc, #20]	; (8001fa8 <MX_TIM1_Init+0x104>)
 8001f92:	f005 fe1d 	bl	8007bd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8001f9c:	f7ff fce0 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001fa0:	bf00      	nop
 8001fa2:	3730      	adds	r7, #48	; 0x30
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000364 	.word	0x20000364
 8001fac:	40010000 	.word	0x40010000

08001fb0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fb6:	f107 031c 	add.w	r3, r7, #28
 8001fba:	2200      	movs	r2, #0
 8001fbc:	601a      	str	r2, [r3, #0]
 8001fbe:	605a      	str	r2, [r3, #4]
 8001fc0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fc2:	463b      	mov	r3, r7
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	605a      	str	r2, [r3, #4]
 8001fca:	609a      	str	r2, [r3, #8]
 8001fcc:	60da      	str	r2, [r3, #12]
 8001fce:	611a      	str	r2, [r3, #16]
 8001fd0:	615a      	str	r2, [r3, #20]
 8001fd2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001fd4:	4b32      	ldr	r3, [pc, #200]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8001fd6:	4a33      	ldr	r2, [pc, #204]	; (80020a4 <MX_TIM4_Init+0xf4>)
 8001fd8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001fda:	4b31      	ldr	r3, [pc, #196]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe0:	4b2f      	ldr	r3, [pc, #188]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001fe6:	4b2e      	ldr	r3, [pc, #184]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8001fe8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fee:	4b2c      	ldr	r3, [pc, #176]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff4:	4b2a      	ldr	r3, [pc, #168]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ffa:	4829      	ldr	r0, [pc, #164]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8001ffc:	f004 fcc4 	bl	8006988 <HAL_TIM_PWM_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002006:	f7ff fcab 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800200e:	2300      	movs	r3, #0
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002012:	f107 031c 	add.w	r3, r7, #28
 8002016:	4619      	mov	r1, r3
 8002018:	4821      	ldr	r0, [pc, #132]	; (80020a0 <MX_TIM4_Init+0xf0>)
 800201a:	f005 fdd9 	bl	8007bd0 <HAL_TIMEx_MasterConfigSynchronization>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002024:	f7ff fc9c 	bl	8001960 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002028:	2360      	movs	r3, #96	; 0x60
 800202a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800202c:	2300      	movs	r3, #0
 800202e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002034:	2300      	movs	r3, #0
 8002036:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002038:	463b      	mov	r3, r7
 800203a:	2200      	movs	r2, #0
 800203c:	4619      	mov	r1, r3
 800203e:	4818      	ldr	r0, [pc, #96]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8002040:	f004 ff0c 	bl	8006e5c <HAL_TIM_PWM_ConfigChannel>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800204a:	f7ff fc89 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800204e:	463b      	mov	r3, r7
 8002050:	2204      	movs	r2, #4
 8002052:	4619      	mov	r1, r3
 8002054:	4812      	ldr	r0, [pc, #72]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8002056:	f004 ff01 	bl	8006e5c <HAL_TIM_PWM_ConfigChannel>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002060:	f7ff fc7e 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002064:	463b      	mov	r3, r7
 8002066:	2208      	movs	r2, #8
 8002068:	4619      	mov	r1, r3
 800206a:	480d      	ldr	r0, [pc, #52]	; (80020a0 <MX_TIM4_Init+0xf0>)
 800206c:	f004 fef6 	bl	8006e5c <HAL_TIM_PWM_ConfigChannel>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 8002076:	f7ff fc73 	bl	8001960 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800207a:	463b      	mov	r3, r7
 800207c:	220c      	movs	r2, #12
 800207e:	4619      	mov	r1, r3
 8002080:	4807      	ldr	r0, [pc, #28]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8002082:	f004 feeb 	bl	8006e5c <HAL_TIM_PWM_ConfigChannel>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 800208c:	f7ff fc68 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002090:	4803      	ldr	r0, [pc, #12]	; (80020a0 <MX_TIM4_Init+0xf0>)
 8002092:	f000 f8c9 	bl	8002228 <HAL_TIM_MspPostInit>

}
 8002096:	bf00      	nop
 8002098:	3728      	adds	r7, #40	; 0x28
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	200002cc 	.word	0x200002cc
 80020a4:	40000800 	.word	0x40000800

080020a8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ae:	1d3b      	adds	r3, r7, #4
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80020b8:	4b14      	ldr	r3, [pc, #80]	; (800210c <MX_TIM6_Init+0x64>)
 80020ba:	4a15      	ldr	r2, [pc, #84]	; (8002110 <MX_TIM6_Init+0x68>)
 80020bc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27;
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <MX_TIM6_Init+0x64>)
 80020c0:	221b      	movs	r2, #27
 80020c2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <MX_TIM6_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000;
 80020ca:	4b10      	ldr	r3, [pc, #64]	; (800210c <MX_TIM6_Init+0x64>)
 80020cc:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 80020d0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	; (800210c <MX_TIM6_Init+0x64>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80020d8:	480c      	ldr	r0, [pc, #48]	; (800210c <MX_TIM6_Init+0x64>)
 80020da:	f004 fb85 	bl	80067e8 <HAL_TIM_Base_Init>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80020e4:	f7ff fc3c 	bl	8001960 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e8:	2300      	movs	r3, #0
 80020ea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	4619      	mov	r1, r3
 80020f4:	4805      	ldr	r0, [pc, #20]	; (800210c <MX_TIM6_Init+0x64>)
 80020f6:	f005 fd6b 	bl	8007bd0 <HAL_TIMEx_MasterConfigSynchronization>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002100:	f7ff fc2e 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002104:	bf00      	nop
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	20000318 	.word	0x20000318
 8002110:	40001000 	.word	0x40001000

08002114 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08a      	sub	sp, #40	; 0x28
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a17      	ldr	r2, [pc, #92]	; (8002190 <HAL_TIM_IC_MspInit+0x7c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d128      	bne.n	8002188 <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002136:	4b17      	ldr	r3, [pc, #92]	; (8002194 <HAL_TIM_IC_MspInit+0x80>)
 8002138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800213a:	4a16      	ldr	r2, [pc, #88]	; (8002194 <HAL_TIM_IC_MspInit+0x80>)
 800213c:	f043 0301 	orr.w	r3, r3, #1
 8002140:	6453      	str	r3, [r2, #68]	; 0x44
 8002142:	4b14      	ldr	r3, [pc, #80]	; (8002194 <HAL_TIM_IC_MspInit+0x80>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800214e:	4b11      	ldr	r3, [pc, #68]	; (8002194 <HAL_TIM_IC_MspInit+0x80>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4a10      	ldr	r2, [pc, #64]	; (8002194 <HAL_TIM_IC_MspInit+0x80>)
 8002154:	f043 0310 	orr.w	r3, r3, #16
 8002158:	6313      	str	r3, [r2, #48]	; 0x30
 800215a:	4b0e      	ldr	r3, [pc, #56]	; (8002194 <HAL_TIM_IC_MspInit+0x80>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	f003 0310 	and.w	r3, r3, #16
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = IMD_PWM_Pin;
 8002166:	f44f 7300 	mov.w	r3, #512	; 0x200
 800216a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216c:	2302      	movs	r3, #2
 800216e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002174:	2300      	movs	r3, #0
 8002176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002178:	2301      	movs	r3, #1
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IMD_PWM_GPIO_Port, &GPIO_InitStruct);
 800217c:	f107 0314 	add.w	r3, r7, #20
 8002180:	4619      	mov	r1, r3
 8002182:	4805      	ldr	r0, [pc, #20]	; (8002198 <HAL_TIM_IC_MspInit+0x84>)
 8002184:	f001 fc82 	bl	8003a8c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002188:	bf00      	nop
 800218a:	3728      	adds	r7, #40	; 0x28
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40010000 	.word	0x40010000
 8002194:	40023800 	.word	0x40023800
 8002198:	40021000 	.word	0x40021000

0800219c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a0a      	ldr	r2, [pc, #40]	; (80021d4 <HAL_TIM_PWM_MspInit+0x38>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d10b      	bne.n	80021c6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021ae:	4b0a      	ldr	r3, [pc, #40]	; (80021d8 <HAL_TIM_PWM_MspInit+0x3c>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	4a09      	ldr	r2, [pc, #36]	; (80021d8 <HAL_TIM_PWM_MspInit+0x3c>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6413      	str	r3, [r2, #64]	; 0x40
 80021ba:	4b07      	ldr	r3, [pc, #28]	; (80021d8 <HAL_TIM_PWM_MspInit+0x3c>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80021c6:	bf00      	nop
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40000800 	.word	0x40000800
 80021d8:	40023800 	.word	0x40023800

080021dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a0d      	ldr	r2, [pc, #52]	; (8002220 <HAL_TIM_Base_MspInit+0x44>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d113      	bne.n	8002216 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021ee:	4b0d      	ldr	r3, [pc, #52]	; (8002224 <HAL_TIM_Base_MspInit+0x48>)
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	4a0c      	ldr	r2, [pc, #48]	; (8002224 <HAL_TIM_Base_MspInit+0x48>)
 80021f4:	f043 0310 	orr.w	r3, r3, #16
 80021f8:	6413      	str	r3, [r2, #64]	; 0x40
 80021fa:	4b0a      	ldr	r3, [pc, #40]	; (8002224 <HAL_TIM_Base_MspInit+0x48>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	f003 0310 	and.w	r3, r3, #16
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002206:	2200      	movs	r2, #0
 8002208:	2100      	movs	r1, #0
 800220a:	2036      	movs	r0, #54	; 0x36
 800220c:	f001 f861 	bl	80032d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002210:	2036      	movs	r0, #54	; 0x36
 8002212:	f001 f87a 	bl	800330a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002216:	bf00      	nop
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	40001000 	.word	0x40001000
 8002224:	40023800 	.word	0x40023800

08002228 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b088      	sub	sp, #32
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 030c 	add.w	r3, r7, #12
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a11      	ldr	r2, [pc, #68]	; (800228c <HAL_TIM_MspPostInit+0x64>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d11c      	bne.n	8002284 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800224a:	4b11      	ldr	r3, [pc, #68]	; (8002290 <HAL_TIM_MspPostInit+0x68>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	4a10      	ldr	r2, [pc, #64]	; (8002290 <HAL_TIM_MspPostInit+0x68>)
 8002250:	f043 0308 	orr.w	r3, r3, #8
 8002254:	6313      	str	r3, [r2, #48]	; 0x30
 8002256:	4b0e      	ldr	r3, [pc, #56]	; (8002290 <HAL_TIM_MspPostInit+0x68>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	60bb      	str	r3, [r7, #8]
 8002260:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWM_HV_N_Pin|PWM_HV_P_Pin|PWM_HV_M_Pin|PWM_HV_Charger_Pin;
 8002262:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002266:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002268:	2302      	movs	r3, #2
 800226a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002270:	2300      	movs	r3, #0
 8002272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002274:	2302      	movs	r3, #2
 8002276:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002278:	f107 030c 	add.w	r3, r7, #12
 800227c:	4619      	mov	r1, r3
 800227e:	4805      	ldr	r0, [pc, #20]	; (8002294 <HAL_TIM_MspPostInit+0x6c>)
 8002280:	f001 fc04 	bl	8003a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002284:	bf00      	nop
 8002286:	3720      	adds	r7, #32
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40000800 	.word	0x40000800
 8002290:	40023800 	.word	0x40023800
 8002294:	40020c00 	.word	0x40020c00

08002298 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800229c:	4b14      	ldr	r3, [pc, #80]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 800229e:	4a15      	ldr	r2, [pc, #84]	; (80022f4 <MX_USART2_UART_Init+0x5c>)
 80022a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80022a2:	4b13      	ldr	r3, [pc, #76]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80022a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022aa:	4b11      	ldr	r3, [pc, #68]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022b0:	4b0f      	ldr	r3, [pc, #60]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022bc:	4b0c      	ldr	r3, [pc, #48]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022be:	220c      	movs	r2, #12
 80022c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022c2:	4b0b      	ldr	r3, [pc, #44]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022c8:	4b09      	ldr	r3, [pc, #36]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ce:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022d4:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022da:	4805      	ldr	r0, [pc, #20]	; (80022f0 <MX_USART2_UART_Init+0x58>)
 80022dc:	f005 fd24 	bl	8007d28 <HAL_UART_Init>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80022e6:	f7ff fb3b 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	200003b0 	.word	0x200003b0
 80022f4:	40004400 	.word	0x40004400

080022f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b0ae      	sub	sp, #184	; 0xb8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002310:	f107 0314 	add.w	r3, r7, #20
 8002314:	2290      	movs	r2, #144	; 0x90
 8002316:	2100      	movs	r1, #0
 8002318:	4618      	mov	r0, r3
 800231a:	f009 ffdd 	bl	800c2d8 <memset>
  if(uartHandle->Instance==USART2)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a21      	ldr	r2, [pc, #132]	; (80023a8 <HAL_UART_MspInit+0xb0>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d13a      	bne.n	800239e <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002328:	2380      	movs	r3, #128	; 0x80
 800232a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800232c:	2300      	movs	r3, #0
 800232e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	4618      	mov	r0, r3
 8002336:	f002 fa5b 	bl	80047f0 <HAL_RCCEx_PeriphCLKConfig>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002340:	f7ff fb0e 	bl	8001960 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002344:	4b19      	ldr	r3, [pc, #100]	; (80023ac <HAL_UART_MspInit+0xb4>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	4a18      	ldr	r2, [pc, #96]	; (80023ac <HAL_UART_MspInit+0xb4>)
 800234a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800234e:	6413      	str	r3, [r2, #64]	; 0x40
 8002350:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HAL_UART_MspInit+0xb4>)
 8002352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002354:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002358:	613b      	str	r3, [r7, #16]
 800235a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800235c:	4b13      	ldr	r3, [pc, #76]	; (80023ac <HAL_UART_MspInit+0xb4>)
 800235e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002360:	4a12      	ldr	r2, [pc, #72]	; (80023ac <HAL_UART_MspInit+0xb4>)
 8002362:	f043 0308 	orr.w	r3, r3, #8
 8002366:	6313      	str	r3, [r2, #48]	; 0x30
 8002368:	4b10      	ldr	r3, [pc, #64]	; (80023ac <HAL_UART_MspInit+0xb4>)
 800236a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002374:	2360      	movs	r3, #96	; 0x60
 8002376:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237a:	2302      	movs	r3, #2
 800237c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002380:	2300      	movs	r3, #0
 8002382:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002386:	2303      	movs	r3, #3
 8002388:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800238c:	2307      	movs	r3, #7
 800238e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002392:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002396:	4619      	mov	r1, r3
 8002398:	4805      	ldr	r0, [pc, #20]	; (80023b0 <HAL_UART_MspInit+0xb8>)
 800239a:	f001 fb77 	bl	8003a8c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800239e:	bf00      	nop
 80023a0:	37b8      	adds	r7, #184	; 0xb8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	40004400 	.word	0x40004400
 80023ac:	40023800 	.word	0x40023800
 80023b0:	40020c00 	.word	0x40020c00

080023b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80023b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80023ba:	e003      	b.n	80023c4 <LoopCopyDataInit>

080023bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80023bc:	4b0c      	ldr	r3, [pc, #48]	; (80023f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80023be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80023c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80023c2:	3104      	adds	r1, #4

080023c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80023c4:	480b      	ldr	r0, [pc, #44]	; (80023f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80023c6:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80023c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80023ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80023cc:	d3f6      	bcc.n	80023bc <CopyDataInit>
  ldr  r2, =_sbss
 80023ce:	4a0b      	ldr	r2, [pc, #44]	; (80023fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80023d0:	e002      	b.n	80023d8 <LoopFillZerobss>

080023d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80023d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80023d4:	f842 3b04 	str.w	r3, [r2], #4

080023d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80023d8:	4b09      	ldr	r3, [pc, #36]	; (8002400 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80023da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80023dc:	d3f9      	bcc.n	80023d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023de:	f7ff fd4b 	bl	8001e78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023e2:	f009 ff55 	bl	800c290 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023e6:	f7ff f82f 	bl	8001448 <main>
  bx  lr    
 80023ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023ec:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80023f0:	0800c990 	.word	0x0800c990
  ldr  r0, =_sdata
 80023f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80023f8:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 80023fc:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002400:	200008a0 	.word	0x200008a0

08002404 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002404:	e7fe      	b.n	8002404 <ADC_IRQHandler>

08002406 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800240a:	2003      	movs	r0, #3
 800240c:	f000 ff56 	bl	80032bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002410:	2000      	movs	r0, #0
 8002412:	f000 f805 	bl	8002420 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002416:	f7ff fcbf 	bl	8001d98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	bd80      	pop	{r7, pc}

08002420 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002428:	4b12      	ldr	r3, [pc, #72]	; (8002474 <HAL_InitTick+0x54>)
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	4b12      	ldr	r3, [pc, #72]	; (8002478 <HAL_InitTick+0x58>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	4619      	mov	r1, r3
 8002432:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002436:	fbb3 f3f1 	udiv	r3, r3, r1
 800243a:	fbb2 f3f3 	udiv	r3, r2, r3
 800243e:	4618      	mov	r0, r3
 8002440:	f000 ff71 	bl	8003326 <HAL_SYSTICK_Config>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e00e      	b.n	800246c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2b0f      	cmp	r3, #15
 8002452:	d80a      	bhi.n	800246a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002454:	2200      	movs	r2, #0
 8002456:	6879      	ldr	r1, [r7, #4]
 8002458:	f04f 30ff 	mov.w	r0, #4294967295
 800245c:	f000 ff39 	bl	80032d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002460:	4a06      	ldr	r2, [pc, #24]	; (800247c <HAL_InitTick+0x5c>)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002466:	2300      	movs	r3, #0
 8002468:	e000      	b.n	800246c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000000 	.word	0x20000000
 8002478:	20000008 	.word	0x20000008
 800247c:	20000004 	.word	0x20000004

08002480 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <HAL_IncTick+0x20>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <HAL_IncTick+0x24>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4413      	add	r3, r2
 8002490:	4a04      	ldr	r2, [pc, #16]	; (80024a4 <HAL_IncTick+0x24>)
 8002492:	6013      	str	r3, [r2, #0]
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	20000008 	.word	0x20000008
 80024a4:	20000434 	.word	0x20000434

080024a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return uwTick;
 80024ac:	4b03      	ldr	r3, [pc, #12]	; (80024bc <HAL_GetTick+0x14>)
 80024ae:	681b      	ldr	r3, [r3, #0]
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	20000434 	.word	0x20000434

080024c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024c8:	f7ff ffee 	bl	80024a8 <HAL_GetTick>
 80024cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d005      	beq.n	80024e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024da:	4b0a      	ldr	r3, [pc, #40]	; (8002504 <HAL_Delay+0x44>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	4413      	add	r3, r2
 80024e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024e6:	bf00      	nop
 80024e8:	f7ff ffde 	bl	80024a8 <HAL_GetTick>
 80024ec:	4602      	mov	r2, r0
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	68fa      	ldr	r2, [r7, #12]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d8f7      	bhi.n	80024e8 <HAL_Delay+0x28>
  {
  }
}
 80024f8:	bf00      	nop
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000008 	.word	0x20000008

08002508 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 800250c:	4b02      	ldr	r3, [pc, #8]	; (8002518 <HAL_GetHalVersion+0x10>)
}
 800250e:	4618      	mov	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	01020a00 	.word	0x01020a00

0800251c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002520:	4b03      	ldr	r3, [pc, #12]	; (8002530 <HAL_GetREVID+0x14>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0c1b      	lsrs	r3, r3, #16
}
 8002526:	4618      	mov	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	e0042000 	.word	0xe0042000

08002534 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002538:	4b04      	ldr	r3, [pc, #16]	; (800254c <HAL_GetDEVID+0x18>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8002540:	4618      	mov	r0, r3
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop
 800254c:	e0042000 	.word	0xe0042000

08002550 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8002554:	4b03      	ldr	r3, [pc, #12]	; (8002564 <HAL_GetUIDw0+0x14>)
 8002556:	681b      	ldr	r3, [r3, #0]
}
 8002558:	4618      	mov	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	1ff0f420 	.word	0x1ff0f420

08002568 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800256c:	4b03      	ldr	r3, [pc, #12]	; (800257c <HAL_GetUIDw1+0x14>)
 800256e:	681b      	ldr	r3, [r3, #0]
}
 8002570:	4618      	mov	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	1ff0f424 	.word	0x1ff0f424

08002580 <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002584:	4b03      	ldr	r3, [pc, #12]	; (8002594 <HAL_GetUIDw2+0x14>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	1ff0f428 	.word	0x1ff0f428

08002598 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025a0:	2300      	movs	r3, #0
 80025a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e031      	b.n	8002612 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d109      	bne.n	80025ca <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7fe fc36 	bl	8000e28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	f003 0310 	and.w	r3, r3, #16
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d116      	bne.n	8002604 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025da:	4b10      	ldr	r3, [pc, #64]	; (800261c <HAL_ADC_Init+0x84>)
 80025dc:	4013      	ands	r3, r2
 80025de:	f043 0202 	orr.w	r2, r3, #2
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f000 f970 	bl	80028cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f6:	f023 0303 	bic.w	r3, r3, #3
 80025fa:	f043 0201 	orr.w	r2, r3, #1
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	641a      	str	r2, [r3, #64]	; 0x40
 8002602:	e001      	b.n	8002608 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002610:	7bfb      	ldrb	r3, [r7, #15]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3710      	adds	r7, #16
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	ffffeefd 	.word	0xffffeefd

08002620 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002620:	b480      	push	{r7}
 8002622:	b085      	sub	sp, #20
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
 8002628:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800262a:	2300      	movs	r3, #0
 800262c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002634:	2b01      	cmp	r3, #1
 8002636:	d101      	bne.n	800263c <HAL_ADC_ConfigChannel+0x1c>
 8002638:	2302      	movs	r3, #2
 800263a:	e136      	b.n	80028aa <HAL_ADC_ConfigChannel+0x28a>
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2b09      	cmp	r3, #9
 800264a:	d93a      	bls.n	80026c2 <HAL_ADC_ConfigChannel+0xa2>
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002654:	d035      	beq.n	80026c2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	68d9      	ldr	r1, [r3, #12]
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	b29b      	uxth	r3, r3
 8002662:	461a      	mov	r2, r3
 8002664:	4613      	mov	r3, r2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	4413      	add	r3, r2
 800266a:	3b1e      	subs	r3, #30
 800266c:	2207      	movs	r2, #7
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	43da      	mvns	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	400a      	ands	r2, r1
 800267a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a8d      	ldr	r2, [pc, #564]	; (80028b8 <HAL_ADC_ConfigChannel+0x298>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d10a      	bne.n	800269c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68d9      	ldr	r1, [r3, #12]
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	061a      	lsls	r2, r3, #24
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800269a:	e035      	b.n	8002708 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	68d9      	ldr	r1, [r3, #12]
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	689a      	ldr	r2, [r3, #8]
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	4618      	mov	r0, r3
 80026ae:	4603      	mov	r3, r0
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	4403      	add	r3, r0
 80026b4:	3b1e      	subs	r3, #30
 80026b6:	409a      	lsls	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026c0:	e022      	b.n	8002708 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6919      	ldr	r1, [r3, #16]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	461a      	mov	r2, r3
 80026d0:	4613      	mov	r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	4413      	add	r3, r2
 80026d6:	2207      	movs	r2, #7
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43da      	mvns	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	400a      	ands	r2, r1
 80026e4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6919      	ldr	r1, [r3, #16]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	4618      	mov	r0, r3
 80026f8:	4603      	mov	r3, r0
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	4403      	add	r3, r0
 80026fe:	409a      	lsls	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	2b06      	cmp	r3, #6
 800270e:	d824      	bhi.n	800275a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685a      	ldr	r2, [r3, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	3b05      	subs	r3, #5
 8002722:	221f      	movs	r2, #31
 8002724:	fa02 f303 	lsl.w	r3, r2, r3
 8002728:	43da      	mvns	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	400a      	ands	r2, r1
 8002730:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	b29b      	uxth	r3, r3
 800273e:	4618      	mov	r0, r3
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	3b05      	subs	r3, #5
 800274c:	fa00 f203 	lsl.w	r2, r0, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	430a      	orrs	r2, r1
 8002756:	635a      	str	r2, [r3, #52]	; 0x34
 8002758:	e04c      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b0c      	cmp	r3, #12
 8002760:	d824      	bhi.n	80027ac <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	4613      	mov	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	3b23      	subs	r3, #35	; 0x23
 8002774:	221f      	movs	r2, #31
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43da      	mvns	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	400a      	ands	r2, r1
 8002782:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	b29b      	uxth	r3, r3
 8002790:	4618      	mov	r0, r3
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	4613      	mov	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4413      	add	r3, r2
 800279c:	3b23      	subs	r3, #35	; 0x23
 800279e:	fa00 f203 	lsl.w	r2, r0, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	430a      	orrs	r2, r1
 80027a8:	631a      	str	r2, [r3, #48]	; 0x30
 80027aa:	e023      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685a      	ldr	r2, [r3, #4]
 80027b6:	4613      	mov	r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	3b41      	subs	r3, #65	; 0x41
 80027be:	221f      	movs	r2, #31
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43da      	mvns	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	400a      	ands	r2, r1
 80027cc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	b29b      	uxth	r3, r3
 80027da:	4618      	mov	r0, r3
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	3b41      	subs	r3, #65	; 0x41
 80027e8:	fa00 f203 	lsl.w	r2, r0, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a30      	ldr	r2, [pc, #192]	; (80028bc <HAL_ADC_ConfigChannel+0x29c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10a      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x1f4>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002806:	d105      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002808:	4b2d      	ldr	r3, [pc, #180]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	4a2c      	ldr	r2, [pc, #176]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800280e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002812:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a28      	ldr	r2, [pc, #160]	; (80028bc <HAL_ADC_ConfigChannel+0x29c>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d10f      	bne.n	800283e <HAL_ADC_ConfigChannel+0x21e>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b12      	cmp	r3, #18
 8002824:	d10b      	bne.n	800283e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002826:	4b26      	ldr	r3, [pc, #152]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	4a25      	ldr	r2, [pc, #148]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800282c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002830:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002832:	4b23      	ldr	r3, [pc, #140]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	4a22      	ldr	r2, [pc, #136]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002838:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800283c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a1e      	ldr	r2, [pc, #120]	; (80028bc <HAL_ADC_ConfigChannel+0x29c>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d12b      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x280>
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a1a      	ldr	r2, [pc, #104]	; (80028b8 <HAL_ADC_ConfigChannel+0x298>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d003      	beq.n	800285a <HAL_ADC_ConfigChannel+0x23a>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	2b11      	cmp	r3, #17
 8002858:	d122      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800285a:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	4a18      	ldr	r2, [pc, #96]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002860:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002864:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002866:	4b16      	ldr	r3, [pc, #88]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	4a15      	ldr	r2, [pc, #84]	; (80028c0 <HAL_ADC_ConfigChannel+0x2a0>)
 800286c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002870:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a10      	ldr	r2, [pc, #64]	; (80028b8 <HAL_ADC_ConfigChannel+0x298>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d111      	bne.n	80028a0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800287c:	4b11      	ldr	r3, [pc, #68]	; (80028c4 <HAL_ADC_ConfigChannel+0x2a4>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a11      	ldr	r2, [pc, #68]	; (80028c8 <HAL_ADC_ConfigChannel+0x2a8>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	0c9a      	lsrs	r2, r3, #18
 8002888:	4613      	mov	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4413      	add	r3, r2
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002892:	e002      	b.n	800289a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	3b01      	subs	r3, #1
 8002898:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d1f9      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028a8:	2300      	movs	r3, #0
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	10000012 	.word	0x10000012
 80028bc:	40012000 	.word	0x40012000
 80028c0:	40012300 	.word	0x40012300
 80028c4:	20000000 	.word	0x20000000
 80028c8:	431bde83 	.word	0x431bde83

080028cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80028d4:	4b78      	ldr	r3, [pc, #480]	; (8002ab8 <ADC_Init+0x1ec>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	4a77      	ldr	r2, [pc, #476]	; (8002ab8 <ADC_Init+0x1ec>)
 80028da:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80028de:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80028e0:	4b75      	ldr	r3, [pc, #468]	; (8002ab8 <ADC_Init+0x1ec>)
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	4973      	ldr	r1, [pc, #460]	; (8002ab8 <ADC_Init+0x1ec>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6859      	ldr	r1, [r3, #4]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	021a      	lsls	r2, r3, #8
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002920:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	6859      	ldr	r1, [r3, #4]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002942:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6899      	ldr	r1, [r3, #8]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	68da      	ldr	r2, [r3, #12]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295a:	4a58      	ldr	r2, [pc, #352]	; (8002abc <ADC_Init+0x1f0>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d022      	beq.n	80029a6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689a      	ldr	r2, [r3, #8]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800296e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6899      	ldr	r1, [r3, #8]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002990:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	6899      	ldr	r1, [r3, #8]
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	e00f      	b.n	80029c6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689a      	ldr	r2, [r3, #8]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f022 0202 	bic.w	r2, r2, #2
 80029d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6899      	ldr	r1, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	005a      	lsls	r2, r3, #1
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	430a      	orrs	r2, r1
 80029e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d01b      	beq.n	8002a2c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a02:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685a      	ldr	r2, [r3, #4]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a12:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6859      	ldr	r1, [r3, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1e:	3b01      	subs	r3, #1
 8002a20:	035a      	lsls	r2, r3, #13
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	e007      	b.n	8002a3c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a3a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	051a      	lsls	r2, r3, #20
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689a      	ldr	r2, [r3, #8]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002a70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6899      	ldr	r1, [r3, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a7e:	025a      	lsls	r2, r3, #9
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	689a      	ldr	r2, [r3, #8]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6899      	ldr	r1, [r3, #8]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	029a      	lsls	r2, r3, #10
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	609a      	str	r2, [r3, #8]
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr
 8002ab8:	40012300 	.word	0x40012300
 8002abc:	0f000001 	.word	0x0f000001

08002ac0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e0ed      	b.n	8002cae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d102      	bne.n	8002ae4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7fe fa4e 	bl	8000f80 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002af4:	f7ff fcd8 	bl	80024a8 <HAL_GetTick>
 8002af8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002afa:	e012      	b.n	8002b22 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002afc:	f7ff fcd4 	bl	80024a8 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b0a      	cmp	r3, #10
 8002b08:	d90b      	bls.n	8002b22 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2205      	movs	r2, #5
 8002b1a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e0c5      	b.n	8002cae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0e5      	beq.n	8002afc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0202 	bic.w	r2, r2, #2
 8002b3e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b40:	f7ff fcb2 	bl	80024a8 <HAL_GetTick>
 8002b44:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b46:	e012      	b.n	8002b6e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b48:	f7ff fcae 	bl	80024a8 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b0a      	cmp	r3, #10
 8002b54:	d90b      	bls.n	8002b6e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b5a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2205      	movs	r2, #5
 8002b66:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e09f      	b.n	8002cae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1e5      	bne.n	8002b48 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	7e1b      	ldrb	r3, [r3, #24]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d108      	bne.n	8002b96 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	e007      	b.n	8002ba6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ba4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	7e5b      	ldrb	r3, [r3, #25]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d108      	bne.n	8002bc0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	e007      	b.n	8002bd0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	7e9b      	ldrb	r3, [r3, #26]
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d108      	bne.n	8002bea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f042 0220 	orr.w	r2, r2, #32
 8002be6:	601a      	str	r2, [r3, #0]
 8002be8:	e007      	b.n	8002bfa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0220 	bic.w	r2, r2, #32
 8002bf8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	7edb      	ldrb	r3, [r3, #27]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d108      	bne.n	8002c14 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0210 	bic.w	r2, r2, #16
 8002c10:	601a      	str	r2, [r3, #0]
 8002c12:	e007      	b.n	8002c24 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f042 0210 	orr.w	r2, r2, #16
 8002c22:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	7f1b      	ldrb	r3, [r3, #28]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d108      	bne.n	8002c3e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0208 	orr.w	r2, r2, #8
 8002c3a:	601a      	str	r2, [r3, #0]
 8002c3c:	e007      	b.n	8002c4e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0208 	bic.w	r2, r2, #8
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	7f5b      	ldrb	r3, [r3, #29]
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d108      	bne.n	8002c68 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f042 0204 	orr.w	r2, r2, #4
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	e007      	b.n	8002c78 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 0204 	bic.w	r2, r2, #4
 8002c76:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	691b      	ldr	r3, [r3, #16]
 8002c86:	431a      	orrs	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	ea42 0103 	orr.w	r1, r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	1e5a      	subs	r2, r3, #1
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3710      	adds	r7, #16
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
	...

08002cb8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b087      	sub	sp, #28
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cce:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002cd0:	7cfb      	ldrb	r3, [r7, #19]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d003      	beq.n	8002cde <HAL_CAN_ConfigFilter+0x26>
 8002cd6:	7cfb      	ldrb	r3, [r7, #19]
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	f040 80c7 	bne.w	8002e6c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a69      	ldr	r2, [pc, #420]	; (8002e88 <HAL_CAN_ConfigFilter+0x1d0>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d001      	beq.n	8002cec <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8002ce8:	4b68      	ldr	r3, [pc, #416]	; (8002e8c <HAL_CAN_ConfigFilter+0x1d4>)
 8002cea:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002cf2:	f043 0201 	orr.w	r2, r3, #1
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	4a63      	ldr	r2, [pc, #396]	; (8002e8c <HAL_CAN_ConfigFilter+0x1d4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d111      	bne.n	8002d28 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002d0a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d1e:	021b      	lsls	r3, r3, #8
 8002d20:	431a      	orrs	r2, r3
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	695b      	ldr	r3, [r3, #20]
 8002d2c:	f003 031f 	and.w	r3, r3, #31
 8002d30:	2201      	movs	r2, #1
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	43db      	mvns	r3, r3
 8002d42:	401a      	ands	r2, r3
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d123      	bne.n	8002d9a <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	43db      	mvns	r3, r3
 8002d5c:	401a      	ands	r2, r3
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002d74:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	3248      	adds	r2, #72	; 0x48
 8002d7a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d8e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002d90:	6979      	ldr	r1, [r7, #20]
 8002d92:	3348      	adds	r3, #72	; 0x48
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	440b      	add	r3, r1
 8002d98:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d122      	bne.n	8002de8 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002dc2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	3248      	adds	r2, #72	; 0x48
 8002dc8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ddc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002dde:	6979      	ldr	r1, [r7, #20]
 8002de0:	3348      	adds	r3, #72	; 0x48
 8002de2:	00db      	lsls	r3, r3, #3
 8002de4:	440b      	add	r3, r1
 8002de6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d109      	bne.n	8002e04 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	401a      	ands	r2, r3
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002e02:	e007      	b.n	8002e14 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d109      	bne.n	8002e30 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	43db      	mvns	r3, r3
 8002e26:	401a      	ands	r2, r3
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002e2e:	e007      	b.n	8002e40 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	6a1b      	ldr	r3, [r3, #32]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d107      	bne.n	8002e58 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	431a      	orrs	r2, r3
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002e5e:	f023 0201 	bic.w	r2, r3, #1
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e006      	b.n	8002e7a <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e70:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
  }
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	40003400 	.word	0x40003400
 8002e8c:	40006400 	.word	0x40006400

08002e90 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d12e      	bne.n	8002f02 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 0201 	bic.w	r2, r2, #1
 8002eba:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ebc:	f7ff faf4 	bl	80024a8 <HAL_GetTick>
 8002ec0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002ec2:	e012      	b.n	8002eea <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ec4:	f7ff faf0 	bl	80024a8 <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b0a      	cmp	r3, #10
 8002ed0:	d90b      	bls.n	8002eea <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2205      	movs	r2, #5
 8002ee2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e012      	b.n	8002f10 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1e5      	bne.n	8002ec4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	e006      	b.n	8002f10 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f06:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
  }
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b089      	sub	sp, #36	; 0x24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
 8002f24:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f2c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f36:	7ffb      	ldrb	r3, [r7, #31]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d003      	beq.n	8002f44 <HAL_CAN_AddTxMessage+0x2c>
 8002f3c:	7ffb      	ldrb	r3, [r7, #31]
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	f040 80b8 	bne.w	80030b4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d10a      	bne.n	8002f64 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d105      	bne.n	8002f64 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f000 80a0 	beq.w	80030a4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	0e1b      	lsrs	r3, r3, #24
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d907      	bls.n	8002f84 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e09e      	b.n	80030c2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002f84:	2201      	movs	r2, #1
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	409a      	lsls	r2, r3
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10d      	bne.n	8002fb2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002fa0:	68f9      	ldr	r1, [r7, #12]
 8002fa2:	6809      	ldr	r1, [r1, #0]
 8002fa4:	431a      	orrs	r2, r3
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	3318      	adds	r3, #24
 8002faa:	011b      	lsls	r3, r3, #4
 8002fac:	440b      	add	r3, r1
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	e00f      	b.n	8002fd2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fbc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fc2:	68f9      	ldr	r1, [r7, #12]
 8002fc4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002fc6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	3318      	adds	r3, #24
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	440b      	add	r3, r1
 8002fd0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6819      	ldr	r1, [r3, #0]
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	3318      	adds	r3, #24
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	440b      	add	r3, r1
 8002fe2:	3304      	adds	r3, #4
 8002fe4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	7d1b      	ldrb	r3, [r3, #20]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d111      	bne.n	8003012 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	3318      	adds	r3, #24
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	6811      	ldr	r1, [r2, #0]
 8003002:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	3318      	adds	r3, #24
 800300a:	011b      	lsls	r3, r3, #4
 800300c:	440b      	add	r3, r1
 800300e:	3304      	adds	r3, #4
 8003010:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	3307      	adds	r3, #7
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	061a      	lsls	r2, r3, #24
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	3306      	adds	r3, #6
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	041b      	lsls	r3, r3, #16
 8003022:	431a      	orrs	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3305      	adds	r3, #5
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	021b      	lsls	r3, r3, #8
 800302c:	4313      	orrs	r3, r2
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	3204      	adds	r2, #4
 8003032:	7812      	ldrb	r2, [r2, #0]
 8003034:	4610      	mov	r0, r2
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	6811      	ldr	r1, [r2, #0]
 800303a:	ea43 0200 	orr.w	r2, r3, r0
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	440b      	add	r3, r1
 8003044:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003048:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	3303      	adds	r3, #3
 800304e:	781b      	ldrb	r3, [r3, #0]
 8003050:	061a      	lsls	r2, r3, #24
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	3302      	adds	r3, #2
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	041b      	lsls	r3, r3, #16
 800305a:	431a      	orrs	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3301      	adds	r3, #1
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	4313      	orrs	r3, r2
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	7812      	ldrb	r2, [r2, #0]
 800306a:	4610      	mov	r0, r2
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	6811      	ldr	r1, [r2, #0]
 8003070:	ea43 0200 	orr.w	r2, r3, r0
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	011b      	lsls	r3, r3, #4
 8003078:	440b      	add	r3, r1
 800307a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800307e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	3318      	adds	r3, #24
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	4413      	add	r3, r2
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	6811      	ldr	r1, [r2, #0]
 8003092:	f043 0201 	orr.w	r2, r3, #1
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	3318      	adds	r3, #24
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	440b      	add	r3, r1
 800309e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80030a0:	2300      	movs	r3, #0
 80030a2:	e00e      	b.n	80030c2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e006      	b.n	80030c2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
  }
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3724      	adds	r7, #36	; 0x24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b085      	sub	sp, #20
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
 80030d6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030de:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80030e0:	7bfb      	ldrb	r3, [r7, #15]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d002      	beq.n	80030ec <HAL_CAN_ActivateNotification+0x1e>
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d109      	bne.n	8003100 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6959      	ldr	r1, [r3, #20]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	430a      	orrs	r2, r1
 80030fa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80030fc:	2300      	movs	r3, #0
 80030fe:	e006      	b.n	800310e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003104:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
  }
}
 800310e:	4618      	mov	r0, r3
 8003110:	3714      	adds	r7, #20
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
	...

0800311c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800311c:	b480      	push	{r7}
 800311e:	b085      	sub	sp, #20
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f003 0307 	and.w	r3, r3, #7
 800312a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800312c:	4b0b      	ldr	r3, [pc, #44]	; (800315c <__NVIC_SetPriorityGrouping+0x40>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003132:	68ba      	ldr	r2, [r7, #8]
 8003134:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003138:	4013      	ands	r3, r2
 800313a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003144:	4b06      	ldr	r3, [pc, #24]	; (8003160 <__NVIC_SetPriorityGrouping+0x44>)
 8003146:	4313      	orrs	r3, r2
 8003148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800314a:	4a04      	ldr	r2, [pc, #16]	; (800315c <__NVIC_SetPriorityGrouping+0x40>)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	60d3      	str	r3, [r2, #12]
}
 8003150:	bf00      	nop
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	e000ed00 	.word	0xe000ed00
 8003160:	05fa0000 	.word	0x05fa0000

08003164 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003168:	4b04      	ldr	r3, [pc, #16]	; (800317c <__NVIC_GetPriorityGrouping+0x18>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	0a1b      	lsrs	r3, r3, #8
 800316e:	f003 0307 	and.w	r3, r3, #7
}
 8003172:	4618      	mov	r0, r3
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	e000ed00 	.word	0xe000ed00

08003180 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	4603      	mov	r3, r0
 8003188:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800318a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318e:	2b00      	cmp	r3, #0
 8003190:	db0b      	blt.n	80031aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003192:	79fb      	ldrb	r3, [r7, #7]
 8003194:	f003 021f 	and.w	r2, r3, #31
 8003198:	4907      	ldr	r1, [pc, #28]	; (80031b8 <__NVIC_EnableIRQ+0x38>)
 800319a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319e:	095b      	lsrs	r3, r3, #5
 80031a0:	2001      	movs	r0, #1
 80031a2:	fa00 f202 	lsl.w	r2, r0, r2
 80031a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031aa:	bf00      	nop
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
 80031b6:	bf00      	nop
 80031b8:	e000e100 	.word	0xe000e100

080031bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	6039      	str	r1, [r7, #0]
 80031c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	db0a      	blt.n	80031e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	490c      	ldr	r1, [pc, #48]	; (8003208 <__NVIC_SetPriority+0x4c>)
 80031d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031da:	0112      	lsls	r2, r2, #4
 80031dc:	b2d2      	uxtb	r2, r2
 80031de:	440b      	add	r3, r1
 80031e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031e4:	e00a      	b.n	80031fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	4908      	ldr	r1, [pc, #32]	; (800320c <__NVIC_SetPriority+0x50>)
 80031ec:	79fb      	ldrb	r3, [r7, #7]
 80031ee:	f003 030f 	and.w	r3, r3, #15
 80031f2:	3b04      	subs	r3, #4
 80031f4:	0112      	lsls	r2, r2, #4
 80031f6:	b2d2      	uxtb	r2, r2
 80031f8:	440b      	add	r3, r1
 80031fa:	761a      	strb	r2, [r3, #24]
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	e000e100 	.word	0xe000e100
 800320c:	e000ed00 	.word	0xe000ed00

08003210 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003210:	b480      	push	{r7}
 8003212:	b089      	sub	sp, #36	; 0x24
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f003 0307 	and.w	r3, r3, #7
 8003222:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f1c3 0307 	rsb	r3, r3, #7
 800322a:	2b04      	cmp	r3, #4
 800322c:	bf28      	it	cs
 800322e:	2304      	movcs	r3, #4
 8003230:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	3304      	adds	r3, #4
 8003236:	2b06      	cmp	r3, #6
 8003238:	d902      	bls.n	8003240 <NVIC_EncodePriority+0x30>
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	3b03      	subs	r3, #3
 800323e:	e000      	b.n	8003242 <NVIC_EncodePriority+0x32>
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003244:	f04f 32ff 	mov.w	r2, #4294967295
 8003248:	69bb      	ldr	r3, [r7, #24]
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43da      	mvns	r2, r3
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	401a      	ands	r2, r3
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003258:	f04f 31ff 	mov.w	r1, #4294967295
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	fa01 f303 	lsl.w	r3, r1, r3
 8003262:	43d9      	mvns	r1, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003268:	4313      	orrs	r3, r2
         );
}
 800326a:	4618      	mov	r0, r3
 800326c:	3724      	adds	r7, #36	; 0x24
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr
	...

08003278 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3b01      	subs	r3, #1
 8003284:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003288:	d301      	bcc.n	800328e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800328a:	2301      	movs	r3, #1
 800328c:	e00f      	b.n	80032ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800328e:	4a0a      	ldr	r2, [pc, #40]	; (80032b8 <SysTick_Config+0x40>)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	3b01      	subs	r3, #1
 8003294:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003296:	210f      	movs	r1, #15
 8003298:	f04f 30ff 	mov.w	r0, #4294967295
 800329c:	f7ff ff8e 	bl	80031bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032a0:	4b05      	ldr	r3, [pc, #20]	; (80032b8 <SysTick_Config+0x40>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032a6:	4b04      	ldr	r3, [pc, #16]	; (80032b8 <SysTick_Config+0x40>)
 80032a8:	2207      	movs	r2, #7
 80032aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	e000e010 	.word	0xe000e010

080032bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7ff ff29 	bl	800311c <__NVIC_SetPriorityGrouping>
}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b086      	sub	sp, #24
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	4603      	mov	r3, r0
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	607a      	str	r2, [r7, #4]
 80032de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032e0:	2300      	movs	r3, #0
 80032e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032e4:	f7ff ff3e 	bl	8003164 <__NVIC_GetPriorityGrouping>
 80032e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	68b9      	ldr	r1, [r7, #8]
 80032ee:	6978      	ldr	r0, [r7, #20]
 80032f0:	f7ff ff8e 	bl	8003210 <NVIC_EncodePriority>
 80032f4:	4602      	mov	r2, r0
 80032f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032fa:	4611      	mov	r1, r2
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff ff5d 	bl	80031bc <__NVIC_SetPriority>
}
 8003302:	bf00      	nop
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b082      	sub	sp, #8
 800330e:	af00      	add	r7, sp, #0
 8003310:	4603      	mov	r3, r0
 8003312:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003318:	4618      	mov	r0, r3
 800331a:	f7ff ff31 	bl	8003180 <__NVIC_EnableIRQ>
}
 800331e:	bf00      	nop
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}

08003326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003326:	b580      	push	{r7, lr}
 8003328:	b082      	sub	sp, #8
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7ff ffa2 	bl	8003278 <SysTick_Config>
 8003334:	4603      	mov	r3, r0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3708      	adds	r7, #8
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
	...

08003340 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800334c:	f7ff f8ac 	bl	80024a8 <HAL_GetTick>
 8003350:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d101      	bne.n	800335c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e099      	b.n	8003490 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2202      	movs	r2, #2
 8003360:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 0201 	bic.w	r2, r2, #1
 800337a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800337c:	e00f      	b.n	800339e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800337e:	f7ff f893 	bl	80024a8 <HAL_GetTick>
 8003382:	4602      	mov	r2, r0
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	1ad3      	subs	r3, r2, r3
 8003388:	2b05      	cmp	r3, #5
 800338a:	d908      	bls.n	800339e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2220      	movs	r2, #32
 8003390:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2203      	movs	r2, #3
 8003396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e078      	b.n	8003490 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1e8      	bne.n	800337e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	4b38      	ldr	r3, [pc, #224]	; (8003498 <HAL_DMA_Init+0x158>)
 80033b8:	4013      	ands	r3, r2
 80033ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	691b      	ldr	r3, [r3, #16]
 80033d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	699b      	ldr	r3, [r3, #24]
 80033dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80033ea:	697a      	ldr	r2, [r7, #20]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f4:	2b04      	cmp	r3, #4
 80033f6:	d107      	bne.n	8003408 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003400:	4313      	orrs	r3, r2
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	4313      	orrs	r3, r2
 8003406:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	695b      	ldr	r3, [r3, #20]
 8003416:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f023 0307 	bic.w	r3, r3, #7
 800341e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	4313      	orrs	r3, r2
 8003428:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342e:	2b04      	cmp	r3, #4
 8003430:	d117      	bne.n	8003462 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4313      	orrs	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	2b00      	cmp	r3, #0
 8003442:	d00e      	beq.n	8003462 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003444:	6878      	ldr	r0, [r7, #4]
 8003446:	f000 faa5 	bl	8003994 <DMA_CheckFifoParam>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d008      	beq.n	8003462 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2240      	movs	r2, #64	; 0x40
 8003454:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2201      	movs	r2, #1
 800345a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800345e:	2301      	movs	r3, #1
 8003460:	e016      	b.n	8003490 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 fa5c 	bl	8003928 <DMA_CalcBaseAndBitshift>
 8003470:	4603      	mov	r3, r0
 8003472:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003478:	223f      	movs	r2, #63	; 0x3f
 800347a:	409a      	lsls	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	3718      	adds	r7, #24
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	e010803f 	.word	0xe010803f

0800349c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
 80034a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034aa:	2300      	movs	r3, #0
 80034ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d101      	bne.n	80034c2 <HAL_DMA_Start_IT+0x26>
 80034be:	2302      	movs	r3, #2
 80034c0:	e048      	b.n	8003554 <HAL_DMA_Start_IT+0xb8>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2201      	movs	r2, #1
 80034c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d137      	bne.n	8003546 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2202      	movs	r2, #2
 80034da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	68b9      	ldr	r1, [r7, #8]
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 f9ee 	bl	80038cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	223f      	movs	r2, #63	; 0x3f
 80034f6:	409a      	lsls	r2, r3
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0216 	orr.w	r2, r2, #22
 800350a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695a      	ldr	r2, [r3, #20]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800351a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	2b00      	cmp	r3, #0
 8003522:	d007      	beq.n	8003534 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0208 	orr.w	r2, r2, #8
 8003532:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0201 	orr.w	r2, r2, #1
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	e005      	b.n	8003552 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800354e:	2302      	movs	r3, #2
 8003550:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003552:	7dfb      	ldrb	r3, [r7, #23]
}
 8003554:	4618      	mov	r0, r3
 8003556:	3718      	adds	r7, #24
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800356a:	b2db      	uxtb	r3, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d004      	beq.n	800357a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2280      	movs	r2, #128	; 0x80
 8003574:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e00c      	b.n	8003594 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2205      	movs	r2, #5
 800357e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0201 	bic.w	r2, r2, #1
 8003590:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	370c      	adds	r7, #12
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr

080035a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80035ac:	4b92      	ldr	r3, [pc, #584]	; (80037f8 <HAL_DMA_IRQHandler+0x258>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a92      	ldr	r2, [pc, #584]	; (80037fc <HAL_DMA_IRQHandler+0x25c>)
 80035b2:	fba2 2303 	umull	r2, r3, r2, r3
 80035b6:	0a9b      	lsrs	r3, r3, #10
 80035b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ca:	2208      	movs	r2, #8
 80035cc:	409a      	lsls	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4013      	ands	r3, r2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d01a      	beq.n	800360c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0304 	and.w	r3, r3, #4
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d013      	beq.n	800360c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f022 0204 	bic.w	r2, r2, #4
 80035f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f8:	2208      	movs	r2, #8
 80035fa:	409a      	lsls	r2, r3
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003604:	f043 0201 	orr.w	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003610:	2201      	movs	r2, #1
 8003612:	409a      	lsls	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4013      	ands	r3, r2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d012      	beq.n	8003642 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003626:	2b00      	cmp	r3, #0
 8003628:	d00b      	beq.n	8003642 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362e:	2201      	movs	r2, #1
 8003630:	409a      	lsls	r2, r3
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363a:	f043 0202 	orr.w	r2, r3, #2
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003646:	2204      	movs	r2, #4
 8003648:	409a      	lsls	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	4013      	ands	r3, r2
 800364e:	2b00      	cmp	r3, #0
 8003650:	d012      	beq.n	8003678 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f003 0302 	and.w	r3, r3, #2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00b      	beq.n	8003678 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003664:	2204      	movs	r2, #4
 8003666:	409a      	lsls	r2, r3
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003670:	f043 0204 	orr.w	r2, r3, #4
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367c:	2210      	movs	r2, #16
 800367e:	409a      	lsls	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4013      	ands	r3, r2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d043      	beq.n	8003710 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0308 	and.w	r3, r3, #8
 8003692:	2b00      	cmp	r3, #0
 8003694:	d03c      	beq.n	8003710 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800369a:	2210      	movs	r2, #16
 800369c:	409a      	lsls	r2, r3
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d018      	beq.n	80036e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d108      	bne.n	80036d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d024      	beq.n	8003710 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	4798      	blx	r3
 80036ce:	e01f      	b.n	8003710 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d01b      	beq.n	8003710 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	4798      	blx	r3
 80036e0:	e016      	b.n	8003710 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d107      	bne.n	8003700 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f022 0208 	bic.w	r2, r2, #8
 80036fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003704:	2b00      	cmp	r3, #0
 8003706:	d003      	beq.n	8003710 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003714:	2220      	movs	r2, #32
 8003716:	409a      	lsls	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4013      	ands	r3, r2
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 808e 	beq.w	800383e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0310 	and.w	r3, r3, #16
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 8086 	beq.w	800383e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003736:	2220      	movs	r2, #32
 8003738:	409a      	lsls	r2, r3
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b05      	cmp	r3, #5
 8003748:	d136      	bne.n	80037b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f022 0216 	bic.w	r2, r2, #22
 8003758:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	695a      	ldr	r2, [r3, #20]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003768:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376e:	2b00      	cmp	r3, #0
 8003770:	d103      	bne.n	800377a <HAL_DMA_IRQHandler+0x1da>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003776:	2b00      	cmp	r3, #0
 8003778:	d007      	beq.n	800378a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 0208 	bic.w	r2, r2, #8
 8003788:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800378e:	223f      	movs	r2, #63	; 0x3f
 8003790:	409a      	lsls	r2, r3
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d07d      	beq.n	80038aa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	4798      	blx	r3
        }
        return;
 80037b6:	e078      	b.n	80038aa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d01c      	beq.n	8003800 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d108      	bne.n	80037e6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d030      	beq.n	800383e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
 80037e4:	e02b      	b.n	800383e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d027      	beq.n	800383e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	4798      	blx	r3
 80037f6:	e022      	b.n	800383e <HAL_DMA_IRQHandler+0x29e>
 80037f8:	20000000 	.word	0x20000000
 80037fc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10f      	bne.n	800382e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0210 	bic.w	r2, r2, #16
 800381c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003842:	2b00      	cmp	r3, #0
 8003844:	d032      	beq.n	80038ac <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384a:	f003 0301 	and.w	r3, r3, #1
 800384e:	2b00      	cmp	r3, #0
 8003850:	d022      	beq.n	8003898 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2205      	movs	r2, #5
 8003856:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0201 	bic.w	r2, r2, #1
 8003868:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	3301      	adds	r3, #1
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	697a      	ldr	r2, [r7, #20]
 8003872:	429a      	cmp	r2, r3
 8003874:	d307      	bcc.n	8003886 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0301 	and.w	r3, r3, #1
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1f2      	bne.n	800386a <HAL_DMA_IRQHandler+0x2ca>
 8003884:	e000      	b.n	8003888 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003886:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800389c:	2b00      	cmp	r3, #0
 800389e:	d005      	beq.n	80038ac <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	4798      	blx	r3
 80038a8:	e000      	b.n	80038ac <HAL_DMA_IRQHandler+0x30c>
        return;
 80038aa:	bf00      	nop
    }
  }
}
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop

080038b4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b085      	sub	sp, #20
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	60f8      	str	r0, [r7, #12]
 80038d4:	60b9      	str	r1, [r7, #8]
 80038d6:	607a      	str	r2, [r7, #4]
 80038d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	2b40      	cmp	r3, #64	; 0x40
 80038f8:	d108      	bne.n	800390c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800390a:	e007      	b.n	800391c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	68ba      	ldr	r2, [r7, #8]
 8003912:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	60da      	str	r2, [r3, #12]
}
 800391c:	bf00      	nop
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	b2db      	uxtb	r3, r3
 8003936:	3b10      	subs	r3, #16
 8003938:	4a13      	ldr	r2, [pc, #76]	; (8003988 <DMA_CalcBaseAndBitshift+0x60>)
 800393a:	fba2 2303 	umull	r2, r3, r2, r3
 800393e:	091b      	lsrs	r3, r3, #4
 8003940:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003942:	4a12      	ldr	r2, [pc, #72]	; (800398c <DMA_CalcBaseAndBitshift+0x64>)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	4413      	add	r3, r2
 8003948:	781b      	ldrb	r3, [r3, #0]
 800394a:	461a      	mov	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2b03      	cmp	r3, #3
 8003954:	d908      	bls.n	8003968 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	461a      	mov	r2, r3
 800395c:	4b0c      	ldr	r3, [pc, #48]	; (8003990 <DMA_CalcBaseAndBitshift+0x68>)
 800395e:	4013      	ands	r3, r2
 8003960:	1d1a      	adds	r2, r3, #4
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	659a      	str	r2, [r3, #88]	; 0x58
 8003966:	e006      	b.n	8003976 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	461a      	mov	r2, r3
 800396e:	4b08      	ldr	r3, [pc, #32]	; (8003990 <DMA_CalcBaseAndBitshift+0x68>)
 8003970:	4013      	ands	r3, r2
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	aaaaaaab 	.word	0xaaaaaaab
 800398c:	0800c8a0 	.word	0x0800c8a0
 8003990:	fffffc00 	.word	0xfffffc00

08003994 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800399c:	2300      	movs	r3, #0
 800399e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	699b      	ldr	r3, [r3, #24]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d11f      	bne.n	80039ee <DMA_CheckFifoParam+0x5a>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2b03      	cmp	r3, #3
 80039b2:	d856      	bhi.n	8003a62 <DMA_CheckFifoParam+0xce>
 80039b4:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <DMA_CheckFifoParam+0x28>)
 80039b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ba:	bf00      	nop
 80039bc:	080039cd 	.word	0x080039cd
 80039c0:	080039df 	.word	0x080039df
 80039c4:	080039cd 	.word	0x080039cd
 80039c8:	08003a63 	.word	0x08003a63
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d046      	beq.n	8003a66 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039dc:	e043      	b.n	8003a66 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039e6:	d140      	bne.n	8003a6a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ec:	e03d      	b.n	8003a6a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039f6:	d121      	bne.n	8003a3c <DMA_CheckFifoParam+0xa8>
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	d837      	bhi.n	8003a6e <DMA_CheckFifoParam+0xda>
 80039fe:	a201      	add	r2, pc, #4	; (adr r2, 8003a04 <DMA_CheckFifoParam+0x70>)
 8003a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a04:	08003a15 	.word	0x08003a15
 8003a08:	08003a1b 	.word	0x08003a1b
 8003a0c:	08003a15 	.word	0x08003a15
 8003a10:	08003a2d 	.word	0x08003a2d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73fb      	strb	r3, [r7, #15]
      break;
 8003a18:	e030      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d025      	beq.n	8003a72 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a2a:	e022      	b.n	8003a72 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a30:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a34:	d11f      	bne.n	8003a76 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003a3a:	e01c      	b.n	8003a76 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003a3c:	68bb      	ldr	r3, [r7, #8]
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d903      	bls.n	8003a4a <DMA_CheckFifoParam+0xb6>
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2b03      	cmp	r3, #3
 8003a46:	d003      	beq.n	8003a50 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003a48:	e018      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8003a4e:	e015      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a54:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00e      	beq.n	8003a7a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a60:	e00b      	b.n	8003a7a <DMA_CheckFifoParam+0xe6>
      break;
 8003a62:	bf00      	nop
 8003a64:	e00a      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      break;
 8003a66:	bf00      	nop
 8003a68:	e008      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      break;
 8003a6a:	bf00      	nop
 8003a6c:	e006      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      break;
 8003a6e:	bf00      	nop
 8003a70:	e004      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      break;
 8003a72:	bf00      	nop
 8003a74:	e002      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      break;   
 8003a76:	bf00      	nop
 8003a78:	e000      	b.n	8003a7c <DMA_CheckFifoParam+0xe8>
      break;
 8003a7a:	bf00      	nop
    }
  } 
  
  return status; 
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3714      	adds	r7, #20
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop

08003a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b089      	sub	sp, #36	; 0x24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003a96:	2300      	movs	r3, #0
 8003a98:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61fb      	str	r3, [r7, #28]
 8003aaa:	e175      	b.n	8003d98 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003aac:	2201      	movs	r2, #1
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	4013      	ands	r3, r2
 8003abe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	f040 8164 	bne.w	8003d92 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d005      	beq.n	8003ae2 <HAL_GPIO_Init+0x56>
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d130      	bne.n	8003b44 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	2203      	movs	r2, #3
 8003aee:	fa02 f303 	lsl.w	r3, r2, r3
 8003af2:	43db      	mvns	r3, r3
 8003af4:	69ba      	ldr	r2, [r7, #24]
 8003af6:	4013      	ands	r3, r2
 8003af8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	69fb      	ldr	r3, [r7, #28]
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	69ba      	ldr	r2, [r7, #24]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b18:	2201      	movs	r2, #1
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	43db      	mvns	r3, r3
 8003b22:	69ba      	ldr	r2, [r7, #24]
 8003b24:	4013      	ands	r3, r2
 8003b26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	091b      	lsrs	r3, r3, #4
 8003b2e:	f003 0201 	and.w	r2, r3, #1
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	fa02 f303 	lsl.w	r3, r2, r3
 8003b38:	69ba      	ldr	r2, [r7, #24]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	69ba      	ldr	r2, [r7, #24]
 8003b42:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	f003 0303 	and.w	r3, r3, #3
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d017      	beq.n	8003b80 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	2203      	movs	r2, #3
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	43db      	mvns	r3, r3
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	4013      	ands	r3, r2
 8003b66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	69ba      	ldr	r2, [r7, #24]
 8003b7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d123      	bne.n	8003bd4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	08da      	lsrs	r2, r3, #3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	3208      	adds	r2, #8
 8003b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	f003 0307 	and.w	r3, r3, #7
 8003ba0:	009b      	lsls	r3, r3, #2
 8003ba2:	220f      	movs	r2, #15
 8003ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4013      	ands	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	08da      	lsrs	r2, r3, #3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3208      	adds	r2, #8
 8003bce:	69b9      	ldr	r1, [r7, #24]
 8003bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	2203      	movs	r2, #3
 8003be0:	fa02 f303 	lsl.w	r3, r2, r3
 8003be4:	43db      	mvns	r3, r3
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	4013      	ands	r3, r2
 8003bea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 0203 	and.w	r2, r3, #3
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfc:	69ba      	ldr	r2, [r7, #24]
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 80be 	beq.w	8003d92 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c16:	4b66      	ldr	r3, [pc, #408]	; (8003db0 <HAL_GPIO_Init+0x324>)
 8003c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1a:	4a65      	ldr	r2, [pc, #404]	; (8003db0 <HAL_GPIO_Init+0x324>)
 8003c1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c20:	6453      	str	r3, [r2, #68]	; 0x44
 8003c22:	4b63      	ldr	r3, [pc, #396]	; (8003db0 <HAL_GPIO_Init+0x324>)
 8003c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c2a:	60fb      	str	r3, [r7, #12]
 8003c2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003c2e:	4a61      	ldr	r2, [pc, #388]	; (8003db4 <HAL_GPIO_Init+0x328>)
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	089b      	lsrs	r3, r3, #2
 8003c34:	3302      	adds	r3, #2
 8003c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	220f      	movs	r2, #15
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	43db      	mvns	r3, r3
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	4a58      	ldr	r2, [pc, #352]	; (8003db8 <HAL_GPIO_Init+0x32c>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d037      	beq.n	8003cca <HAL_GPIO_Init+0x23e>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a57      	ldr	r2, [pc, #348]	; (8003dbc <HAL_GPIO_Init+0x330>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d031      	beq.n	8003cc6 <HAL_GPIO_Init+0x23a>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a56      	ldr	r2, [pc, #344]	; (8003dc0 <HAL_GPIO_Init+0x334>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d02b      	beq.n	8003cc2 <HAL_GPIO_Init+0x236>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a55      	ldr	r2, [pc, #340]	; (8003dc4 <HAL_GPIO_Init+0x338>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d025      	beq.n	8003cbe <HAL_GPIO_Init+0x232>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a54      	ldr	r2, [pc, #336]	; (8003dc8 <HAL_GPIO_Init+0x33c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d01f      	beq.n	8003cba <HAL_GPIO_Init+0x22e>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a53      	ldr	r2, [pc, #332]	; (8003dcc <HAL_GPIO_Init+0x340>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d019      	beq.n	8003cb6 <HAL_GPIO_Init+0x22a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a52      	ldr	r2, [pc, #328]	; (8003dd0 <HAL_GPIO_Init+0x344>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d013      	beq.n	8003cb2 <HAL_GPIO_Init+0x226>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a51      	ldr	r2, [pc, #324]	; (8003dd4 <HAL_GPIO_Init+0x348>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d00d      	beq.n	8003cae <HAL_GPIO_Init+0x222>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a50      	ldr	r2, [pc, #320]	; (8003dd8 <HAL_GPIO_Init+0x34c>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d007      	beq.n	8003caa <HAL_GPIO_Init+0x21e>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a4f      	ldr	r2, [pc, #316]	; (8003ddc <HAL_GPIO_Init+0x350>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d101      	bne.n	8003ca6 <HAL_GPIO_Init+0x21a>
 8003ca2:	2309      	movs	r3, #9
 8003ca4:	e012      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003ca6:	230a      	movs	r3, #10
 8003ca8:	e010      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003caa:	2308      	movs	r3, #8
 8003cac:	e00e      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cae:	2307      	movs	r3, #7
 8003cb0:	e00c      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cb2:	2306      	movs	r3, #6
 8003cb4:	e00a      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cb6:	2305      	movs	r3, #5
 8003cb8:	e008      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cba:	2304      	movs	r3, #4
 8003cbc:	e006      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e004      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cc2:	2302      	movs	r3, #2
 8003cc4:	e002      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e000      	b.n	8003ccc <HAL_GPIO_Init+0x240>
 8003cca:	2300      	movs	r3, #0
 8003ccc:	69fa      	ldr	r2, [r7, #28]
 8003cce:	f002 0203 	and.w	r2, r2, #3
 8003cd2:	0092      	lsls	r2, r2, #2
 8003cd4:	4093      	lsls	r3, r2
 8003cd6:	69ba      	ldr	r2, [r7, #24]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003cdc:	4935      	ldr	r1, [pc, #212]	; (8003db4 <HAL_GPIO_Init+0x328>)
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	089b      	lsrs	r3, r3, #2
 8003ce2:	3302      	adds	r3, #2
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cea:	4b3d      	ldr	r3, [pc, #244]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	43db      	mvns	r3, r3
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d003      	beq.n	8003d0e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d06:	69ba      	ldr	r2, [r7, #24]
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d0e:	4a34      	ldr	r2, [pc, #208]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d14:	4b32      	ldr	r3, [pc, #200]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	43db      	mvns	r3, r3
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	4013      	ands	r3, r2
 8003d22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d38:	4a29      	ldr	r2, [pc, #164]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d3e:	4b28      	ldr	r3, [pc, #160]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	43db      	mvns	r3, r3
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d003      	beq.n	8003d62 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d5a:	69ba      	ldr	r2, [r7, #24]
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d62:	4a1f      	ldr	r2, [pc, #124]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d68:	4b1d      	ldr	r3, [pc, #116]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	43db      	mvns	r3, r3
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	4013      	ands	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d003      	beq.n	8003d8c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d84:	69ba      	ldr	r2, [r7, #24]
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d8c:	4a14      	ldr	r2, [pc, #80]	; (8003de0 <HAL_GPIO_Init+0x354>)
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	3301      	adds	r3, #1
 8003d96:	61fb      	str	r3, [r7, #28]
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	2b0f      	cmp	r3, #15
 8003d9c:	f67f ae86 	bls.w	8003aac <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003da0:	bf00      	nop
 8003da2:	bf00      	nop
 8003da4:	3724      	adds	r7, #36	; 0x24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40023800 	.word	0x40023800
 8003db4:	40013800 	.word	0x40013800
 8003db8:	40020000 	.word	0x40020000
 8003dbc:	40020400 	.word	0x40020400
 8003dc0:	40020800 	.word	0x40020800
 8003dc4:	40020c00 	.word	0x40020c00
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	40021400 	.word	0x40021400
 8003dd0:	40021800 	.word	0x40021800
 8003dd4:	40021c00 	.word	0x40021c00
 8003dd8:	40022000 	.word	0x40022000
 8003ddc:	40022400 	.word	0x40022400
 8003de0:	40013c00 	.word	0x40013c00

08003de4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	887b      	ldrh	r3, [r7, #2]
 8003df6:	4013      	ands	r3, r2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d002      	beq.n	8003e02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	73fb      	strb	r3, [r7, #15]
 8003e00:	e001      	b.n	8003e06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e02:	2300      	movs	r3, #0
 8003e04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3714      	adds	r7, #20
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	807b      	strh	r3, [r7, #2]
 8003e20:	4613      	mov	r3, r2
 8003e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e24:	787b      	ldrb	r3, [r7, #1]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e2a:	887a      	ldrh	r2, [r7, #2]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003e30:	e003      	b.n	8003e3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003e32:	887b      	ldrh	r3, [r7, #2]
 8003e34:	041a      	lsls	r2, r3, #16
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	619a      	str	r2, [r3, #24]
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
	...

08003e48 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e52:	4b23      	ldr	r3, [pc, #140]	; (8003ee0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	4a22      	ldr	r2, [pc, #136]	; (8003ee0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e5e:	4b20      	ldr	r3, [pc, #128]	; (8003ee0 <HAL_PWREx_EnableOverDrive+0x98>)
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e66:	603b      	str	r3, [r7, #0]
 8003e68:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003e6a:	4b1e      	ldr	r3, [pc, #120]	; (8003ee4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a1d      	ldr	r2, [pc, #116]	; (8003ee4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e74:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e76:	f7fe fb17 	bl	80024a8 <HAL_GetTick>
 8003e7a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e7c:	e009      	b.n	8003e92 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e7e:	f7fe fb13 	bl	80024a8 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e8c:	d901      	bls.n	8003e92 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e022      	b.n	8003ed8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e92:	4b14      	ldr	r3, [pc, #80]	; (8003ee4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e9e:	d1ee      	bne.n	8003e7e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003ea0:	4b10      	ldr	r3, [pc, #64]	; (8003ee4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a0f      	ldr	r2, [pc, #60]	; (8003ee4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ea6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003eaa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003eac:	f7fe fafc 	bl	80024a8 <HAL_GetTick>
 8003eb0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003eb2:	e009      	b.n	8003ec8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003eb4:	f7fe faf8 	bl	80024a8 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ec2:	d901      	bls.n	8003ec8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e007      	b.n	8003ed8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003ec8:	4b06      	ldr	r3, [pc, #24]	; (8003ee4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ed4:	d1ee      	bne.n	8003eb4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3708      	adds	r7, #8
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	40007000 	.word	0x40007000

08003ee8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d101      	bne.n	8003efe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e29b      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 8087 	beq.w	800401a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f0c:	4b96      	ldr	r3, [pc, #600]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f003 030c 	and.w	r3, r3, #12
 8003f14:	2b04      	cmp	r3, #4
 8003f16:	d00c      	beq.n	8003f32 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f18:	4b93      	ldr	r3, [pc, #588]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 030c 	and.w	r3, r3, #12
 8003f20:	2b08      	cmp	r3, #8
 8003f22:	d112      	bne.n	8003f4a <HAL_RCC_OscConfig+0x62>
 8003f24:	4b90      	ldr	r3, [pc, #576]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f30:	d10b      	bne.n	8003f4a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f32:	4b8d      	ldr	r3, [pc, #564]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d06c      	beq.n	8004018 <HAL_RCC_OscConfig+0x130>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d168      	bne.n	8004018 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e275      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f52:	d106      	bne.n	8003f62 <HAL_RCC_OscConfig+0x7a>
 8003f54:	4b84      	ldr	r3, [pc, #528]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a83      	ldr	r2, [pc, #524]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f5e:	6013      	str	r3, [r2, #0]
 8003f60:	e02e      	b.n	8003fc0 <HAL_RCC_OscConfig+0xd8>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10c      	bne.n	8003f84 <HAL_RCC_OscConfig+0x9c>
 8003f6a:	4b7f      	ldr	r3, [pc, #508]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a7e      	ldr	r2, [pc, #504]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	4b7c      	ldr	r3, [pc, #496]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a7b      	ldr	r2, [pc, #492]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	e01d      	b.n	8003fc0 <HAL_RCC_OscConfig+0xd8>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f8c:	d10c      	bne.n	8003fa8 <HAL_RCC_OscConfig+0xc0>
 8003f8e:	4b76      	ldr	r3, [pc, #472]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a75      	ldr	r2, [pc, #468]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f98:	6013      	str	r3, [r2, #0]
 8003f9a:	4b73      	ldr	r3, [pc, #460]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a72      	ldr	r2, [pc, #456]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa4:	6013      	str	r3, [r2, #0]
 8003fa6:	e00b      	b.n	8003fc0 <HAL_RCC_OscConfig+0xd8>
 8003fa8:	4b6f      	ldr	r3, [pc, #444]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a6e      	ldr	r2, [pc, #440]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003fae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fb2:	6013      	str	r3, [r2, #0]
 8003fb4:	4b6c      	ldr	r3, [pc, #432]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a6b      	ldr	r2, [pc, #428]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003fba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d013      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7fe fa6e 	bl	80024a8 <HAL_GetTick>
 8003fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fce:	e008      	b.n	8003fe2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd0:	f7fe fa6a 	bl	80024a8 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b64      	cmp	r3, #100	; 0x64
 8003fdc:	d901      	bls.n	8003fe2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e229      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fe2:	4b61      	ldr	r3, [pc, #388]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0f0      	beq.n	8003fd0 <HAL_RCC_OscConfig+0xe8>
 8003fee:	e014      	b.n	800401a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff0:	f7fe fa5a 	bl	80024a8 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff8:	f7fe fa56 	bl	80024a8 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b64      	cmp	r3, #100	; 0x64
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e215      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800400a:	4b57      	ldr	r3, [pc, #348]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d1f0      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x110>
 8004016:	e000      	b.n	800401a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004018:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d069      	beq.n	80040fa <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004026:	4b50      	ldr	r3, [pc, #320]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00b      	beq.n	800404a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004032:	4b4d      	ldr	r3, [pc, #308]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 030c 	and.w	r3, r3, #12
 800403a:	2b08      	cmp	r3, #8
 800403c:	d11c      	bne.n	8004078 <HAL_RCC_OscConfig+0x190>
 800403e:	4b4a      	ldr	r3, [pc, #296]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d116      	bne.n	8004078 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800404a:	4b47      	ldr	r3, [pc, #284]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d005      	beq.n	8004062 <HAL_RCC_OscConfig+0x17a>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d001      	beq.n	8004062 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	e1e9      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004062:	4b41      	ldr	r3, [pc, #260]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	00db      	lsls	r3, r3, #3
 8004070:	493d      	ldr	r1, [pc, #244]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004072:	4313      	orrs	r3, r2
 8004074:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004076:	e040      	b.n	80040fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d023      	beq.n	80040c8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004080:	4b39      	ldr	r3, [pc, #228]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a38      	ldr	r2, [pc, #224]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004086:	f043 0301 	orr.w	r3, r3, #1
 800408a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408c:	f7fe fa0c 	bl	80024a8 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004094:	f7fe fa08 	bl	80024a8 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e1c7      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a6:	4b30      	ldr	r3, [pc, #192]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0f0      	beq.n	8004094 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040b2:	4b2d      	ldr	r3, [pc, #180]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	00db      	lsls	r3, r3, #3
 80040c0:	4929      	ldr	r1, [pc, #164]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	600b      	str	r3, [r1, #0]
 80040c6:	e018      	b.n	80040fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040c8:	4b27      	ldr	r3, [pc, #156]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a26      	ldr	r2, [pc, #152]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 80040ce:	f023 0301 	bic.w	r3, r3, #1
 80040d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d4:	f7fe f9e8 	bl	80024a8 <HAL_GetTick>
 80040d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040dc:	f7fe f9e4 	bl	80024a8 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e1a3      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ee:	4b1e      	ldr	r3, [pc, #120]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1f0      	bne.n	80040dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b00      	cmp	r3, #0
 8004104:	d038      	beq.n	8004178 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d019      	beq.n	8004142 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800410e:	4b16      	ldr	r3, [pc, #88]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004110:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004112:	4a15      	ldr	r2, [pc, #84]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004114:	f043 0301 	orr.w	r3, r3, #1
 8004118:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800411a:	f7fe f9c5 	bl	80024a8 <HAL_GetTick>
 800411e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004120:	e008      	b.n	8004134 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004122:	f7fe f9c1 	bl	80024a8 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	2b02      	cmp	r3, #2
 800412e:	d901      	bls.n	8004134 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e180      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004134:	4b0c      	ldr	r3, [pc, #48]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004136:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004138:	f003 0302 	and.w	r3, r3, #2
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0f0      	beq.n	8004122 <HAL_RCC_OscConfig+0x23a>
 8004140:	e01a      	b.n	8004178 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004142:	4b09      	ldr	r3, [pc, #36]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004144:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004146:	4a08      	ldr	r2, [pc, #32]	; (8004168 <HAL_RCC_OscConfig+0x280>)
 8004148:	f023 0301 	bic.w	r3, r3, #1
 800414c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414e:	f7fe f9ab 	bl	80024a8 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004154:	e00a      	b.n	800416c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004156:	f7fe f9a7 	bl	80024a8 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d903      	bls.n	800416c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e166      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
 8004168:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800416c:	4b92      	ldr	r3, [pc, #584]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800416e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1ee      	bne.n	8004156 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b00      	cmp	r3, #0
 8004182:	f000 80a4 	beq.w	80042ce <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004186:	4b8c      	ldr	r3, [pc, #560]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10d      	bne.n	80041ae <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004192:	4b89      	ldr	r3, [pc, #548]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	4a88      	ldr	r2, [pc, #544]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004198:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800419c:	6413      	str	r3, [r2, #64]	; 0x40
 800419e:	4b86      	ldr	r3, [pc, #536]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041a6:	60bb      	str	r3, [r7, #8]
 80041a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041aa:	2301      	movs	r3, #1
 80041ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041ae:	4b83      	ldr	r3, [pc, #524]	; (80043bc <HAL_RCC_OscConfig+0x4d4>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d118      	bne.n	80041ec <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80041ba:	4b80      	ldr	r3, [pc, #512]	; (80043bc <HAL_RCC_OscConfig+0x4d4>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a7f      	ldr	r2, [pc, #508]	; (80043bc <HAL_RCC_OscConfig+0x4d4>)
 80041c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041c6:	f7fe f96f 	bl	80024a8 <HAL_GetTick>
 80041ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041cc:	e008      	b.n	80041e0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ce:	f7fe f96b 	bl	80024a8 <HAL_GetTick>
 80041d2:	4602      	mov	r2, r0
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	1ad3      	subs	r3, r2, r3
 80041d8:	2b64      	cmp	r3, #100	; 0x64
 80041da:	d901      	bls.n	80041e0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80041dc:	2303      	movs	r3, #3
 80041de:	e12a      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041e0:	4b76      	ldr	r3, [pc, #472]	; (80043bc <HAL_RCC_OscConfig+0x4d4>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0f0      	beq.n	80041ce <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d106      	bne.n	8004202 <HAL_RCC_OscConfig+0x31a>
 80041f4:	4b70      	ldr	r3, [pc, #448]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80041f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f8:	4a6f      	ldr	r2, [pc, #444]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004200:	e02d      	b.n	800425e <HAL_RCC_OscConfig+0x376>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d10c      	bne.n	8004224 <HAL_RCC_OscConfig+0x33c>
 800420a:	4b6b      	ldr	r3, [pc, #428]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800420e:	4a6a      	ldr	r2, [pc, #424]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004210:	f023 0301 	bic.w	r3, r3, #1
 8004214:	6713      	str	r3, [r2, #112]	; 0x70
 8004216:	4b68      	ldr	r3, [pc, #416]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800421a:	4a67      	ldr	r2, [pc, #412]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800421c:	f023 0304 	bic.w	r3, r3, #4
 8004220:	6713      	str	r3, [r2, #112]	; 0x70
 8004222:	e01c      	b.n	800425e <HAL_RCC_OscConfig+0x376>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	2b05      	cmp	r3, #5
 800422a:	d10c      	bne.n	8004246 <HAL_RCC_OscConfig+0x35e>
 800422c:	4b62      	ldr	r3, [pc, #392]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800422e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004230:	4a61      	ldr	r2, [pc, #388]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004232:	f043 0304 	orr.w	r3, r3, #4
 8004236:	6713      	str	r3, [r2, #112]	; 0x70
 8004238:	4b5f      	ldr	r3, [pc, #380]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800423a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423c:	4a5e      	ldr	r2, [pc, #376]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800423e:	f043 0301 	orr.w	r3, r3, #1
 8004242:	6713      	str	r3, [r2, #112]	; 0x70
 8004244:	e00b      	b.n	800425e <HAL_RCC_OscConfig+0x376>
 8004246:	4b5c      	ldr	r3, [pc, #368]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424a:	4a5b      	ldr	r2, [pc, #364]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800424c:	f023 0301 	bic.w	r3, r3, #1
 8004250:	6713      	str	r3, [r2, #112]	; 0x70
 8004252:	4b59      	ldr	r3, [pc, #356]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004256:	4a58      	ldr	r2, [pc, #352]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004258:	f023 0304 	bic.w	r3, r3, #4
 800425c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d015      	beq.n	8004292 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004266:	f7fe f91f 	bl	80024a8 <HAL_GetTick>
 800426a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800426c:	e00a      	b.n	8004284 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800426e:	f7fe f91b 	bl	80024a8 <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	f241 3288 	movw	r2, #5000	; 0x1388
 800427c:	4293      	cmp	r3, r2
 800427e:	d901      	bls.n	8004284 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e0d8      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004284:	4b4c      	ldr	r3, [pc, #304]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d0ee      	beq.n	800426e <HAL_RCC_OscConfig+0x386>
 8004290:	e014      	b.n	80042bc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004292:	f7fe f909 	bl	80024a8 <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004298:	e00a      	b.n	80042b0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800429a:	f7fe f905 	bl	80024a8 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d901      	bls.n	80042b0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e0c2      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b0:	4b41      	ldr	r3, [pc, #260]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80042b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1ee      	bne.n	800429a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042bc:	7dfb      	ldrb	r3, [r7, #23]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d105      	bne.n	80042ce <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042c2:	4b3d      	ldr	r3, [pc, #244]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80042c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c6:	4a3c      	ldr	r2, [pc, #240]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80042c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 80ae 	beq.w	8004434 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042d8:	4b37      	ldr	r3, [pc, #220]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 030c 	and.w	r3, r3, #12
 80042e0:	2b08      	cmp	r3, #8
 80042e2:	d06d      	beq.n	80043c0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d14b      	bne.n	8004384 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ec:	4b32      	ldr	r3, [pc, #200]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a31      	ldr	r2, [pc, #196]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80042f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042f8:	f7fe f8d6 	bl	80024a8 <HAL_GetTick>
 80042fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fe:	e008      	b.n	8004312 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004300:	f7fe f8d2 	bl	80024a8 <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	2b02      	cmp	r3, #2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e091      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004312:	4b29      	ldr	r3, [pc, #164]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1f0      	bne.n	8004300 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	69da      	ldr	r2, [r3, #28]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	431a      	orrs	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432c:	019b      	lsls	r3, r3, #6
 800432e:	431a      	orrs	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004334:	085b      	lsrs	r3, r3, #1
 8004336:	3b01      	subs	r3, #1
 8004338:	041b      	lsls	r3, r3, #16
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004340:	061b      	lsls	r3, r3, #24
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004348:	071b      	lsls	r3, r3, #28
 800434a:	491b      	ldr	r1, [pc, #108]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800434c:	4313      	orrs	r3, r2
 800434e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004350:	4b19      	ldr	r3, [pc, #100]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a18      	ldr	r2, [pc, #96]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004356:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800435a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435c:	f7fe f8a4 	bl	80024a8 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004362:	e008      	b.n	8004376 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004364:	f7fe f8a0 	bl	80024a8 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	2b02      	cmp	r3, #2
 8004370:	d901      	bls.n	8004376 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e05f      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004376:	4b10      	ldr	r3, [pc, #64]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d0f0      	beq.n	8004364 <HAL_RCC_OscConfig+0x47c>
 8004382:	e057      	b.n	8004434 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004384:	4b0c      	ldr	r3, [pc, #48]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a0b      	ldr	r2, [pc, #44]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 800438a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800438e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004390:	f7fe f88a 	bl	80024a8 <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004398:	f7fe f886 	bl	80024a8 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e045      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043aa:	4b03      	ldr	r3, [pc, #12]	; (80043b8 <HAL_RCC_OscConfig+0x4d0>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f0      	bne.n	8004398 <HAL_RCC_OscConfig+0x4b0>
 80043b6:	e03d      	b.n	8004434 <HAL_RCC_OscConfig+0x54c>
 80043b8:	40023800 	.word	0x40023800
 80043bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80043c0:	4b1f      	ldr	r3, [pc, #124]	; (8004440 <HAL_RCC_OscConfig+0x558>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d030      	beq.n	8004430 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d8:	429a      	cmp	r2, r3
 80043da:	d129      	bne.n	8004430 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d122      	bne.n	8004430 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80043f0:	4013      	ands	r3, r2
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80043f6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d119      	bne.n	8004430 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004406:	085b      	lsrs	r3, r3, #1
 8004408:	3b01      	subs	r3, #1
 800440a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800440c:	429a      	cmp	r2, r3
 800440e:	d10f      	bne.n	8004430 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800441a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d107      	bne.n	8004430 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800442c:	429a      	cmp	r2, r3
 800442e:	d001      	beq.n	8004434 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40023800 	.word	0x40023800

08004444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d101      	bne.n	800445c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0d0      	b.n	80045fe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800445c:	4b6a      	ldr	r3, [pc, #424]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 030f 	and.w	r3, r3, #15
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	429a      	cmp	r2, r3
 8004468:	d910      	bls.n	800448c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800446a:	4b67      	ldr	r3, [pc, #412]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f023 020f 	bic.w	r2, r3, #15
 8004472:	4965      	ldr	r1, [pc, #404]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	4313      	orrs	r3, r2
 8004478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800447a:	4b63      	ldr	r3, [pc, #396]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 030f 	and.w	r3, r3, #15
 8004482:	683a      	ldr	r2, [r7, #0]
 8004484:	429a      	cmp	r2, r3
 8004486:	d001      	beq.n	800448c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0b8      	b.n	80045fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0302 	and.w	r3, r3, #2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d020      	beq.n	80044da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d005      	beq.n	80044b0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80044a4:	4b59      	ldr	r3, [pc, #356]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	4a58      	ldr	r2, [pc, #352]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80044aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80044ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0308 	and.w	r3, r3, #8
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d005      	beq.n	80044c8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044bc:	4b53      	ldr	r3, [pc, #332]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	4a52      	ldr	r2, [pc, #328]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80044c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80044c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044c8:	4b50      	ldr	r3, [pc, #320]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80044ca:	689b      	ldr	r3, [r3, #8]
 80044cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	494d      	ldr	r1, [pc, #308]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0301 	and.w	r3, r3, #1
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d040      	beq.n	8004568 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d107      	bne.n	80044fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ee:	4b47      	ldr	r3, [pc, #284]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d115      	bne.n	8004526 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e07f      	b.n	80045fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2b02      	cmp	r3, #2
 8004504:	d107      	bne.n	8004516 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004506:	4b41      	ldr	r3, [pc, #260]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800450e:	2b00      	cmp	r3, #0
 8004510:	d109      	bne.n	8004526 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e073      	b.n	80045fe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004516:	4b3d      	ldr	r3, [pc, #244]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e06b      	b.n	80045fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004526:	4b39      	ldr	r3, [pc, #228]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f023 0203 	bic.w	r2, r3, #3
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	4936      	ldr	r1, [pc, #216]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 8004534:	4313      	orrs	r3, r2
 8004536:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004538:	f7fd ffb6 	bl	80024a8 <HAL_GetTick>
 800453c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800453e:	e00a      	b.n	8004556 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004540:	f7fd ffb2 	bl	80024a8 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	f241 3288 	movw	r2, #5000	; 0x1388
 800454e:	4293      	cmp	r3, r2
 8004550:	d901      	bls.n	8004556 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e053      	b.n	80045fe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004556:	4b2d      	ldr	r3, [pc, #180]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f003 020c 	and.w	r2, r3, #12
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	429a      	cmp	r2, r3
 8004566:	d1eb      	bne.n	8004540 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004568:	4b27      	ldr	r3, [pc, #156]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	429a      	cmp	r2, r3
 8004574:	d210      	bcs.n	8004598 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004576:	4b24      	ldr	r3, [pc, #144]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f023 020f 	bic.w	r2, r3, #15
 800457e:	4922      	ldr	r1, [pc, #136]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	4313      	orrs	r3, r2
 8004584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004586:	4b20      	ldr	r3, [pc, #128]	; (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	683a      	ldr	r2, [r7, #0]
 8004590:	429a      	cmp	r2, r3
 8004592:	d001      	beq.n	8004598 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e032      	b.n	80045fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0304 	and.w	r3, r3, #4
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d008      	beq.n	80045b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80045a4:	4b19      	ldr	r3, [pc, #100]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	4916      	ldr	r1, [pc, #88]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d009      	beq.n	80045d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80045c2:	4b12      	ldr	r3, [pc, #72]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	490e      	ldr	r1, [pc, #56]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045d6:	f000 f821 	bl	800461c <HAL_RCC_GetSysClockFreq>
 80045da:	4602      	mov	r2, r0
 80045dc:	4b0b      	ldr	r3, [pc, #44]	; (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	091b      	lsrs	r3, r3, #4
 80045e2:	f003 030f 	and.w	r3, r3, #15
 80045e6:	490a      	ldr	r1, [pc, #40]	; (8004610 <HAL_RCC_ClockConfig+0x1cc>)
 80045e8:	5ccb      	ldrb	r3, [r1, r3]
 80045ea:	fa22 f303 	lsr.w	r3, r2, r3
 80045ee:	4a09      	ldr	r2, [pc, #36]	; (8004614 <HAL_RCC_ClockConfig+0x1d0>)
 80045f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045f2:	4b09      	ldr	r3, [pc, #36]	; (8004618 <HAL_RCC_ClockConfig+0x1d4>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4618      	mov	r0, r3
 80045f8:	f7fd ff12 	bl	8002420 <HAL_InitTick>

  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	40023c00 	.word	0x40023c00
 800460c:	40023800 	.word	0x40023800
 8004610:	0800c888 	.word	0x0800c888
 8004614:	20000000 	.word	0x20000000
 8004618:	20000004 	.word	0x20000004

0800461c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800461c:	b5b0      	push	{r4, r5, r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004622:	2100      	movs	r1, #0
 8004624:	6079      	str	r1, [r7, #4]
 8004626:	2100      	movs	r1, #0
 8004628:	60f9      	str	r1, [r7, #12]
 800462a:	2100      	movs	r1, #0
 800462c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 800462e:	2100      	movs	r1, #0
 8004630:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004632:	4952      	ldr	r1, [pc, #328]	; (800477c <HAL_RCC_GetSysClockFreq+0x160>)
 8004634:	6889      	ldr	r1, [r1, #8]
 8004636:	f001 010c 	and.w	r1, r1, #12
 800463a:	2908      	cmp	r1, #8
 800463c:	d00d      	beq.n	800465a <HAL_RCC_GetSysClockFreq+0x3e>
 800463e:	2908      	cmp	r1, #8
 8004640:	f200 8094 	bhi.w	800476c <HAL_RCC_GetSysClockFreq+0x150>
 8004644:	2900      	cmp	r1, #0
 8004646:	d002      	beq.n	800464e <HAL_RCC_GetSysClockFreq+0x32>
 8004648:	2904      	cmp	r1, #4
 800464a:	d003      	beq.n	8004654 <HAL_RCC_GetSysClockFreq+0x38>
 800464c:	e08e      	b.n	800476c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800464e:	4b4c      	ldr	r3, [pc, #304]	; (8004780 <HAL_RCC_GetSysClockFreq+0x164>)
 8004650:	60bb      	str	r3, [r7, #8]
      break;
 8004652:	e08e      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004654:	4b4b      	ldr	r3, [pc, #300]	; (8004784 <HAL_RCC_GetSysClockFreq+0x168>)
 8004656:	60bb      	str	r3, [r7, #8]
      break;
 8004658:	e08b      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800465a:	4948      	ldr	r1, [pc, #288]	; (800477c <HAL_RCC_GetSysClockFreq+0x160>)
 800465c:	6849      	ldr	r1, [r1, #4]
 800465e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004662:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004664:	4945      	ldr	r1, [pc, #276]	; (800477c <HAL_RCC_GetSysClockFreq+0x160>)
 8004666:	6849      	ldr	r1, [r1, #4]
 8004668:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800466c:	2900      	cmp	r1, #0
 800466e:	d024      	beq.n	80046ba <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004670:	4942      	ldr	r1, [pc, #264]	; (800477c <HAL_RCC_GetSysClockFreq+0x160>)
 8004672:	6849      	ldr	r1, [r1, #4]
 8004674:	0989      	lsrs	r1, r1, #6
 8004676:	4608      	mov	r0, r1
 8004678:	f04f 0100 	mov.w	r1, #0
 800467c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004680:	f04f 0500 	mov.w	r5, #0
 8004684:	ea00 0204 	and.w	r2, r0, r4
 8004688:	ea01 0305 	and.w	r3, r1, r5
 800468c:	493d      	ldr	r1, [pc, #244]	; (8004784 <HAL_RCC_GetSysClockFreq+0x168>)
 800468e:	fb01 f003 	mul.w	r0, r1, r3
 8004692:	2100      	movs	r1, #0
 8004694:	fb01 f102 	mul.w	r1, r1, r2
 8004698:	1844      	adds	r4, r0, r1
 800469a:	493a      	ldr	r1, [pc, #232]	; (8004784 <HAL_RCC_GetSysClockFreq+0x168>)
 800469c:	fba2 0101 	umull	r0, r1, r2, r1
 80046a0:	1863      	adds	r3, r4, r1
 80046a2:	4619      	mov	r1, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	461a      	mov	r2, r3
 80046a8:	f04f 0300 	mov.w	r3, #0
 80046ac:	f7fb fdcc 	bl	8000248 <__aeabi_uldivmod>
 80046b0:	4602      	mov	r2, r0
 80046b2:	460b      	mov	r3, r1
 80046b4:	4613      	mov	r3, r2
 80046b6:	60fb      	str	r3, [r7, #12]
 80046b8:	e04a      	b.n	8004750 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ba:	4b30      	ldr	r3, [pc, #192]	; (800477c <HAL_RCC_GetSysClockFreq+0x160>)
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	099b      	lsrs	r3, r3, #6
 80046c0:	461a      	mov	r2, r3
 80046c2:	f04f 0300 	mov.w	r3, #0
 80046c6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80046ca:	f04f 0100 	mov.w	r1, #0
 80046ce:	ea02 0400 	and.w	r4, r2, r0
 80046d2:	ea03 0501 	and.w	r5, r3, r1
 80046d6:	4620      	mov	r0, r4
 80046d8:	4629      	mov	r1, r5
 80046da:	f04f 0200 	mov.w	r2, #0
 80046de:	f04f 0300 	mov.w	r3, #0
 80046e2:	014b      	lsls	r3, r1, #5
 80046e4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80046e8:	0142      	lsls	r2, r0, #5
 80046ea:	4610      	mov	r0, r2
 80046ec:	4619      	mov	r1, r3
 80046ee:	1b00      	subs	r0, r0, r4
 80046f0:	eb61 0105 	sbc.w	r1, r1, r5
 80046f4:	f04f 0200 	mov.w	r2, #0
 80046f8:	f04f 0300 	mov.w	r3, #0
 80046fc:	018b      	lsls	r3, r1, #6
 80046fe:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004702:	0182      	lsls	r2, r0, #6
 8004704:	1a12      	subs	r2, r2, r0
 8004706:	eb63 0301 	sbc.w	r3, r3, r1
 800470a:	f04f 0000 	mov.w	r0, #0
 800470e:	f04f 0100 	mov.w	r1, #0
 8004712:	00d9      	lsls	r1, r3, #3
 8004714:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004718:	00d0      	lsls	r0, r2, #3
 800471a:	4602      	mov	r2, r0
 800471c:	460b      	mov	r3, r1
 800471e:	1912      	adds	r2, r2, r4
 8004720:	eb45 0303 	adc.w	r3, r5, r3
 8004724:	f04f 0000 	mov.w	r0, #0
 8004728:	f04f 0100 	mov.w	r1, #0
 800472c:	0299      	lsls	r1, r3, #10
 800472e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004732:	0290      	lsls	r0, r2, #10
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	4610      	mov	r0, r2
 800473a:	4619      	mov	r1, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	461a      	mov	r2, r3
 8004740:	f04f 0300 	mov.w	r3, #0
 8004744:	f7fb fd80 	bl	8000248 <__aeabi_uldivmod>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	4613      	mov	r3, r2
 800474e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004750:	4b0a      	ldr	r3, [pc, #40]	; (800477c <HAL_RCC_GetSysClockFreq+0x160>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	0c1b      	lsrs	r3, r3, #16
 8004756:	f003 0303 	and.w	r3, r3, #3
 800475a:	3301      	adds	r3, #1
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	fbb2 f3f3 	udiv	r3, r2, r3
 8004768:	60bb      	str	r3, [r7, #8]
      break;
 800476a:	e002      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800476c:	4b04      	ldr	r3, [pc, #16]	; (8004780 <HAL_RCC_GetSysClockFreq+0x164>)
 800476e:	60bb      	str	r3, [r7, #8]
      break;
 8004770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004772:	68bb      	ldr	r3, [r7, #8]
}
 8004774:	4618      	mov	r0, r3
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bdb0      	pop	{r4, r5, r7, pc}
 800477c:	40023800 	.word	0x40023800
 8004780:	00f42400 	.word	0x00f42400
 8004784:	017d7840 	.word	0x017d7840

08004788 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004788:	b480      	push	{r7}
 800478a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <HAL_RCC_GetHCLKFreq+0x14>)
 800478e:	681b      	ldr	r3, [r3, #0]
}
 8004790:	4618      	mov	r0, r3
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	20000000 	.word	0x20000000

080047a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047a4:	f7ff fff0 	bl	8004788 <HAL_RCC_GetHCLKFreq>
 80047a8:	4602      	mov	r2, r0
 80047aa:	4b05      	ldr	r3, [pc, #20]	; (80047c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	0a9b      	lsrs	r3, r3, #10
 80047b0:	f003 0307 	and.w	r3, r3, #7
 80047b4:	4903      	ldr	r1, [pc, #12]	; (80047c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047b6:	5ccb      	ldrb	r3, [r1, r3]
 80047b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047bc:	4618      	mov	r0, r3
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	40023800 	.word	0x40023800
 80047c4:	0800c898 	.word	0x0800c898

080047c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047cc:	f7ff ffdc 	bl	8004788 <HAL_RCC_GetHCLKFreq>
 80047d0:	4602      	mov	r2, r0
 80047d2:	4b05      	ldr	r3, [pc, #20]	; (80047e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	0b5b      	lsrs	r3, r3, #13
 80047d8:	f003 0307 	and.w	r3, r3, #7
 80047dc:	4903      	ldr	r1, [pc, #12]	; (80047ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80047de:	5ccb      	ldrb	r3, [r1, r3]
 80047e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	40023800 	.word	0x40023800
 80047ec:	0800c898 	.word	0x0800c898

080047f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b088      	sub	sp, #32
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80047f8:	2300      	movs	r3, #0
 80047fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80047fc:	2300      	movs	r3, #0
 80047fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004800:	2300      	movs	r3, #0
 8004802:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004804:	2300      	movs	r3, #0
 8004806:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004808:	2300      	movs	r3, #0
 800480a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d012      	beq.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004818:	4b69      	ldr	r3, [pc, #420]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	4a68      	ldr	r2, [pc, #416]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800481e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004822:	6093      	str	r3, [r2, #8]
 8004824:	4b66      	ldr	r3, [pc, #408]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004826:	689a      	ldr	r2, [r3, #8]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800482c:	4964      	ldr	r1, [pc, #400]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800482e:	4313      	orrs	r3, r2
 8004830:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004836:	2b00      	cmp	r3, #0
 8004838:	d101      	bne.n	800483e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800483a:	2301      	movs	r3, #1
 800483c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d017      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800484a:	4b5d      	ldr	r3, [pc, #372]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800484c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004850:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004858:	4959      	ldr	r1, [pc, #356]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800485a:	4313      	orrs	r3, r2
 800485c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004864:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004868:	d101      	bne.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800486a:	2301      	movs	r3, #1
 800486c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004876:	2301      	movs	r3, #1
 8004878:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d017      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004886:	4b4e      	ldr	r3, [pc, #312]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004888:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800488c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004894:	494a      	ldr	r1, [pc, #296]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004896:	4313      	orrs	r3, r2
 8004898:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048a4:	d101      	bne.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80048a6:	2301      	movs	r3, #1
 80048a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d101      	bne.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80048b2:	2301      	movs	r3, #1
 80048b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80048c2:	2301      	movs	r3, #1
 80048c4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f000 808b 	beq.w	80049ea <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80048d4:	4b3a      	ldr	r3, [pc, #232]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d8:	4a39      	ldr	r2, [pc, #228]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048de:	6413      	str	r3, [r2, #64]	; 0x40
 80048e0:	4b37      	ldr	r3, [pc, #220]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048e8:	60bb      	str	r3, [r7, #8]
 80048ea:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80048ec:	4b35      	ldr	r3, [pc, #212]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a34      	ldr	r2, [pc, #208]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80048f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048f8:	f7fd fdd6 	bl	80024a8 <HAL_GetTick>
 80048fc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80048fe:	e008      	b.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004900:	f7fd fdd2 	bl	80024a8 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	2b64      	cmp	r3, #100	; 0x64
 800490c:	d901      	bls.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e38f      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004912:	4b2c      	ldr	r3, [pc, #176]	; (80049c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800491a:	2b00      	cmp	r3, #0
 800491c:	d0f0      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800491e:	4b28      	ldr	r3, [pc, #160]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004926:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d035      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004932:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	429a      	cmp	r2, r3
 800493a:	d02e      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800493c:	4b20      	ldr	r3, [pc, #128]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800493e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004940:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004944:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004946:	4b1e      	ldr	r3, [pc, #120]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800494a:	4a1d      	ldr	r2, [pc, #116]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800494c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004950:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004952:	4b1b      	ldr	r3, [pc, #108]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004954:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004956:	4a1a      	ldr	r2, [pc, #104]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800495c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800495e:	4a18      	ldr	r2, [pc, #96]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004964:	4b16      	ldr	r3, [pc, #88]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b01      	cmp	r3, #1
 800496e:	d114      	bne.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004970:	f7fd fd9a 	bl	80024a8 <HAL_GetTick>
 8004974:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004976:	e00a      	b.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004978:	f7fd fd96 	bl	80024a8 <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	f241 3288 	movw	r2, #5000	; 0x1388
 8004986:	4293      	cmp	r3, r2
 8004988:	d901      	bls.n	800498e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e351      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800498e:	4b0c      	ldr	r3, [pc, #48]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004990:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d0ee      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80049a6:	d111      	bne.n	80049cc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80049a8:	4b05      	ldr	r3, [pc, #20]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80049b4:	4b04      	ldr	r3, [pc, #16]	; (80049c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80049b6:	400b      	ands	r3, r1
 80049b8:	4901      	ldr	r1, [pc, #4]	; (80049c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	608b      	str	r3, [r1, #8]
 80049be:	e00b      	b.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80049c0:	40023800 	.word	0x40023800
 80049c4:	40007000 	.word	0x40007000
 80049c8:	0ffffcff 	.word	0x0ffffcff
 80049cc:	4bb3      	ldr	r3, [pc, #716]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	4ab2      	ldr	r2, [pc, #712]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049d2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80049d6:	6093      	str	r3, [r2, #8]
 80049d8:	4bb0      	ldr	r3, [pc, #704]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e4:	49ad      	ldr	r1, [pc, #692]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0310 	and.w	r3, r3, #16
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d010      	beq.n	8004a18 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80049f6:	4ba9      	ldr	r3, [pc, #676]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049fc:	4aa7      	ldr	r2, [pc, #668]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80049fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a02:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004a06:	4ba5      	ldr	r3, [pc, #660]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a08:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a10:	49a2      	ldr	r1, [pc, #648]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d00a      	beq.n	8004a3a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a24:	4b9d      	ldr	r3, [pc, #628]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a2a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004a32:	499a      	ldr	r1, [pc, #616]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00a      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a46:	4b95      	ldr	r3, [pc, #596]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a4c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004a54:	4991      	ldr	r1, [pc, #580]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00a      	beq.n	8004a7e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a68:	4b8c      	ldr	r3, [pc, #560]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a6e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a76:	4989      	ldr	r1, [pc, #548]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00a      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a8a:	4b84      	ldr	r3, [pc, #528]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a90:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a98:	4980      	ldr	r1, [pc, #512]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004aac:	4b7b      	ldr	r3, [pc, #492]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ab2:	f023 0203 	bic.w	r2, r3, #3
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aba:	4978      	ldr	r1, [pc, #480]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ace:	4b73      	ldr	r3, [pc, #460]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ad4:	f023 020c 	bic.w	r2, r3, #12
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004adc:	496f      	ldr	r1, [pc, #444]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004af0:	4b6a      	ldr	r3, [pc, #424]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004afe:	4967      	ldr	r1, [pc, #412]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b12:	4b62      	ldr	r3, [pc, #392]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b18:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b20:	495e      	ldr	r1, [pc, #376]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00a      	beq.n	8004b4a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b34:	4b59      	ldr	r3, [pc, #356]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b3a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b42:	4956      	ldr	r1, [pc, #344]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00a      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004b56:	4b51      	ldr	r3, [pc, #324]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b5c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b64:	494d      	ldr	r1, [pc, #308]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00a      	beq.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004b78:	4b48      	ldr	r3, [pc, #288]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b86:	4945      	ldr	r1, [pc, #276]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004b9a:	4b40      	ldr	r3, [pc, #256]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ba0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba8:	493c      	ldr	r1, [pc, #240]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00a      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004bbc:	4b37      	ldr	r3, [pc, #220]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bca:	4934      	ldr	r1, [pc, #208]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d011      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004bde:	4b2f      	ldr	r3, [pc, #188]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bec:	492b      	ldr	r1, [pc, #172]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bf8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bfc:	d101      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0308 	and.w	r3, r3, #8
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d00a      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c1e:	4b1f      	ldr	r3, [pc, #124]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c24:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c2c:	491b      	ldr	r1, [pc, #108]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00b      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004c40:	4b16      	ldr	r3, [pc, #88]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c46:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c50:	4912      	ldr	r1, [pc, #72]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00b      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004c64:	4b0d      	ldr	r3, [pc, #52]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c74:	4909      	ldr	r1, [pc, #36]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d00f      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c88:	4b04      	ldr	r3, [pc, #16]	; (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004c8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c8e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c98:	e002      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004c9a:	bf00      	nop
 8004c9c:	40023800 	.word	0x40023800
 8004ca0:	4986      	ldr	r1, [pc, #536]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00b      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004cb4:	4b81      	ldr	r3, [pc, #516]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004cc4:	497d      	ldr	r1, [pc, #500]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d006      	beq.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 80d6 	beq.w	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004ce0:	4b76      	ldr	r3, [pc, #472]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a75      	ldr	r2, [pc, #468]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ce6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004cea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cec:	f7fd fbdc 	bl	80024a8 <HAL_GetTick>
 8004cf0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004cf4:	f7fd fbd8 	bl	80024a8 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b64      	cmp	r3, #100	; 0x64
 8004d00:	d901      	bls.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e195      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d06:	4b6d      	ldr	r3, [pc, #436]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1f0      	bne.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f003 0301 	and.w	r3, r3, #1
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d021      	beq.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d11d      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d26:	4b65      	ldr	r3, [pc, #404]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d2c:	0c1b      	lsrs	r3, r3, #16
 8004d2e:	f003 0303 	and.w	r3, r3, #3
 8004d32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d34:	4b61      	ldr	r3, [pc, #388]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d3a:	0e1b      	lsrs	r3, r3, #24
 8004d3c:	f003 030f 	and.w	r3, r3, #15
 8004d40:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	019a      	lsls	r2, r3, #6
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	041b      	lsls	r3, r3, #16
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	061b      	lsls	r3, r3, #24
 8004d52:	431a      	orrs	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	071b      	lsls	r3, r3, #28
 8004d5a:	4958      	ldr	r1, [pc, #352]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d004      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d76:	d00a      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d02e      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d8c:	d129      	bne.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004d8e:	4b4b      	ldr	r3, [pc, #300]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d94:	0c1b      	lsrs	r3, r3, #16
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d9c:	4b47      	ldr	r3, [pc, #284]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004da2:	0f1b      	lsrs	r3, r3, #28
 8004da4:	f003 0307 	and.w	r3, r3, #7
 8004da8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	019a      	lsls	r2, r3, #6
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	041b      	lsls	r3, r3, #16
 8004db4:	431a      	orrs	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	061b      	lsls	r3, r3, #24
 8004dbc:	431a      	orrs	r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	071b      	lsls	r3, r3, #28
 8004dc2:	493e      	ldr	r1, [pc, #248]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004dca:	4b3c      	ldr	r3, [pc, #240]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004dd0:	f023 021f 	bic.w	r2, r3, #31
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	4938      	ldr	r1, [pc, #224]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d01d      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004dee:	4b33      	ldr	r3, [pc, #204]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004df4:	0e1b      	lsrs	r3, r3, #24
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004dfc:	4b2f      	ldr	r3, [pc, #188]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e02:	0f1b      	lsrs	r3, r3, #28
 8004e04:	f003 0307 	and.w	r3, r3, #7
 8004e08:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	019a      	lsls	r2, r3, #6
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	691b      	ldr	r3, [r3, #16]
 8004e14:	041b      	lsls	r3, r3, #16
 8004e16:	431a      	orrs	r2, r3
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	061b      	lsls	r3, r3, #24
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	071b      	lsls	r3, r3, #28
 8004e22:	4926      	ldr	r1, [pc, #152]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e24:	4313      	orrs	r3, r2
 8004e26:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d011      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	019a      	lsls	r2, r3, #6
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	691b      	ldr	r3, [r3, #16]
 8004e40:	041b      	lsls	r3, r3, #16
 8004e42:	431a      	orrs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	061b      	lsls	r3, r3, #24
 8004e4a:	431a      	orrs	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	071b      	lsls	r3, r3, #28
 8004e52:	491a      	ldr	r1, [pc, #104]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e5a:	4b18      	ldr	r3, [pc, #96]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a17      	ldr	r2, [pc, #92]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e60:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004e64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e66:	f7fd fb1f 	bl	80024a8 <HAL_GetTick>
 8004e6a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e6c:	e008      	b.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e6e:	f7fd fb1b 	bl	80024a8 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b64      	cmp	r3, #100	; 0x64
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e0d8      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e80:	4b0e      	ldr	r3, [pc, #56]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0f0      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	f040 80ce 	bne.w	8005030 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e94:	4b09      	ldr	r3, [pc, #36]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a08      	ldr	r2, [pc, #32]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004e9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ea0:	f7fd fb02 	bl	80024a8 <HAL_GetTick>
 8004ea4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ea6:	e00b      	b.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ea8:	f7fd fafe 	bl	80024a8 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	2b64      	cmp	r3, #100	; 0x64
 8004eb4:	d904      	bls.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e0bb      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004eba:	bf00      	nop
 8004ebc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ec0:	4b5e      	ldr	r3, [pc, #376]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ec8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ecc:	d0ec      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d003      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d009      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d02e      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d12a      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004ef6:	4b51      	ldr	r3, [pc, #324]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004efc:	0c1b      	lsrs	r3, r3, #16
 8004efe:	f003 0303 	and.w	r3, r3, #3
 8004f02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f04:	4b4d      	ldr	r3, [pc, #308]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f0a:	0f1b      	lsrs	r3, r3, #28
 8004f0c:	f003 0307 	and.w	r3, r3, #7
 8004f10:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	019a      	lsls	r2, r3, #6
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	041b      	lsls	r3, r3, #16
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	061b      	lsls	r3, r3, #24
 8004f24:	431a      	orrs	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	071b      	lsls	r3, r3, #28
 8004f2a:	4944      	ldr	r1, [pc, #272]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004f32:	4b42      	ldr	r3, [pc, #264]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f38:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f40:	3b01      	subs	r3, #1
 8004f42:	021b      	lsls	r3, r3, #8
 8004f44:	493d      	ldr	r1, [pc, #244]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d022      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f60:	d11d      	bne.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f62:	4b36      	ldr	r3, [pc, #216]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f68:	0e1b      	lsrs	r3, r3, #24
 8004f6a:	f003 030f 	and.w	r3, r3, #15
 8004f6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004f70:	4b32      	ldr	r3, [pc, #200]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f76:	0f1b      	lsrs	r3, r3, #28
 8004f78:	f003 0307 	and.w	r3, r3, #7
 8004f7c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	695b      	ldr	r3, [r3, #20]
 8004f82:	019a      	lsls	r2, r3, #6
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a1b      	ldr	r3, [r3, #32]
 8004f88:	041b      	lsls	r3, r3, #16
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	061b      	lsls	r3, r3, #24
 8004f90:	431a      	orrs	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	071b      	lsls	r3, r3, #28
 8004f96:	4929      	ldr	r1, [pc, #164]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0308 	and.w	r3, r3, #8
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d028      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004faa:	4b24      	ldr	r3, [pc, #144]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb0:	0e1b      	lsrs	r3, r3, #24
 8004fb2:	f003 030f 	and.w	r3, r3, #15
 8004fb6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004fb8:	4b20      	ldr	r3, [pc, #128]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fbe:	0c1b      	lsrs	r3, r3, #16
 8004fc0:	f003 0303 	and.w	r3, r3, #3
 8004fc4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	019a      	lsls	r2, r3, #6
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	041b      	lsls	r3, r3, #16
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	061b      	lsls	r3, r3, #24
 8004fd6:	431a      	orrs	r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	69db      	ldr	r3, [r3, #28]
 8004fdc:	071b      	lsls	r3, r3, #28
 8004fde:	4917      	ldr	r1, [pc, #92]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004fe6:	4b15      	ldr	r3, [pc, #84]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff4:	4911      	ldr	r1, [pc, #68]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004ffc:	4b0f      	ldr	r3, [pc, #60]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a0e      	ldr	r2, [pc, #56]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005002:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005006:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005008:	f7fd fa4e 	bl	80024a8 <HAL_GetTick>
 800500c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005010:	f7fd fa4a 	bl	80024a8 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b64      	cmp	r3, #100	; 0x64
 800501c:	d901      	bls.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e007      	b.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005022:	4b06      	ldr	r3, [pc, #24]	; (800503c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800502a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800502e:	d1ef      	bne.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3720      	adds	r7, #32
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	40023800 	.word	0x40023800

08005040 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b082      	sub	sp, #8
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d101      	bne.n	8005052 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e022      	b.n	8005098 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005058:	b2db      	uxtb	r3, r3
 800505a:	2b00      	cmp	r3, #0
 800505c:	d105      	bne.n	800506a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f7fc fca3 	bl	80019b0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2203      	movs	r2, #3
 800506e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f814 	bl	80050a0 <HAL_SD_InitCard>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e00a      	b.n	8005098 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80050a0:	b5b0      	push	{r4, r5, r7, lr}
 80050a2:	b08e      	sub	sp, #56	; 0x38
 80050a4:	af04      	add	r7, sp, #16
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80050a8:	2300      	movs	r3, #0
 80050aa:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80050ac:	2300      	movs	r3, #0
 80050ae:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80050b0:	2300      	movs	r3, #0
 80050b2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80050b4:	2300      	movs	r3, #0
 80050b6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80050b8:	2300      	movs	r3, #0
 80050ba:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80050bc:	2376      	movs	r3, #118	; 0x76
 80050be:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681d      	ldr	r5, [r3, #0]
 80050c4:	466c      	mov	r4, sp
 80050c6:	f107 0314 	add.w	r3, r7, #20
 80050ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80050ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80050d2:	f107 0308 	add.w	r3, r7, #8
 80050d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80050d8:	4628      	mov	r0, r5
 80050da:	f003 fb19 	bl	8008710 <SDMMC_Init>
 80050de:	4603      	mov	r3, r0
 80050e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80050e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e059      	b.n	80051a4 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80050fe:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4618      	mov	r0, r3
 8005106:	f003 fb4d 	bl	80087a4 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005118:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800511a:	2002      	movs	r0, #2
 800511c:	f7fd f9d0 	bl	80024c0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fff1 	bl	8006108 <SD_PowerON>
 8005126:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005128:	6a3b      	ldr	r3, [r7, #32]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800513a:	6a3b      	ldr	r3, [r7, #32]
 800513c:	431a      	orrs	r2, r3
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e02e      	b.n	80051a4 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 ff12 	bl	8005f70 <SD_InitCard>
 800514c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800514e:	6a3b      	ldr	r3, [r7, #32]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00b      	beq.n	800516c <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005160:	6a3b      	ldr	r3, [r7, #32]
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e01b      	b.n	80051a4 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005174:	4618      	mov	r0, r3
 8005176:	f003 fba7 	bl	80088c8 <SDMMC_CmdBlockLength>
 800517a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800517c:	6a3b      	ldr	r3, [r7, #32]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00f      	beq.n	80051a2 <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a09      	ldr	r2, [pc, #36]	; (80051ac <HAL_SD_InitCard+0x10c>)
 8005188:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	431a      	orrs	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3728      	adds	r7, #40	; 0x28
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bdb0      	pop	{r4, r5, r7, pc}
 80051ac:	004005ff 	.word	0x004005ff

080051b0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b08c      	sub	sp, #48	; 0x30
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	60f8      	str	r0, [r7, #12]
 80051b8:	60b9      	str	r1, [r7, #8]
 80051ba:	607a      	str	r2, [r7, #4]
 80051bc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d107      	bne.n	80051d8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051cc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e0c3      	b.n	8005360 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	f040 80bc 	bne.w	800535e <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80051ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	441a      	add	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d907      	bls.n	800520a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fe:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e0aa      	b.n	8005360 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2203      	movs	r2, #3
 800520e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2200      	movs	r2, #0
 8005218:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8005228:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522e:	4a4e      	ldr	r2, [pc, #312]	; (8005368 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8005230:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	4a4d      	ldr	r2, [pc, #308]	; (800536c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005238:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523e:	2200      	movs	r2, #0
 8005240:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005246:	2200      	movs	r2, #0
 8005248:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	430a      	orrs	r2, r1
 8005264:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	3380      	adds	r3, #128	; 0x80
 8005270:	4619      	mov	r1, r3
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	025b      	lsls	r3, r3, #9
 8005278:	089b      	lsrs	r3, r3, #2
 800527a:	f7fe f90f 	bl	800349c <HAL_DMA_Start_IT>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d017      	beq.n	80052b4 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8005292:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a35      	ldr	r2, [pc, #212]	; (8005370 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800529a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e055      	b.n	8005360 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 0208 	orr.w	r2, r2, #8
 80052c2:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d002      	beq.n	80052d2 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 80052cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ce:	025b      	lsls	r3, r3, #9
 80052d0:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80052d2:	f04f 33ff 	mov.w	r3, #4294967295
 80052d6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	025b      	lsls	r3, r3, #9
 80052dc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80052de:	2390      	movs	r3, #144	; 0x90
 80052e0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80052e2:	2302      	movs	r3, #2
 80052e4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80052e6:	2300      	movs	r3, #0
 80052e8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80052ea:	2301      	movs	r3, #1
 80052ec:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f107 0210 	add.w	r2, r7, #16
 80052f6:	4611      	mov	r1, r2
 80052f8:	4618      	mov	r0, r3
 80052fa:	f003 fab9 	bl	8008870 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	2b01      	cmp	r3, #1
 8005302:	d90a      	bls.n	800531a <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2282      	movs	r2, #130	; 0x82
 8005308:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005310:	4618      	mov	r0, r3
 8005312:	f003 fb1d 	bl	8008950 <SDMMC_CmdReadMultiBlock>
 8005316:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005318:	e009      	b.n	800532e <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2281      	movs	r2, #129	; 0x81
 800531e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005326:	4618      	mov	r0, r3
 8005328:	f003 faf0 	bl	800890c <SDMMC_CmdReadSingleBlock>
 800532c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800532e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005330:	2b00      	cmp	r3, #0
 8005332:	d012      	beq.n	800535a <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a0d      	ldr	r2, [pc, #52]	; (8005370 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800533a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005342:	431a      	orrs	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e002      	b.n	8005360 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800535a:	2300      	movs	r3, #0
 800535c:	e000      	b.n	8005360 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800535e:	2302      	movs	r3, #2
  }
}
 8005360:	4618      	mov	r0, r3
 8005362:	3730      	adds	r7, #48	; 0x30
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	08005d7f 	.word	0x08005d7f
 800536c:	08005df1 	.word	0x08005df1
 8005370:	004005ff 	.word	0x004005ff

08005374 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b08c      	sub	sp, #48	; 0x30
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
 8005380:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d107      	bne.n	800539c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005390:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e0c6      	b.n	800552a <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	f040 80bf 	bne.w	8005528 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80053b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	441a      	add	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d907      	bls.n	80053ce <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e0ad      	b.n	800552a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2203      	movs	r2, #3
 80053d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2200      	movs	r2, #0
 80053dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f042 021a 	orr.w	r2, r2, #26
 80053ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f2:	4a50      	ldr	r2, [pc, #320]	; (8005534 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80053f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053fa:	4a4f      	ldr	r2, [pc, #316]	; (8005538 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80053fc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005402:	2200      	movs	r2, #0
 8005404:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540a:	2b01      	cmp	r3, #1
 800540c:	d002      	beq.n	8005414 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800540e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005410:	025b      	lsls	r3, r3, #9
 8005412:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d90a      	bls.n	8005430 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	22a0      	movs	r2, #160	; 0xa0
 800541e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005426:	4618      	mov	r0, r3
 8005428:	f003 fad6 	bl	80089d8 <SDMMC_CmdWriteMultiBlock>
 800542c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800542e:	e009      	b.n	8005444 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2290      	movs	r2, #144	; 0x90
 8005434:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800543c:	4618      	mov	r0, r3
 800543e:	f003 faa9 	bl	8008994 <SDMMC_CmdWriteSingleBlock>
 8005442:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005446:	2b00      	cmp	r3, #0
 8005448:	d012      	beq.n	8005470 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a3b      	ldr	r2, [pc, #236]	; (800553c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8005450:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005458:	431a      	orrs	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e05c      	b.n	800552a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f042 0208 	orr.w	r2, r2, #8
 800547e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005484:	2240      	movs	r2, #64	; 0x40
 8005486:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005498:	689a      	ldr	r2, [r3, #8]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80054a8:	68b9      	ldr	r1, [r7, #8]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	3380      	adds	r3, #128	; 0x80
 80054b0:	461a      	mov	r2, r3
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	025b      	lsls	r3, r3, #9
 80054b6:	089b      	lsrs	r3, r3, #2
 80054b8:	f7fd fff0 	bl	800349c <HAL_DMA_Start_IT>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d01a      	beq.n	80054f8 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f022 021a 	bic.w	r2, r2, #26
 80054d0:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a19      	ldr	r2, [pc, #100]	; (800553c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80054d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054de:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e018      	b.n	800552a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80054f8:	f04f 33ff 	mov.w	r3, #4294967295
 80054fc:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	025b      	lsls	r3, r3, #9
 8005502:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8005504:	2390      	movs	r3, #144	; 0x90
 8005506:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8005508:	2300      	movs	r3, #0
 800550a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800550c:	2300      	movs	r3, #0
 800550e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8005510:	2301      	movs	r3, #1
 8005512:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f107 0210 	add.w	r2, r7, #16
 800551c:	4611      	mov	r1, r2
 800551e:	4618      	mov	r0, r3
 8005520:	f003 f9a6 	bl	8008870 <SDMMC_ConfigData>

      return HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	e000      	b.n	800552a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8005528:	2302      	movs	r3, #2
  }
}
 800552a:	4618      	mov	r0, r3
 800552c:	3730      	adds	r7, #48	; 0x30
 800552e:	46bd      	mov	sp, r7
 8005530:	bd80      	pop	{r7, pc}
 8005532:	bf00      	nop
 8005534:	08005d55 	.word	0x08005d55
 8005538:	08005df1 	.word	0x08005df1
 800553c:	004005ff 	.word	0x004005ff

08005540 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800554c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005554:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d008      	beq.n	800556e <HAL_SD_IRQHandler+0x2e>
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	f003 0308 	and.w	r3, r3, #8
 8005562:	2b00      	cmp	r3, #0
 8005564:	d003      	beq.n	800556e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 ffed 	bl	8006546 <SD_Read_IT>
 800556c:	e153      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 808d 	beq.w	8005698 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005586:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	4ba3      	ldr	r3, [pc, #652]	; (8005820 <HAL_SD_IRQHandler+0x2e0>)
 8005594:	400b      	ands	r3, r1
 8005596:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0201 	bic.w	r2, r2, #1
 80055a6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f003 0308 	and.w	r3, r3, #8
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d039      	beq.n	8005626 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d104      	bne.n	80055c6 <HAL_SD_IRQHandler+0x86>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f003 0320 	and.w	r3, r3, #32
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d011      	beq.n	80055ea <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f003 fa26 	bl	8008a1c <SDMMC_CmdStopTransfer>
 80055d0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d008      	beq.n	80055ea <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	431a      	orrs	r2, r3
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f000 f921 	bl	800582c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f240 523a 	movw	r2, #1338	; 0x53a
 80055f2:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2200      	movs	r2, #0
 8005600:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f003 0301 	and.w	r3, r3, #1
 8005608:	2b00      	cmp	r3, #0
 800560a:	d104      	bne.n	8005616 <HAL_SD_IRQHandler+0xd6>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f003 fe96 	bl	8009348 <HAL_SD_RxCpltCallback>
 800561c:	e0fb      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f003 fe88 	bl	8009334 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005624:	e0f7      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 80f2 	beq.w	8005816 <HAL_SD_IRQHandler+0x2d6>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f003 0320 	and.w	r3, r3, #32
 8005638:	2b00      	cmp	r3, #0
 800563a:	d011      	beq.n	8005660 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4618      	mov	r0, r3
 8005642:	f003 f9eb 	bl	8008a1c <SDMMC_CmdStopTransfer>
 8005646:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d008      	beq.n	8005660 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	431a      	orrs	r2, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f000 f8e6 	bl	800582c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	f040 80d5 	bne.w	8005816 <HAL_SD_IRQHandler+0x2d6>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f003 0302 	and.w	r3, r3, #2
 8005672:	2b00      	cmp	r3, #0
 8005674:	f040 80cf 	bne.w	8005816 <HAL_SD_IRQHandler+0x2d6>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0208 	bic.w	r2, r2, #8
 8005686:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f003 fe4f 	bl	8009334 <HAL_SD_TxCpltCallback>
}
 8005696:	e0be      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800569e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d008      	beq.n	80056b8 <HAL_SD_IRQHandler+0x178>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f003 0308 	and.w	r3, r3, #8
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d003      	beq.n	80056b8 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 ff99 	bl	80065e8 <SD_Write_IT>
 80056b6:	e0ae      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056be:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f000 80a7 	beq.w	8005816 <HAL_SD_IRQHandler+0x2d6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056ce:	f003 0302 	and.w	r3, r3, #2
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d005      	beq.n	80056e2 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056da:	f043 0202 	orr.w	r2, r3, #2
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056e8:	f003 0308 	and.w	r3, r3, #8
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d005      	beq.n	80056fc <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f4:	f043 0208 	orr.w	r2, r3, #8
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005702:	f003 0320 	and.w	r3, r3, #32
 8005706:	2b00      	cmp	r3, #0
 8005708:	d005      	beq.n	8005716 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570e:	f043 0220 	orr.w	r2, r3, #32
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800571c:	f003 0310 	and.w	r3, r3, #16
 8005720:	2b00      	cmp	r3, #0
 8005722:	d005      	beq.n	8005730 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005728:	f043 0210 	orr.w	r2, r3, #16
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f240 523a 	movw	r2, #1338	; 0x53a
 8005738:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005748:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4618      	mov	r0, r3
 8005750:	f003 f964 	bl	8008a1c <SDMMC_CmdStopTransfer>
 8005754:	4602      	mov	r2, r0
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575a:	431a      	orrs	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f003 0308 	and.w	r3, r3, #8
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00a      	beq.n	8005780 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f857 	bl	800582c <HAL_SD_ErrorCallback>
}
 800577e:	e04a      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005786:	2b00      	cmp	r3, #0
 8005788:	d045      	beq.n	8005816 <HAL_SD_IRQHandler+0x2d6>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f003 0310 	and.w	r3, r3, #16
 8005790:	2b00      	cmp	r3, #0
 8005792:	d104      	bne.n	800579e <HAL_SD_IRQHandler+0x25e>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f003 0320 	and.w	r3, r3, #32
 800579a:	2b00      	cmp	r3, #0
 800579c:	d011      	beq.n	80057c2 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a2:	4a20      	ldr	r2, [pc, #128]	; (8005824 <HAL_SD_IRQHandler+0x2e4>)
 80057a4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7fd fed6 	bl	800355c <HAL_DMA_Abort_IT>
 80057b0:	4603      	mov	r3, r0
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d02f      	beq.n	8005816 <HAL_SD_IRQHandler+0x2d6>
          SD_DMATxAbort(hsd->hdmatx);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ba:	4618      	mov	r0, r3
 80057bc:	f000 fb6a 	bl	8005e94 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80057c0:	e029      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d104      	bne.n	80057d6 <HAL_SD_IRQHandler+0x296>
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d011      	beq.n	80057fa <HAL_SD_IRQHandler+0x2ba>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057da:	4a13      	ldr	r2, [pc, #76]	; (8005828 <HAL_SD_IRQHandler+0x2e8>)
 80057dc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fd feba 	bl	800355c <HAL_DMA_Abort_IT>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d013      	beq.n	8005816 <HAL_SD_IRQHandler+0x2d6>
          SD_DMARxAbort(hsd->hdmarx);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f2:	4618      	mov	r0, r3
 80057f4:	f000 fb85 	bl	8005f02 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80057f8:	e00d      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f003 fd86 	bl	8009320 <HAL_SD_AbortCallback>
}
 8005814:	e7ff      	b.n	8005816 <HAL_SD_IRQHandler+0x2d6>
 8005816:	bf00      	nop
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	ffff3ec5 	.word	0xffff3ec5
 8005824:	08005e95 	.word	0x08005e95
 8005828:	08005f03 	.word	0x08005f03

0800582c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800582c:	b480      	push	{r7}
 800582e:	b083      	sub	sp, #12
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005834:	bf00      	nop
 8005836:	370c      	adds	r7, #12
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr

08005840 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005840:	b480      	push	{r7}
 8005842:	b083      	sub	sp, #12
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800584e:	0f9b      	lsrs	r3, r3, #30
 8005850:	b2da      	uxtb	r2, r3
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800585a:	0e9b      	lsrs	r3, r3, #26
 800585c:	b2db      	uxtb	r3, r3
 800585e:	f003 030f 	and.w	r3, r3, #15
 8005862:	b2da      	uxtb	r2, r3
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800586c:	0e1b      	lsrs	r3, r3, #24
 800586e:	b2db      	uxtb	r3, r3
 8005870:	f003 0303 	and.w	r3, r3, #3
 8005874:	b2da      	uxtb	r2, r3
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800587e:	0c1b      	lsrs	r3, r3, #16
 8005880:	b2da      	uxtb	r2, r3
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800588a:	0a1b      	lsrs	r3, r3, #8
 800588c:	b2da      	uxtb	r2, r3
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005896:	b2da      	uxtb	r2, r3
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058a0:	0d1b      	lsrs	r3, r3, #20
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058ac:	0c1b      	lsrs	r3, r3, #16
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	f003 030f 	and.w	r3, r3, #15
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058be:	0bdb      	lsrs	r3, r3, #15
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	b2da      	uxtb	r2, r3
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058d0:	0b9b      	lsrs	r3, r3, #14
 80058d2:	b2db      	uxtb	r3, r3
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	b2da      	uxtb	r2, r3
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058e2:	0b5b      	lsrs	r3, r3, #13
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	f003 0301 	and.w	r3, r3, #1
 80058ea:	b2da      	uxtb	r2, r3
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058f4:	0b1b      	lsrs	r3, r3, #12
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	f003 0301 	and.w	r3, r3, #1
 80058fc:	b2da      	uxtb	r2, r3
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2200      	movs	r2, #0
 8005906:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800590c:	2b00      	cmp	r3, #0
 800590e:	d163      	bne.n	80059d8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005914:	009a      	lsls	r2, r3, #2
 8005916:	f640 73fc 	movw	r3, #4092	; 0xffc
 800591a:	4013      	ands	r3, r2
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005920:	0f92      	lsrs	r2, r2, #30
 8005922:	431a      	orrs	r2, r3
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800592c:	0edb      	lsrs	r3, r3, #27
 800592e:	b2db      	uxtb	r3, r3
 8005930:	f003 0307 	and.w	r3, r3, #7
 8005934:	b2da      	uxtb	r2, r3
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800593e:	0e1b      	lsrs	r3, r3, #24
 8005940:	b2db      	uxtb	r3, r3
 8005942:	f003 0307 	and.w	r3, r3, #7
 8005946:	b2da      	uxtb	r2, r3
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005950:	0d5b      	lsrs	r3, r3, #21
 8005952:	b2db      	uxtb	r3, r3
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	b2da      	uxtb	r2, r3
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005962:	0c9b      	lsrs	r3, r3, #18
 8005964:	b2db      	uxtb	r3, r3
 8005966:	f003 0307 	and.w	r3, r3, #7
 800596a:	b2da      	uxtb	r2, r3
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005974:	0bdb      	lsrs	r3, r3, #15
 8005976:	b2db      	uxtb	r3, r3
 8005978:	f003 0307 	and.w	r3, r3, #7
 800597c:	b2da      	uxtb	r2, r3
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	1c5a      	adds	r2, r3, #1
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	7e1b      	ldrb	r3, [r3, #24]
 8005990:	b2db      	uxtb	r3, r3
 8005992:	f003 0307 	and.w	r3, r3, #7
 8005996:	3302      	adds	r3, #2
 8005998:	2201      	movs	r2, #1
 800599a:	fa02 f303 	lsl.w	r3, r2, r3
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80059a2:	fb02 f203 	mul.w	r2, r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	7a1b      	ldrb	r3, [r3, #8]
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	f003 030f 	and.w	r3, r3, #15
 80059b4:	2201      	movs	r2, #1
 80059b6:	409a      	lsls	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80059c4:	0a52      	lsrs	r2, r2, #9
 80059c6:	fb02 f203 	mul.w	r2, r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059d4:	661a      	str	r2, [r3, #96]	; 0x60
 80059d6:	e031      	b.n	8005a3c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d11d      	bne.n	8005a1c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80059e4:	041b      	lsls	r3, r3, #16
 80059e6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80059ee:	0c1b      	lsrs	r3, r3, #16
 80059f0:	431a      	orrs	r2, r3
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	3301      	adds	r3, #1
 80059fc:	029a      	lsls	r2, r3, #10
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a10:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	661a      	str	r2, [r3, #96]	; 0x60
 8005a1a:	e00f      	b.n	8005a3c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a58      	ldr	r2, [pc, #352]	; (8005b84 <HAL_SD_GetCardCSD+0x344>)
 8005a22:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a28:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e09d      	b.n	8005b78 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a40:	0b9b      	lsrs	r3, r3, #14
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	f003 0301 	and.w	r3, r3, #1
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a52:	09db      	lsrs	r3, r3, #7
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a5a:	b2da      	uxtb	r2, r3
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a6a:	b2da      	uxtb	r2, r3
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a74:	0fdb      	lsrs	r3, r3, #31
 8005a76:	b2da      	uxtb	r2, r3
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a80:	0f5b      	lsrs	r3, r3, #29
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	f003 0303 	and.w	r3, r3, #3
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a92:	0e9b      	lsrs	r3, r3, #26
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	f003 0307 	and.w	r3, r3, #7
 8005a9a:	b2da      	uxtb	r2, r3
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aa4:	0d9b      	lsrs	r3, r3, #22
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	f003 030f 	and.w	r3, r3, #15
 8005aac:	b2da      	uxtb	r2, r3
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab6:	0d5b      	lsrs	r3, r3, #21
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	b2da      	uxtb	r2, r3
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad2:	0c1b      	lsrs	r3, r3, #16
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	b2da      	uxtb	r2, r3
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae6:	0bdb      	lsrs	r3, r3, #15
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	b2da      	uxtb	r2, r3
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005afa:	0b9b      	lsrs	r3, r3, #14
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	b2da      	uxtb	r2, r3
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0e:	0b5b      	lsrs	r3, r3, #13
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b22:	0b1b      	lsrs	r3, r3, #12
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	b2da      	uxtb	r2, r3
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b36:	0a9b      	lsrs	r3, r3, #10
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b4a:	0a1b      	lsrs	r3, r3, #8
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	f003 0303 	and.w	r3, r3, #3
 8005b52:	b2da      	uxtb	r2, r3
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b5e:	085b      	lsrs	r3, r3, #1
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	2201      	movs	r2, #1
 8005b72:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr
 8005b84:	004005ff 	.word	0x004005ff

08005b88 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005be0:	b5b0      	push	{r4, r5, r7, lr}
 8005be2:	b08e      	sub	sp, #56	; 0x38
 8005be4:	af04      	add	r7, sp, #16
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2203      	movs	r2, #3
 8005bf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bfc:	2b03      	cmp	r3, #3
 8005bfe:	d02e      	beq.n	8005c5e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c06:	d106      	bne.n	8005c16 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	639a      	str	r2, [r3, #56]	; 0x38
 8005c14:	e029      	b.n	8005c6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c1c:	d10a      	bne.n	8005c34 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 fb28 	bl	8006274 <SD_WideBus_Enable>
 8005c24:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c2a:	6a3b      	ldr	r3, [r7, #32]
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	639a      	str	r2, [r3, #56]	; 0x38
 8005c32:	e01a      	b.n	8005c6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10a      	bne.n	8005c50 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 fb65 	bl	800630a <SD_WideBus_Disable>
 8005c40:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c46:	6a3b      	ldr	r3, [r7, #32]
 8005c48:	431a      	orrs	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	639a      	str	r2, [r3, #56]	; 0x38
 8005c4e:	e00c      	b.n	8005c6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	639a      	str	r2, [r3, #56]	; 0x38
 8005c5c:	e005      	b.n	8005c6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c62:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00b      	beq.n	8005c8a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a26      	ldr	r2, [pc, #152]	; (8005d10 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005c78:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005c88:	e01f      	b.n	8005cca <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	699b      	ldr	r3, [r3, #24]
 8005caa:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681d      	ldr	r5, [r3, #0]
 8005cb0:	466c      	mov	r4, sp
 8005cb2:	f107 0314 	add.w	r3, r7, #20
 8005cb6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005cba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005cbe:	f107 0308 	add.w	r3, r7, #8
 8005cc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	f002 fd23 	bl	8008710 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	f002 fdf8 	bl	80088c8 <SDMMC_CmdBlockLength>
 8005cd8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005cda:	6a3b      	ldr	r3, [r7, #32]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d00c      	beq.n	8005cfa <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a0a      	ldr	r2, [pc, #40]	; (8005d10 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005ce6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cec:	6a3b      	ldr	r3, [r7, #32]
 8005cee:	431a      	orrs	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8005d02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3728      	adds	r7, #40	; 0x28
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	004005ff 	.word	0x004005ff

08005d14 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005d20:	f107 030c 	add.w	r3, r7, #12
 8005d24:	4619      	mov	r1, r3
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 fa7c 	bl	8006224 <SD_SendStatus>
 8005d2c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	0a5b      	lsrs	r3, r3, #9
 8005d44:	f003 030f 	and.w	r3, r3, #15
 8005d48:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8005d4a:	693b      	ldr	r3, [r7, #16]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d60:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d70:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8005d72:	bf00      	nop
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b084      	sub	sp, #16
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d90:	2b82      	cmp	r3, #130	; 0x82
 8005d92:	d111      	bne.n	8005db8 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f002 fe3f 	bl	8008a1c <SDMMC_CmdStopTransfer>
 8005d9e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d008      	beq.n	8005db8 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	431a      	orrs	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8005db2:	68f8      	ldr	r0, [r7, #12]
 8005db4:	f7ff fd3a 	bl	800582c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f022 0208 	bic.w	r2, r2, #8
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f240 523a 	movw	r2, #1338	; 0x53a
 8005dd0:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005de0:	68f8      	ldr	r0, [r7, #12]
 8005de2:	f003 fab1 	bl	8009348 <HAL_SD_RxCpltCallback>
#endif
}
 8005de6:	bf00      	nop
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
	...

08005df0 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfc:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fd fd58 	bl	80038b4 <HAL_DMA_GetError>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d03e      	beq.n	8005e88 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e10:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e18:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d002      	beq.n	8005e26 <SD_DMAError+0x36>
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d12d      	bne.n	8005e82 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a19      	ldr	r2, [pc, #100]	; (8005e90 <SD_DMAError+0xa0>)
 8005e2c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005e3c:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e42:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8005e4a:	6978      	ldr	r0, [r7, #20]
 8005e4c:	f7ff ff62 	bl	8005d14 <HAL_SD_GetCardState>
 8005e50:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	2b06      	cmp	r3, #6
 8005e56:	d002      	beq.n	8005e5e <SD_DMAError+0x6e>
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	2b05      	cmp	r3, #5
 8005e5c:	d10a      	bne.n	8005e74 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f002 fdda 	bl	8008a1c <SDMMC_CmdStopTransfer>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	2201      	movs	r2, #1
 8005e78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8005e82:	6978      	ldr	r0, [r7, #20]
 8005e84:	f7ff fcd2 	bl	800582c <HAL_SD_ErrorCallback>
#endif
  }
}
 8005e88:	bf00      	nop
 8005e8a:	3718      	adds	r7, #24
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}
 8005e90:	004005ff 	.word	0x004005ff

08005e94 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b084      	sub	sp, #16
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea0:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f240 523a 	movw	r2, #1338	; 0x53a
 8005eaa:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f7ff ff31 	bl	8005d14 <HAL_SD_GetCardState>
 8005eb2:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2b06      	cmp	r3, #6
 8005ec6:	d002      	beq.n	8005ece <SD_DMATxAbort+0x3a>
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	2b05      	cmp	r3, #5
 8005ecc:	d10a      	bne.n	8005ee4 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f002 fda2 	bl	8008a1c <SDMMC_CmdStopTransfer>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ede:	431a      	orrs	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d103      	bne.n	8005ef4 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005eec:	68f8      	ldr	r0, [r7, #12]
 8005eee:	f003 fa17 	bl	8009320 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005ef2:	e002      	b.n	8005efa <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005ef4:	68f8      	ldr	r0, [r7, #12]
 8005ef6:	f7ff fc99 	bl	800582c <HAL_SD_ErrorCallback>
}
 8005efa:	bf00      	nop
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005f02:	b580      	push	{r7, lr}
 8005f04:	b084      	sub	sp, #16
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f240 523a 	movw	r2, #1338	; 0x53a
 8005f18:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8005f1a:	68f8      	ldr	r0, [r7, #12]
 8005f1c:	f7ff fefa 	bl	8005d14 <HAL_SD_GetCardState>
 8005f20:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2201      	movs	r2, #1
 8005f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2b06      	cmp	r3, #6
 8005f34:	d002      	beq.n	8005f3c <SD_DMARxAbort+0x3a>
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2b05      	cmp	r3, #5
 8005f3a:	d10a      	bne.n	8005f52 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4618      	mov	r0, r3
 8005f42:	f002 fd6b 	bl	8008a1c <SDMMC_CmdStopTransfer>
 8005f46:	4602      	mov	r2, r0
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f003 f9e0 	bl	8009320 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005f60:	e002      	b.n	8005f68 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f7ff fc62 	bl	800582c <HAL_SD_ErrorCallback>
}
 8005f68:	bf00      	nop
 8005f6a:	3710      	adds	r7, #16
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005f70:	b5b0      	push	{r4, r5, r7, lr}
 8005f72:	b094      	sub	sp, #80	; 0x50
 8005f74:	af04      	add	r7, sp, #16
 8005f76:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f002 fc1d 	bl	80087c0 <SDMMC_GetPowerState>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d102      	bne.n	8005f92 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005f8c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005f90:	e0b6      	b.n	8006100 <SD_InitCard+0x190>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f96:	2b03      	cmp	r3, #3
 8005f98:	d02f      	beq.n	8005ffa <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f002 fe47 	bl	8008c32 <SDMMC_CmdSendCID>
 8005fa4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005fa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d001      	beq.n	8005fb0 <SD_InitCard+0x40>
    {
      return errorstate;
 8005fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fae:	e0a7      	b.n	8006100 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f002 fc47 	bl	800884a <SDMMC_GetResponse>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2104      	movs	r1, #4
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f002 fc3e 	bl	800884a <SDMMC_GetResponse>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2108      	movs	r1, #8
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f002 fc35 	bl	800884a <SDMMC_GetResponse>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	210c      	movs	r1, #12
 8005fec:	4618      	mov	r0, r3
 8005fee:	f002 fc2c 	bl	800884a <SDMMC_GetResponse>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ffe:	2b03      	cmp	r3, #3
 8006000:	d00d      	beq.n	800601e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f107 020e 	add.w	r2, r7, #14
 800600a:	4611      	mov	r1, r2
 800600c:	4618      	mov	r0, r3
 800600e:	f002 fe4d 	bl	8008cac <SDMMC_CmdSetRelAdd>
 8006012:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006014:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <SD_InitCard+0xae>
    {
      return errorstate;
 800601a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800601c:	e070      	b.n	8006100 <SD_InitCard+0x190>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006022:	2b03      	cmp	r3, #3
 8006024:	d036      	beq.n	8006094 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006026:	89fb      	ldrh	r3, [r7, #14]
 8006028:	461a      	mov	r2, r3
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	4619      	mov	r1, r3
 800603a:	4610      	mov	r0, r2
 800603c:	f002 fe17 	bl	8008c6e <SDMMC_CmdSendCSD>
 8006040:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <SD_InitCard+0xdc>
    {
      return errorstate;
 8006048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800604a:	e059      	b.n	8006100 <SD_InitCard+0x190>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2100      	movs	r1, #0
 8006052:	4618      	mov	r0, r3
 8006054:	f002 fbf9 	bl	800884a <SDMMC_GetResponse>
 8006058:	4602      	mov	r2, r0
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2104      	movs	r1, #4
 8006064:	4618      	mov	r0, r3
 8006066:	f002 fbf0 	bl	800884a <SDMMC_GetResponse>
 800606a:	4602      	mov	r2, r0
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2108      	movs	r1, #8
 8006076:	4618      	mov	r0, r3
 8006078:	f002 fbe7 	bl	800884a <SDMMC_GetResponse>
 800607c:	4602      	mov	r2, r0
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	210c      	movs	r1, #12
 8006088:	4618      	mov	r0, r3
 800608a:	f002 fbde 	bl	800884a <SDMMC_GetResponse>
 800608e:	4602      	mov	r2, r0
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2104      	movs	r1, #4
 800609a:	4618      	mov	r0, r3
 800609c:	f002 fbd5 	bl	800884a <SDMMC_GetResponse>
 80060a0:	4603      	mov	r3, r0
 80060a2:	0d1a      	lsrs	r2, r3, #20
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80060a8:	f107 0310 	add.w	r3, r7, #16
 80060ac:	4619      	mov	r1, r3
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f7ff fbc6 	bl	8005840 <HAL_SD_GetCardCSD>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d002      	beq.n	80060c0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80060ba:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80060be:	e01f      	b.n	8006100 <SD_InitCard+0x190>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6819      	ldr	r1, [r3, #0]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060c8:	041b      	lsls	r3, r3, #16
 80060ca:	461a      	mov	r2, r3
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	4608      	mov	r0, r1
 80060d2:	f002 fcc5 	bl	8008a60 <SDMMC_CmdSelDesel>
 80060d6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80060d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d001      	beq.n	80060e2 <SD_InitCard+0x172>
  {
    return errorstate;
 80060de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060e0:	e00e      	b.n	8006100 <SD_InitCard+0x190>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681d      	ldr	r5, [r3, #0]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	466c      	mov	r4, sp
 80060ea:	f103 0210 	add.w	r2, r3, #16
 80060ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80060f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80060f4:	3304      	adds	r3, #4
 80060f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80060f8:	4628      	mov	r0, r5
 80060fa:	f002 fb09 	bl	8008710 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80060fe:	2300      	movs	r3, #0
}
 8006100:	4618      	mov	r0, r3
 8006102:	3740      	adds	r7, #64	; 0x40
 8006104:	46bd      	mov	sp, r7
 8006106:	bdb0      	pop	{r4, r5, r7, pc}

08006108 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b086      	sub	sp, #24
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006110:	2300      	movs	r3, #0
 8006112:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006114:	2300      	movs	r3, #0
 8006116:	617b      	str	r3, [r7, #20]
 8006118:	2300      	movs	r3, #0
 800611a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4618      	mov	r0, r3
 8006122:	f002 fcc0 	bl	8008aa6 <SDMMC_CmdGoIdleState>
 8006126:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <SD_PowerON+0x2a>
  {
    return errorstate;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	e072      	b.n	8006218 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4618      	mov	r0, r3
 8006138:	f002 fcd3 	bl	8008ae2 <SDMMC_CmdOperCond>
 800613c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00d      	beq.n	8006160 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4618      	mov	r0, r3
 8006150:	f002 fca9 	bl	8008aa6 <SDMMC_CmdGoIdleState>
 8006154:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <SD_PowerON+0x5e>
    {
      return errorstate;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	e05b      	b.n	8006218 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800616a:	2b01      	cmp	r3, #1
 800616c:	d137      	bne.n	80061de <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2100      	movs	r1, #0
 8006174:	4618      	mov	r0, r3
 8006176:	f002 fcd3 	bl	8008b20 <SDMMC_CmdAppCommand>
 800617a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d02d      	beq.n	80061de <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006182:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006186:	e047      	b.n	8006218 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2100      	movs	r1, #0
 800618e:	4618      	mov	r0, r3
 8006190:	f002 fcc6 	bl	8008b20 <SDMMC_CmdAppCommand>
 8006194:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d001      	beq.n	80061a0 <SD_PowerON+0x98>
    {
      return errorstate;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	e03b      	b.n	8006218 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	491e      	ldr	r1, [pc, #120]	; (8006220 <SD_PowerON+0x118>)
 80061a6:	4618      	mov	r0, r3
 80061a8:	f002 fcdc 	bl	8008b64 <SDMMC_CmdAppOperCommand>
 80061ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d002      	beq.n	80061ba <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80061b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80061b8:	e02e      	b.n	8006218 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2100      	movs	r1, #0
 80061c0:	4618      	mov	r0, r3
 80061c2:	f002 fb42 	bl	800884a <SDMMC_GetResponse>
 80061c6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	0fdb      	lsrs	r3, r3, #31
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d101      	bne.n	80061d4 <SD_PowerON+0xcc>
 80061d0:	2301      	movs	r3, #1
 80061d2:	e000      	b.n	80061d6 <SD_PowerON+0xce>
 80061d4:	2300      	movs	r3, #0
 80061d6:	613b      	str	r3, [r7, #16]

    count++;
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	3301      	adds	r3, #1
 80061dc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d802      	bhi.n	80061ee <SD_PowerON+0xe6>
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0cc      	beq.n	8006188 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d902      	bls.n	80061fe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80061f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80061fc:	e00c      	b.n	8006218 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d003      	beq.n	8006210 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	645a      	str	r2, [r3, #68]	; 0x44
 800620e:	e002      	b.n	8006216 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3718      	adds	r7, #24
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	c1100000 	.word	0xc1100000

08006224 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d102      	bne.n	800623a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006234:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006238:	e018      	b.n	800626c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006242:	041b      	lsls	r3, r3, #16
 8006244:	4619      	mov	r1, r3
 8006246:	4610      	mov	r0, r2
 8006248:	f002 fd51 	bl	8008cee <SDMMC_CmdSendStatus>
 800624c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <SD_SendStatus+0x34>
  {
    return errorstate;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	e009      	b.n	800626c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2100      	movs	r1, #0
 800625e:	4618      	mov	r0, r3
 8006260:	f002 faf3 	bl	800884a <SDMMC_GetResponse>
 8006264:	4602      	mov	r2, r0
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800626a:	2300      	movs	r3, #0
}
 800626c:	4618      	mov	r0, r3
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800627c:	2300      	movs	r3, #0
 800627e:	60fb      	str	r3, [r7, #12]
 8006280:	2300      	movs	r3, #0
 8006282:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	2100      	movs	r1, #0
 800628a:	4618      	mov	r0, r3
 800628c:	f002 fadd 	bl	800884a <SDMMC_GetResponse>
 8006290:	4603      	mov	r3, r0
 8006292:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006296:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800629a:	d102      	bne.n	80062a2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800629c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80062a0:	e02f      	b.n	8006302 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80062a2:	f107 030c 	add.w	r3, r7, #12
 80062a6:	4619      	mov	r1, r3
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 f879 	bl	80063a0 <SD_FindSCR>
 80062ae:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	e023      	b.n	8006302 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d01c      	beq.n	80062fe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062cc:	041b      	lsls	r3, r3, #16
 80062ce:	4619      	mov	r1, r3
 80062d0:	4610      	mov	r0, r2
 80062d2:	f002 fc25 	bl	8008b20 <SDMMC_CmdAppCommand>
 80062d6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	e00f      	b.n	8006302 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2102      	movs	r1, #2
 80062e8:	4618      	mov	r0, r3
 80062ea:	f002 fc5f 	bl	8008bac <SDMMC_CmdBusWidth>
 80062ee:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	e003      	b.n	8006302 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80062fa:	2300      	movs	r3, #0
 80062fc:	e001      	b.n	8006302 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80062fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006302:	4618      	mov	r0, r3
 8006304:	3718      	adds	r7, #24
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b086      	sub	sp, #24
 800630e:	af00      	add	r7, sp, #0
 8006310:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006312:	2300      	movs	r3, #0
 8006314:	60fb      	str	r3, [r7, #12]
 8006316:	2300      	movs	r3, #0
 8006318:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	2100      	movs	r1, #0
 8006320:	4618      	mov	r0, r3
 8006322:	f002 fa92 	bl	800884a <SDMMC_GetResponse>
 8006326:	4603      	mov	r3, r0
 8006328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800632c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006330:	d102      	bne.n	8006338 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006332:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006336:	e02f      	b.n	8006398 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006338:	f107 030c 	add.w	r3, r7, #12
 800633c:	4619      	mov	r1, r3
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 f82e 	bl	80063a0 <SD_FindSCR>
 8006344:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d001      	beq.n	8006350 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	e023      	b.n	8006398 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006356:	2b00      	cmp	r3, #0
 8006358:	d01c      	beq.n	8006394 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006362:	041b      	lsls	r3, r3, #16
 8006364:	4619      	mov	r1, r3
 8006366:	4610      	mov	r0, r2
 8006368:	f002 fbda 	bl	8008b20 <SDMMC_CmdAppCommand>
 800636c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	e00f      	b.n	8006398 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2100      	movs	r1, #0
 800637e:	4618      	mov	r0, r3
 8006380:	f002 fc14 	bl	8008bac <SDMMC_CmdBusWidth>
 8006384:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d001      	beq.n	8006390 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	e003      	b.n	8006398 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006390:	2300      	movs	r3, #0
 8006392:	e001      	b.n	8006398 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006394:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006398:	4618      	mov	r0, r3
 800639a:	3718      	adds	r7, #24
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80063a0:	b590      	push	{r4, r7, lr}
 80063a2:	b08f      	sub	sp, #60	; 0x3c
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80063aa:	f7fc f87d 	bl	80024a8 <HAL_GetTick>
 80063ae:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80063b4:	2300      	movs	r3, #0
 80063b6:	60bb      	str	r3, [r7, #8]
 80063b8:	2300      	movs	r3, #0
 80063ba:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2108      	movs	r1, #8
 80063c6:	4618      	mov	r0, r3
 80063c8:	f002 fa7e 	bl	80088c8 <SDMMC_CmdBlockLength>
 80063cc:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80063ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	e0b2      	b.n	800653e <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681a      	ldr	r2, [r3, #0]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063e0:	041b      	lsls	r3, r3, #16
 80063e2:	4619      	mov	r1, r3
 80063e4:	4610      	mov	r0, r2
 80063e6:	f002 fb9b 	bl	8008b20 <SDMMC_CmdAppCommand>
 80063ea:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80063ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d001      	beq.n	80063f6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80063f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063f4:	e0a3      	b.n	800653e <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80063f6:	f04f 33ff 	mov.w	r3, #4294967295
 80063fa:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80063fc:	2308      	movs	r3, #8
 80063fe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006400:	2330      	movs	r3, #48	; 0x30
 8006402:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006404:	2302      	movs	r3, #2
 8006406:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006408:	2300      	movs	r3, #0
 800640a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800640c:	2301      	movs	r3, #1
 800640e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f107 0210 	add.w	r2, r7, #16
 8006418:	4611      	mov	r1, r2
 800641a:	4618      	mov	r0, r3
 800641c:	f002 fa28 	bl	8008870 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4618      	mov	r0, r3
 8006426:	f002 fbe3 	bl	8008bf0 <SDMMC_CmdSendSCR>
 800642a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800642c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642e:	2b00      	cmp	r3, #0
 8006430:	d02a      	beq.n	8006488 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8006432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006434:	e083      	b.n	800653e <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800643c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00f      	beq.n	8006464 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6819      	ldr	r1, [r3, #0]
 8006448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	f107 0208 	add.w	r2, r7, #8
 8006450:	18d4      	adds	r4, r2, r3
 8006452:	4608      	mov	r0, r1
 8006454:	f002 f988 	bl	8008768 <SDMMC_ReadFIFO>
 8006458:	4603      	mov	r3, r0
 800645a:	6023      	str	r3, [r4, #0]
      index++;
 800645c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800645e:	3301      	adds	r3, #1
 8006460:	637b      	str	r3, [r7, #52]	; 0x34
 8006462:	e006      	b.n	8006472 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800646a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800646e:	2b00      	cmp	r3, #0
 8006470:	d012      	beq.n	8006498 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006472:	f7fc f819 	bl	80024a8 <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006480:	d102      	bne.n	8006488 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006482:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006486:	e05a      	b.n	800653e <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800648e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006492:	2b00      	cmp	r3, #0
 8006494:	d0cf      	beq.n	8006436 <SD_FindSCR+0x96>
 8006496:	e000      	b.n	800649a <SD_FindSCR+0xfa>
      break;
 8006498:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d005      	beq.n	80064b4 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2208      	movs	r2, #8
 80064ae:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80064b0:	2308      	movs	r3, #8
 80064b2:	e044      	b.n	800653e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ba:	f003 0302 	and.w	r3, r3, #2
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d005      	beq.n	80064ce <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2202      	movs	r2, #2
 80064c8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80064ca:	2302      	movs	r3, #2
 80064cc:	e037      	b.n	800653e <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064d4:	f003 0320 	and.w	r3, r3, #32
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d005      	beq.n	80064e8 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2220      	movs	r2, #32
 80064e2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80064e4:	2320      	movs	r3, #32
 80064e6:	e02a      	b.n	800653e <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f240 523a 	movw	r2, #1338	; 0x53a
 80064f0:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	061a      	lsls	r2, r3, #24
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	021b      	lsls	r3, r3, #8
 80064fa:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80064fe:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	0a1b      	lsrs	r3, r3, #8
 8006504:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006508:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	0e1b      	lsrs	r3, r3, #24
 800650e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006512:	601a      	str	r2, [r3, #0]
    scr++;
 8006514:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006516:	3304      	adds	r3, #4
 8006518:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	061a      	lsls	r2, r3, #24
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	021b      	lsls	r3, r3, #8
 8006522:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006526:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	0a1b      	lsrs	r3, r3, #8
 800652c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006530:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	0e1b      	lsrs	r3, r3, #24
 8006536:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653a:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800653c:	2300      	movs	r3, #0
}
 800653e:	4618      	mov	r0, r3
 8006540:	373c      	adds	r7, #60	; 0x3c
 8006542:	46bd      	mov	sp, r7
 8006544:	bd90      	pop	{r4, r7, pc}

08006546 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b086      	sub	sp, #24
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006552:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006558:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d03f      	beq.n	80065e0 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8006560:	2300      	movs	r3, #0
 8006562:	617b      	str	r3, [r7, #20]
 8006564:	e033      	b.n	80065ce <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4618      	mov	r0, r3
 800656c:	f002 f8fc 	bl	8008768 <SDMMC_ReadFIFO>
 8006570:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	b2da      	uxtb	r2, r3
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	701a      	strb	r2, [r3, #0]
      tmp++;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	3301      	adds	r3, #1
 800657e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	3b01      	subs	r3, #1
 8006584:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	0a1b      	lsrs	r3, r3, #8
 800658a:	b2da      	uxtb	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	3301      	adds	r3, #1
 8006594:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	3b01      	subs	r3, #1
 800659a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	0c1b      	lsrs	r3, r3, #16
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	701a      	strb	r2, [r3, #0]
      tmp++;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	3301      	adds	r3, #1
 80065aa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	3b01      	subs	r3, #1
 80065b0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	0e1b      	lsrs	r3, r3, #24
 80065b6:	b2da      	uxtb	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	701a      	strb	r2, [r3, #0]
      tmp++;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	3301      	adds	r3, #1
 80065c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	3b01      	subs	r3, #1
 80065c6:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80065c8:	697b      	ldr	r3, [r7, #20]
 80065ca:	3301      	adds	r3, #1
 80065cc:	617b      	str	r3, [r7, #20]
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	2b07      	cmp	r3, #7
 80065d2:	d9c8      	bls.n	8006566 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80065e0:	bf00      	nop
 80065e2:	3718      	adds	r7, #24
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}

080065e8 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b086      	sub	sp, #24
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fa:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d043      	beq.n	800668a <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006602:	2300      	movs	r3, #0
 8006604:	617b      	str	r3, [r7, #20]
 8006606:	e037      	b.n	8006678 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	781b      	ldrb	r3, [r3, #0]
 800660c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	3301      	adds	r3, #1
 8006612:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	3b01      	subs	r3, #1
 8006618:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	781b      	ldrb	r3, [r3, #0]
 800661e:	021a      	lsls	r2, r3, #8
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	4313      	orrs	r3, r2
 8006624:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	3301      	adds	r3, #1
 800662a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	3b01      	subs	r3, #1
 8006630:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	041a      	lsls	r2, r3, #16
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	4313      	orrs	r3, r2
 800663c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	3301      	adds	r3, #1
 8006642:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	3b01      	subs	r3, #1
 8006648:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	061a      	lsls	r2, r3, #24
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	4313      	orrs	r3, r2
 8006654:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	3301      	adds	r3, #1
 800665a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	3b01      	subs	r3, #1
 8006660:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f107 0208 	add.w	r2, r7, #8
 800666a:	4611      	mov	r1, r2
 800666c:	4618      	mov	r0, r3
 800666e:	f002 f888 	bl	8008782 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	3301      	adds	r3, #1
 8006676:	617b      	str	r3, [r7, #20]
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	2b07      	cmp	r3, #7
 800667c:	d9c4      	bls.n	8006608 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800668a:	bf00      	nop
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d101      	bne.n	80066a4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e09d      	b.n	80067e0 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d108      	bne.n	80066be <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066b4:	d009      	beq.n	80066ca <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	61da      	str	r2, [r3, #28]
 80066bc:	e005      	b.n	80066ca <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2200      	movs	r2, #0
 80066ce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d106      	bne.n	80066ea <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f7fb fac1 	bl	8001c6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2202      	movs	r2, #2
 80066ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006700:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800670a:	d902      	bls.n	8006712 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800670c:	2300      	movs	r3, #0
 800670e:	60fb      	str	r3, [r7, #12]
 8006710:	e002      	b.n	8006718 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006712:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006716:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	68db      	ldr	r3, [r3, #12]
 800671c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006720:	d007      	beq.n	8006732 <HAL_SPI_Init+0xa0>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800672a:	d002      	beq.n	8006732 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006742:	431a      	orrs	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	f003 0302 	and.w	r3, r3, #2
 800674c:	431a      	orrs	r2, r3
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	695b      	ldr	r3, [r3, #20]
 8006752:	f003 0301 	and.w	r3, r3, #1
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	699b      	ldr	r3, [r3, #24]
 800675c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006760:	431a      	orrs	r2, r3
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	69db      	ldr	r3, [r3, #28]
 8006766:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800676a:	431a      	orrs	r2, r3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006774:	ea42 0103 	orr.w	r1, r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800677c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	430a      	orrs	r2, r1
 8006786:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	0c1b      	lsrs	r3, r3, #16
 800678e:	f003 0204 	and.w	r2, r3, #4
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006796:	f003 0310 	and.w	r3, r3, #16
 800679a:	431a      	orrs	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067a0:	f003 0308 	and.w	r3, r3, #8
 80067a4:	431a      	orrs	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80067ae:	ea42 0103 	orr.w	r1, r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69da      	ldr	r2, [r3, #28]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2201      	movs	r2, #1
 80067da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b082      	sub	sp, #8
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d101      	bne.n	80067fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	e049      	b.n	800688e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006800:	b2db      	uxtb	r3, r3
 8006802:	2b00      	cmp	r3, #0
 8006804:	d106      	bne.n	8006814 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f7fb fce4 	bl	80021dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	3304      	adds	r3, #4
 8006824:	4619      	mov	r1, r3
 8006826:	4610      	mov	r0, r2
 8006828:	f000 fc96 	bl	8007158 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2201      	movs	r2, #1
 8006830:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2201      	movs	r2, #1
 8006850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2201      	movs	r2, #1
 8006880:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3708      	adds	r7, #8
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
	...

08006898 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006898:	b480      	push	{r7}
 800689a:	b085      	sub	sp, #20
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d001      	beq.n	80068b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e054      	b.n	800695a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2202      	movs	r2, #2
 80068b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68da      	ldr	r2, [r3, #12]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f042 0201 	orr.w	r2, r2, #1
 80068c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a26      	ldr	r2, [pc, #152]	; (8006968 <HAL_TIM_Base_Start_IT+0xd0>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d022      	beq.n	8006918 <HAL_TIM_Base_Start_IT+0x80>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068da:	d01d      	beq.n	8006918 <HAL_TIM_Base_Start_IT+0x80>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a22      	ldr	r2, [pc, #136]	; (800696c <HAL_TIM_Base_Start_IT+0xd4>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d018      	beq.n	8006918 <HAL_TIM_Base_Start_IT+0x80>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a21      	ldr	r2, [pc, #132]	; (8006970 <HAL_TIM_Base_Start_IT+0xd8>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d013      	beq.n	8006918 <HAL_TIM_Base_Start_IT+0x80>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a1f      	ldr	r2, [pc, #124]	; (8006974 <HAL_TIM_Base_Start_IT+0xdc>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d00e      	beq.n	8006918 <HAL_TIM_Base_Start_IT+0x80>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a1e      	ldr	r2, [pc, #120]	; (8006978 <HAL_TIM_Base_Start_IT+0xe0>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d009      	beq.n	8006918 <HAL_TIM_Base_Start_IT+0x80>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a1c      	ldr	r2, [pc, #112]	; (800697c <HAL_TIM_Base_Start_IT+0xe4>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d004      	beq.n	8006918 <HAL_TIM_Base_Start_IT+0x80>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a1b      	ldr	r2, [pc, #108]	; (8006980 <HAL_TIM_Base_Start_IT+0xe8>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d115      	bne.n	8006944 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	689a      	ldr	r2, [r3, #8]
 800691e:	4b19      	ldr	r3, [pc, #100]	; (8006984 <HAL_TIM_Base_Start_IT+0xec>)
 8006920:	4013      	ands	r3, r2
 8006922:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2b06      	cmp	r3, #6
 8006928:	d015      	beq.n	8006956 <HAL_TIM_Base_Start_IT+0xbe>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006930:	d011      	beq.n	8006956 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f042 0201 	orr.w	r2, r2, #1
 8006940:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006942:	e008      	b.n	8006956 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f042 0201 	orr.w	r2, r2, #1
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	e000      	b.n	8006958 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006956:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	3714      	adds	r7, #20
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	40010000 	.word	0x40010000
 800696c:	40000400 	.word	0x40000400
 8006970:	40000800 	.word	0x40000800
 8006974:	40000c00 	.word	0x40000c00
 8006978:	40010400 	.word	0x40010400
 800697c:	40014000 	.word	0x40014000
 8006980:	40001800 	.word	0x40001800
 8006984:	00010007 	.word	0x00010007

08006988 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e049      	b.n	8006a2e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d106      	bne.n	80069b4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7fb fbf4 	bl	800219c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	3304      	adds	r3, #4
 80069c4:	4619      	mov	r1, r3
 80069c6:	4610      	mov	r0, r2
 80069c8:	f000 fbc6 	bl	8007158 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2201      	movs	r2, #1
 8006a08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3708      	adds	r7, #8
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b082      	sub	sp, #8
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d101      	bne.n	8006a48 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e049      	b.n	8006adc <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d106      	bne.n	8006a62 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7fb fb59 	bl	8002114 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2202      	movs	r2, #2
 8006a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	3304      	adds	r3, #4
 8006a72:	4619      	mov	r1, r3
 8006a74:	4610      	mov	r0, r2
 8006a76:	f000 fb6f 	bl	8007158 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2201      	movs	r2, #1
 8006a7e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2201      	movs	r2, #1
 8006a8e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2201      	movs	r2, #1
 8006ace:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2201      	movs	r2, #1
 8006ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3708      	adds	r7, #8
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}

08006ae4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b082      	sub	sp, #8
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	691b      	ldr	r3, [r3, #16]
 8006af2:	f003 0302 	and.w	r3, r3, #2
 8006af6:	2b02      	cmp	r3, #2
 8006af8:	d122      	bne.n	8006b40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b02      	cmp	r3, #2
 8006b06:	d11b      	bne.n	8006b40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f06f 0202 	mvn.w	r2, #2
 8006b10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	f003 0303 	and.w	r3, r3, #3
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f000 faf8 	bl	800711c <HAL_TIM_IC_CaptureCallback>
 8006b2c:	e005      	b.n	8006b3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 faea 	bl	8007108 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 fafb 	bl	8007130 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	691b      	ldr	r3, [r3, #16]
 8006b46:	f003 0304 	and.w	r3, r3, #4
 8006b4a:	2b04      	cmp	r3, #4
 8006b4c:	d122      	bne.n	8006b94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	f003 0304 	and.w	r3, r3, #4
 8006b58:	2b04      	cmp	r3, #4
 8006b5a:	d11b      	bne.n	8006b94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f06f 0204 	mvn.w	r2, #4
 8006b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2202      	movs	r2, #2
 8006b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d003      	beq.n	8006b82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 face 	bl	800711c <HAL_TIM_IC_CaptureCallback>
 8006b80:	e005      	b.n	8006b8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 fac0 	bl	8007108 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f000 fad1 	bl	8007130 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	f003 0308 	and.w	r3, r3, #8
 8006b9e:	2b08      	cmp	r3, #8
 8006ba0:	d122      	bne.n	8006be8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68db      	ldr	r3, [r3, #12]
 8006ba8:	f003 0308 	and.w	r3, r3, #8
 8006bac:	2b08      	cmp	r3, #8
 8006bae:	d11b      	bne.n	8006be8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f06f 0208 	mvn.w	r2, #8
 8006bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2204      	movs	r2, #4
 8006bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	f003 0303 	and.w	r3, r3, #3
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	f000 faa4 	bl	800711c <HAL_TIM_IC_CaptureCallback>
 8006bd4:	e005      	b.n	8006be2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 fa96 	bl	8007108 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f000 faa7 	bl	8007130 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2200      	movs	r2, #0
 8006be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	f003 0310 	and.w	r3, r3, #16
 8006bf2:	2b10      	cmp	r3, #16
 8006bf4:	d122      	bne.n	8006c3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f003 0310 	and.w	r3, r3, #16
 8006c00:	2b10      	cmp	r3, #16
 8006c02:	d11b      	bne.n	8006c3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f06f 0210 	mvn.w	r2, #16
 8006c0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2208      	movs	r2, #8
 8006c12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d003      	beq.n	8006c2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 fa7a 	bl	800711c <HAL_TIM_IC_CaptureCallback>
 8006c28:	e005      	b.n	8006c36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fa6c 	bl	8007108 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 fa7d 	bl	8007130 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	f003 0301 	and.w	r3, r3, #1
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d10e      	bne.n	8006c68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	f003 0301 	and.w	r3, r3, #1
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d107      	bne.n	8006c68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f06f 0201 	mvn.w	r2, #1
 8006c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f7fa fe5e 	bl	8001924 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c72:	2b80      	cmp	r3, #128	; 0x80
 8006c74:	d10e      	bne.n	8006c94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c80:	2b80      	cmp	r3, #128	; 0x80
 8006c82:	d107      	bne.n	8006c94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f001 f836 	bl	8007d00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ca2:	d10e      	bne.n	8006cc2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cae:	2b80      	cmp	r3, #128	; 0x80
 8006cb0:	d107      	bne.n	8006cc2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006cba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f001 f829 	bl	8007d14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ccc:	2b40      	cmp	r3, #64	; 0x40
 8006cce:	d10e      	bne.n	8006cee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cda:	2b40      	cmp	r3, #64	; 0x40
 8006cdc:	d107      	bne.n	8006cee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ce6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ce8:	6878      	ldr	r0, [r7, #4]
 8006cea:	f000 fa2b 	bl	8007144 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	691b      	ldr	r3, [r3, #16]
 8006cf4:	f003 0320 	and.w	r3, r3, #32
 8006cf8:	2b20      	cmp	r3, #32
 8006cfa:	d10e      	bne.n	8006d1a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	f003 0320 	and.w	r3, r3, #32
 8006d06:	2b20      	cmp	r3, #32
 8006d08:	d107      	bne.n	8006d1a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f06f 0220 	mvn.w	r2, #32
 8006d12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f000 ffe9 	bl	8007cec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d1a:	bf00      	nop
 8006d1c:	3708      	adds	r7, #8
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b086      	sub	sp, #24
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	60f8      	str	r0, [r7, #12]
 8006d2a:	60b9      	str	r1, [r7, #8]
 8006d2c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d101      	bne.n	8006d40 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	e088      	b.n	8006e52 <HAL_TIM_IC_ConfigChannel+0x130>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2201      	movs	r2, #1
 8006d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d11b      	bne.n	8006d86 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6818      	ldr	r0, [r3, #0]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	6819      	ldr	r1, [r3, #0]
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	f000 fd8d 	bl	800787c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	699a      	ldr	r2, [r3, #24]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f022 020c 	bic.w	r2, r2, #12
 8006d70:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6999      	ldr	r1, [r3, #24]
 8006d78:	68bb      	ldr	r3, [r7, #8]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	430a      	orrs	r2, r1
 8006d82:	619a      	str	r2, [r3, #24]
 8006d84:	e060      	b.n	8006e48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b04      	cmp	r3, #4
 8006d8a:	d11c      	bne.n	8006dc6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6818      	ldr	r0, [r3, #0]
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	6819      	ldr	r1, [r3, #0]
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	685a      	ldr	r2, [r3, #4]
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	f000 fe11 	bl	80079c2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	699a      	ldr	r2, [r3, #24]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006dae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	6999      	ldr	r1, [r3, #24]
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	021a      	lsls	r2, r3, #8
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	430a      	orrs	r2, r1
 8006dc2:	619a      	str	r2, [r3, #24]
 8006dc4:	e040      	b.n	8006e48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d11b      	bne.n	8006e04 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	6818      	ldr	r0, [r3, #0]
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	6819      	ldr	r1, [r3, #0]
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	685a      	ldr	r2, [r3, #4]
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	f000 fe5e 	bl	8007a9c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	69da      	ldr	r2, [r3, #28]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f022 020c 	bic.w	r2, r2, #12
 8006dee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	69d9      	ldr	r1, [r3, #28]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	689a      	ldr	r2, [r3, #8]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	430a      	orrs	r2, r1
 8006e00:	61da      	str	r2, [r3, #28]
 8006e02:	e021      	b.n	8006e48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b0c      	cmp	r3, #12
 8006e08:	d11c      	bne.n	8006e44 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6818      	ldr	r0, [r3, #0]
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	6819      	ldr	r1, [r3, #0]
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	685a      	ldr	r2, [r3, #4]
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	68db      	ldr	r3, [r3, #12]
 8006e1a:	f000 fe7b 	bl	8007b14 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	69da      	ldr	r2, [r3, #28]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006e2c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	69d9      	ldr	r1, [r3, #28]
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	021a      	lsls	r2, r3, #8
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	61da      	str	r2, [r3, #28]
 8006e42:	e001      	b.n	8006e48 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e50:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3718      	adds	r7, #24
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
	...

08006e5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b086      	sub	sp, #24
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d101      	bne.n	8006e7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006e76:	2302      	movs	r3, #2
 8006e78:	e0ff      	b.n	800707a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2b14      	cmp	r3, #20
 8006e86:	f200 80f0 	bhi.w	800706a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006e8a:	a201      	add	r2, pc, #4	; (adr r2, 8006e90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e90:	08006ee5 	.word	0x08006ee5
 8006e94:	0800706b 	.word	0x0800706b
 8006e98:	0800706b 	.word	0x0800706b
 8006e9c:	0800706b 	.word	0x0800706b
 8006ea0:	08006f25 	.word	0x08006f25
 8006ea4:	0800706b 	.word	0x0800706b
 8006ea8:	0800706b 	.word	0x0800706b
 8006eac:	0800706b 	.word	0x0800706b
 8006eb0:	08006f67 	.word	0x08006f67
 8006eb4:	0800706b 	.word	0x0800706b
 8006eb8:	0800706b 	.word	0x0800706b
 8006ebc:	0800706b 	.word	0x0800706b
 8006ec0:	08006fa7 	.word	0x08006fa7
 8006ec4:	0800706b 	.word	0x0800706b
 8006ec8:	0800706b 	.word	0x0800706b
 8006ecc:	0800706b 	.word	0x0800706b
 8006ed0:	08006fe9 	.word	0x08006fe9
 8006ed4:	0800706b 	.word	0x0800706b
 8006ed8:	0800706b 	.word	0x0800706b
 8006edc:	0800706b 	.word	0x0800706b
 8006ee0:	08007029 	.word	0x08007029
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68b9      	ldr	r1, [r7, #8]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 f9d4 	bl	8007298 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	699a      	ldr	r2, [r3, #24]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f042 0208 	orr.w	r2, r2, #8
 8006efe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	699a      	ldr	r2, [r3, #24]
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f022 0204 	bic.w	r2, r2, #4
 8006f0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6999      	ldr	r1, [r3, #24]
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	691a      	ldr	r2, [r3, #16]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	619a      	str	r2, [r3, #24]
      break;
 8006f22:	e0a5      	b.n	8007070 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	68b9      	ldr	r1, [r7, #8]
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f000 fa26 	bl	800737c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	699a      	ldr	r2, [r3, #24]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	699a      	ldr	r2, [r3, #24]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	6999      	ldr	r1, [r3, #24]
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	691b      	ldr	r3, [r3, #16]
 8006f5a:	021a      	lsls	r2, r3, #8
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	430a      	orrs	r2, r1
 8006f62:	619a      	str	r2, [r3, #24]
      break;
 8006f64:	e084      	b.n	8007070 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	68b9      	ldr	r1, [r7, #8]
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 fa7d 	bl	800746c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	69da      	ldr	r2, [r3, #28]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f042 0208 	orr.w	r2, r2, #8
 8006f80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	69da      	ldr	r2, [r3, #28]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f022 0204 	bic.w	r2, r2, #4
 8006f90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	69d9      	ldr	r1, [r3, #28]
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	691a      	ldr	r2, [r3, #16]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	430a      	orrs	r2, r1
 8006fa2:	61da      	str	r2, [r3, #28]
      break;
 8006fa4:	e064      	b.n	8007070 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68b9      	ldr	r1, [r7, #8]
 8006fac:	4618      	mov	r0, r3
 8006fae:	f000 fad3 	bl	8007558 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	69da      	ldr	r2, [r3, #28]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006fc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	69da      	ldr	r2, [r3, #28]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	69d9      	ldr	r1, [r3, #28]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	021a      	lsls	r2, r3, #8
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	430a      	orrs	r2, r1
 8006fe4:	61da      	str	r2, [r3, #28]
      break;
 8006fe6:	e043      	b.n	8007070 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68b9      	ldr	r1, [r7, #8]
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f000 fb0a 	bl	8007608 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f042 0208 	orr.w	r2, r2, #8
 8007002:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f022 0204 	bic.w	r2, r2, #4
 8007012:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	691a      	ldr	r2, [r3, #16]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	430a      	orrs	r2, r1
 8007024:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007026:	e023      	b.n	8007070 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68b9      	ldr	r1, [r7, #8]
 800702e:	4618      	mov	r0, r3
 8007030:	f000 fb3c 	bl	80076ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007042:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007052:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	021a      	lsls	r2, r3, #8
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	430a      	orrs	r2, r1
 8007066:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007068:	e002      	b.n	8007070 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	75fb      	strb	r3, [r7, #23]
      break;
 800706e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007078:	7dfb      	ldrb	r3, [r7, #23]
}
 800707a:	4618      	mov	r0, r3
 800707c:	3718      	adds	r7, #24
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop

08007084 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007094:	2b01      	cmp	r3, #1
 8007096:	d101      	bne.n	800709c <HAL_TIM_SlaveConfigSynchro+0x18>
 8007098:	2302      	movs	r3, #2
 800709a:	e031      	b.n	8007100 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2202      	movs	r2, #2
 80070a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80070ac:	6839      	ldr	r1, [r7, #0]
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 fb50 	bl	8007754 <TIM_SlaveTimer_SetConfig>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d009      	beq.n	80070ce <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80070ca:	2301      	movs	r3, #1
 80070cc:	e018      	b.n	8007100 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	68da      	ldr	r2, [r3, #12]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070dc:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68da      	ldr	r2, [r3, #12]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80070ec:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2201      	movs	r2, #1
 80070f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3708      	adds	r7, #8
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}

08007108 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007108:	b480      	push	{r7}
 800710a:	b083      	sub	sp, #12
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007110:	bf00      	nop
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007138:	bf00      	nop
 800713a:	370c      	adds	r7, #12
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr

08007144 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007144:	b480      	push	{r7}
 8007146:	b083      	sub	sp, #12
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800714c:	bf00      	nop
 800714e:	370c      	adds	r7, #12
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr

08007158 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	4a40      	ldr	r2, [pc, #256]	; (800726c <TIM_Base_SetConfig+0x114>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d013      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007176:	d00f      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	4a3d      	ldr	r2, [pc, #244]	; (8007270 <TIM_Base_SetConfig+0x118>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d00b      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	4a3c      	ldr	r2, [pc, #240]	; (8007274 <TIM_Base_SetConfig+0x11c>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d007      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	4a3b      	ldr	r2, [pc, #236]	; (8007278 <TIM_Base_SetConfig+0x120>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d003      	beq.n	8007198 <TIM_Base_SetConfig+0x40>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	4a3a      	ldr	r2, [pc, #232]	; (800727c <TIM_Base_SetConfig+0x124>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d108      	bne.n	80071aa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800719e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	68fa      	ldr	r2, [r7, #12]
 80071a6:	4313      	orrs	r3, r2
 80071a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	4a2f      	ldr	r2, [pc, #188]	; (800726c <TIM_Base_SetConfig+0x114>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d02b      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071b8:	d027      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	4a2c      	ldr	r2, [pc, #176]	; (8007270 <TIM_Base_SetConfig+0x118>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d023      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	4a2b      	ldr	r2, [pc, #172]	; (8007274 <TIM_Base_SetConfig+0x11c>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d01f      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	4a2a      	ldr	r2, [pc, #168]	; (8007278 <TIM_Base_SetConfig+0x120>)
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d01b      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4a29      	ldr	r2, [pc, #164]	; (800727c <TIM_Base_SetConfig+0x124>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d017      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	4a28      	ldr	r2, [pc, #160]	; (8007280 <TIM_Base_SetConfig+0x128>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d013      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	4a27      	ldr	r2, [pc, #156]	; (8007284 <TIM_Base_SetConfig+0x12c>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d00f      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	4a26      	ldr	r2, [pc, #152]	; (8007288 <TIM_Base_SetConfig+0x130>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d00b      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	4a25      	ldr	r2, [pc, #148]	; (800728c <TIM_Base_SetConfig+0x134>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d007      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a24      	ldr	r2, [pc, #144]	; (8007290 <TIM_Base_SetConfig+0x138>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d003      	beq.n	800720a <TIM_Base_SetConfig+0xb2>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4a23      	ldr	r2, [pc, #140]	; (8007294 <TIM_Base_SetConfig+0x13c>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d108      	bne.n	800721c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007210:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	4313      	orrs	r3, r2
 800721a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	695b      	ldr	r3, [r3, #20]
 8007226:	4313      	orrs	r3, r2
 8007228:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	689a      	ldr	r2, [r3, #8]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a0a      	ldr	r2, [pc, #40]	; (800726c <TIM_Base_SetConfig+0x114>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d003      	beq.n	8007250 <TIM_Base_SetConfig+0xf8>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a0c      	ldr	r2, [pc, #48]	; (800727c <TIM_Base_SetConfig+0x124>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d103      	bne.n	8007258 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	691a      	ldr	r2, [r3, #16]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	615a      	str	r2, [r3, #20]
}
 800725e:	bf00      	nop
 8007260:	3714      	adds	r7, #20
 8007262:	46bd      	mov	sp, r7
 8007264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007268:	4770      	bx	lr
 800726a:	bf00      	nop
 800726c:	40010000 	.word	0x40010000
 8007270:	40000400 	.word	0x40000400
 8007274:	40000800 	.word	0x40000800
 8007278:	40000c00 	.word	0x40000c00
 800727c:	40010400 	.word	0x40010400
 8007280:	40014000 	.word	0x40014000
 8007284:	40014400 	.word	0x40014400
 8007288:	40014800 	.word	0x40014800
 800728c:	40001800 	.word	0x40001800
 8007290:	40001c00 	.word	0x40001c00
 8007294:	40002000 	.word	0x40002000

08007298 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007298:	b480      	push	{r7}
 800729a:	b087      	sub	sp, #28
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a1b      	ldr	r3, [r3, #32]
 80072a6:	f023 0201 	bic.w	r2, r3, #1
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a1b      	ldr	r3, [r3, #32]
 80072b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	4b2b      	ldr	r3, [pc, #172]	; (8007370 <TIM_OC1_SetConfig+0xd8>)
 80072c4:	4013      	ands	r3, r2
 80072c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f023 0303 	bic.w	r3, r3, #3
 80072ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	f023 0302 	bic.w	r3, r3, #2
 80072e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	697a      	ldr	r2, [r7, #20]
 80072e8:	4313      	orrs	r3, r2
 80072ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a21      	ldr	r2, [pc, #132]	; (8007374 <TIM_OC1_SetConfig+0xdc>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d003      	beq.n	80072fc <TIM_OC1_SetConfig+0x64>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a20      	ldr	r2, [pc, #128]	; (8007378 <TIM_OC1_SetConfig+0xe0>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d10c      	bne.n	8007316 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f023 0308 	bic.w	r3, r3, #8
 8007302:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	697a      	ldr	r2, [r7, #20]
 800730a:	4313      	orrs	r3, r2
 800730c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800730e:	697b      	ldr	r3, [r7, #20]
 8007310:	f023 0304 	bic.w	r3, r3, #4
 8007314:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a16      	ldr	r2, [pc, #88]	; (8007374 <TIM_OC1_SetConfig+0xdc>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d003      	beq.n	8007326 <TIM_OC1_SetConfig+0x8e>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	4a15      	ldr	r2, [pc, #84]	; (8007378 <TIM_OC1_SetConfig+0xe0>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d111      	bne.n	800734a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007326:	693b      	ldr	r3, [r7, #16]
 8007328:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800732c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007334:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	4313      	orrs	r3, r2
 800733e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	699b      	ldr	r3, [r3, #24]
 8007344:	693a      	ldr	r2, [r7, #16]
 8007346:	4313      	orrs	r3, r2
 8007348:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	68fa      	ldr	r2, [r7, #12]
 8007354:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	685a      	ldr	r2, [r3, #4]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	621a      	str	r2, [r3, #32]
}
 8007364:	bf00      	nop
 8007366:	371c      	adds	r7, #28
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	fffeff8f 	.word	0xfffeff8f
 8007374:	40010000 	.word	0x40010000
 8007378:	40010400 	.word	0x40010400

0800737c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800737c:	b480      	push	{r7}
 800737e:	b087      	sub	sp, #28
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6a1b      	ldr	r3, [r3, #32]
 800738a:	f023 0210 	bic.w	r2, r3, #16
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073a4:	68fa      	ldr	r2, [r7, #12]
 80073a6:	4b2e      	ldr	r3, [pc, #184]	; (8007460 <TIM_OC2_SetConfig+0xe4>)
 80073a8:	4013      	ands	r3, r2
 80073aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	021b      	lsls	r3, r3, #8
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	4313      	orrs	r3, r2
 80073be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	f023 0320 	bic.w	r3, r3, #32
 80073c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	011b      	lsls	r3, r3, #4
 80073ce:	697a      	ldr	r2, [r7, #20]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a23      	ldr	r2, [pc, #140]	; (8007464 <TIM_OC2_SetConfig+0xe8>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d003      	beq.n	80073e4 <TIM_OC2_SetConfig+0x68>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a22      	ldr	r2, [pc, #136]	; (8007468 <TIM_OC2_SetConfig+0xec>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d10d      	bne.n	8007400 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	011b      	lsls	r3, r3, #4
 80073f2:	697a      	ldr	r2, [r7, #20]
 80073f4:	4313      	orrs	r3, r2
 80073f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80073f8:	697b      	ldr	r3, [r7, #20]
 80073fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a18      	ldr	r2, [pc, #96]	; (8007464 <TIM_OC2_SetConfig+0xe8>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d003      	beq.n	8007410 <TIM_OC2_SetConfig+0x94>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a17      	ldr	r2, [pc, #92]	; (8007468 <TIM_OC2_SetConfig+0xec>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d113      	bne.n	8007438 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007416:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800741e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	695b      	ldr	r3, [r3, #20]
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	693a      	ldr	r2, [r7, #16]
 8007428:	4313      	orrs	r3, r2
 800742a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	699b      	ldr	r3, [r3, #24]
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	693a      	ldr	r2, [r7, #16]
 8007434:	4313      	orrs	r3, r2
 8007436:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	693a      	ldr	r2, [r7, #16]
 800743c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	697a      	ldr	r2, [r7, #20]
 8007450:	621a      	str	r2, [r3, #32]
}
 8007452:	bf00      	nop
 8007454:	371c      	adds	r7, #28
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	feff8fff 	.word	0xfeff8fff
 8007464:	40010000 	.word	0x40010000
 8007468:	40010400 	.word	0x40010400

0800746c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800746c:	b480      	push	{r7}
 800746e:	b087      	sub	sp, #28
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a1b      	ldr	r3, [r3, #32]
 800747a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a1b      	ldr	r3, [r3, #32]
 8007486:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	69db      	ldr	r3, [r3, #28]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	4b2d      	ldr	r3, [pc, #180]	; (800754c <TIM_OC3_SetConfig+0xe0>)
 8007498:	4013      	ands	r3, r2
 800749a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f023 0303 	bic.w	r3, r3, #3
 80074a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074ae:	697b      	ldr	r3, [r7, #20]
 80074b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	021b      	lsls	r3, r3, #8
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	4313      	orrs	r3, r2
 80074c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a22      	ldr	r2, [pc, #136]	; (8007550 <TIM_OC3_SetConfig+0xe4>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d003      	beq.n	80074d2 <TIM_OC3_SetConfig+0x66>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a21      	ldr	r2, [pc, #132]	; (8007554 <TIM_OC3_SetConfig+0xe8>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d10d      	bne.n	80074ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	021b      	lsls	r3, r3, #8
 80074e0:	697a      	ldr	r2, [r7, #20]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a17      	ldr	r2, [pc, #92]	; (8007550 <TIM_OC3_SetConfig+0xe4>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d003      	beq.n	80074fe <TIM_OC3_SetConfig+0x92>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a16      	ldr	r2, [pc, #88]	; (8007554 <TIM_OC3_SetConfig+0xe8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d113      	bne.n	8007526 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007504:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800750c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	011b      	lsls	r3, r3, #4
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	4313      	orrs	r3, r2
 8007518:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	011b      	lsls	r3, r3, #4
 8007520:	693a      	ldr	r2, [r7, #16]
 8007522:	4313      	orrs	r3, r2
 8007524:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68fa      	ldr	r2, [r7, #12]
 8007530:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	685a      	ldr	r2, [r3, #4]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	697a      	ldr	r2, [r7, #20]
 800753e:	621a      	str	r2, [r3, #32]
}
 8007540:	bf00      	nop
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	fffeff8f 	.word	0xfffeff8f
 8007550:	40010000 	.word	0x40010000
 8007554:	40010400 	.word	0x40010400

08007558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007558:	b480      	push	{r7}
 800755a:	b087      	sub	sp, #28
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	685b      	ldr	r3, [r3, #4]
 8007578:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	69db      	ldr	r3, [r3, #28]
 800757e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007580:	68fa      	ldr	r2, [r7, #12]
 8007582:	4b1e      	ldr	r3, [pc, #120]	; (80075fc <TIM_OC4_SetConfig+0xa4>)
 8007584:	4013      	ands	r3, r2
 8007586:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800758e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	021b      	lsls	r3, r3, #8
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	4313      	orrs	r3, r2
 800759a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	031b      	lsls	r3, r3, #12
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	4a13      	ldr	r2, [pc, #76]	; (8007600 <TIM_OC4_SetConfig+0xa8>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d003      	beq.n	80075c0 <TIM_OC4_SetConfig+0x68>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4a12      	ldr	r2, [pc, #72]	; (8007604 <TIM_OC4_SetConfig+0xac>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d109      	bne.n	80075d4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	695b      	ldr	r3, [r3, #20]
 80075cc:	019b      	lsls	r3, r3, #6
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685a      	ldr	r2, [r3, #4]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	693a      	ldr	r2, [r7, #16]
 80075ec:	621a      	str	r2, [r3, #32]
}
 80075ee:	bf00      	nop
 80075f0:	371c      	adds	r7, #28
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr
 80075fa:	bf00      	nop
 80075fc:	feff8fff 	.word	0xfeff8fff
 8007600:	40010000 	.word	0x40010000
 8007604:	40010400 	.word	0x40010400

08007608 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007608:	b480      	push	{r7}
 800760a:	b087      	sub	sp, #28
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6a1b      	ldr	r3, [r3, #32]
 8007616:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a1b      	ldr	r3, [r3, #32]
 8007622:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800762e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	4b1b      	ldr	r3, [pc, #108]	; (80076a0 <TIM_OC5_SetConfig+0x98>)
 8007634:	4013      	ands	r3, r2
 8007636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	4313      	orrs	r3, r2
 8007640:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007648:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	041b      	lsls	r3, r3, #16
 8007650:	693a      	ldr	r2, [r7, #16]
 8007652:	4313      	orrs	r3, r2
 8007654:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a12      	ldr	r2, [pc, #72]	; (80076a4 <TIM_OC5_SetConfig+0x9c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d003      	beq.n	8007666 <TIM_OC5_SetConfig+0x5e>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a11      	ldr	r2, [pc, #68]	; (80076a8 <TIM_OC5_SetConfig+0xa0>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d109      	bne.n	800767a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800766c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	021b      	lsls	r3, r3, #8
 8007674:	697a      	ldr	r2, [r7, #20]
 8007676:	4313      	orrs	r3, r2
 8007678:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	697a      	ldr	r2, [r7, #20]
 800767e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	68fa      	ldr	r2, [r7, #12]
 8007684:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	685a      	ldr	r2, [r3, #4]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	693a      	ldr	r2, [r7, #16]
 8007692:	621a      	str	r2, [r3, #32]
}
 8007694:	bf00      	nop
 8007696:	371c      	adds	r7, #28
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr
 80076a0:	fffeff8f 	.word	0xfffeff8f
 80076a4:	40010000 	.word	0x40010000
 80076a8:	40010400 	.word	0x40010400

080076ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b087      	sub	sp, #28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6a1b      	ldr	r3, [r3, #32]
 80076ba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a1b      	ldr	r3, [r3, #32]
 80076c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80076d4:	68fa      	ldr	r2, [r7, #12]
 80076d6:	4b1c      	ldr	r3, [pc, #112]	; (8007748 <TIM_OC6_SetConfig+0x9c>)
 80076d8:	4013      	ands	r3, r2
 80076da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	021b      	lsls	r3, r3, #8
 80076e2:	68fa      	ldr	r2, [r7, #12]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80076ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	051b      	lsls	r3, r3, #20
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a13      	ldr	r2, [pc, #76]	; (800774c <TIM_OC6_SetConfig+0xa0>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d003      	beq.n	800770c <TIM_OC6_SetConfig+0x60>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	4a12      	ldr	r2, [pc, #72]	; (8007750 <TIM_OC6_SetConfig+0xa4>)
 8007708:	4293      	cmp	r3, r2
 800770a:	d109      	bne.n	8007720 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007712:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	695b      	ldr	r3, [r3, #20]
 8007718:	029b      	lsls	r3, r3, #10
 800771a:	697a      	ldr	r2, [r7, #20]
 800771c:	4313      	orrs	r3, r2
 800771e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	697a      	ldr	r2, [r7, #20]
 8007724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	68fa      	ldr	r2, [r7, #12]
 800772a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	685a      	ldr	r2, [r3, #4]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	693a      	ldr	r2, [r7, #16]
 8007738:	621a      	str	r2, [r3, #32]
}
 800773a:	bf00      	nop
 800773c:	371c      	adds	r7, #28
 800773e:	46bd      	mov	sp, r7
 8007740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007744:	4770      	bx	lr
 8007746:	bf00      	nop
 8007748:	feff8fff 	.word	0xfeff8fff
 800774c:	40010000 	.word	0x40010000
 8007750:	40010400 	.word	0x40010400

08007754 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b086      	sub	sp, #24
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800775e:	2300      	movs	r3, #0
 8007760:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007770:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	4313      	orrs	r3, r2
 800777a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800777c:	693a      	ldr	r2, [r7, #16]
 800777e:	4b3e      	ldr	r3, [pc, #248]	; (8007878 <TIM_SlaveTimer_SetConfig+0x124>)
 8007780:	4013      	ands	r3, r2
 8007782:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	693a      	ldr	r2, [r7, #16]
 800778a:	4313      	orrs	r3, r2
 800778c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	693a      	ldr	r2, [r7, #16]
 8007794:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	2b70      	cmp	r3, #112	; 0x70
 800779c:	d01a      	beq.n	80077d4 <TIM_SlaveTimer_SetConfig+0x80>
 800779e:	2b70      	cmp	r3, #112	; 0x70
 80077a0:	d860      	bhi.n	8007864 <TIM_SlaveTimer_SetConfig+0x110>
 80077a2:	2b60      	cmp	r3, #96	; 0x60
 80077a4:	d054      	beq.n	8007850 <TIM_SlaveTimer_SetConfig+0xfc>
 80077a6:	2b60      	cmp	r3, #96	; 0x60
 80077a8:	d85c      	bhi.n	8007864 <TIM_SlaveTimer_SetConfig+0x110>
 80077aa:	2b50      	cmp	r3, #80	; 0x50
 80077ac:	d046      	beq.n	800783c <TIM_SlaveTimer_SetConfig+0xe8>
 80077ae:	2b50      	cmp	r3, #80	; 0x50
 80077b0:	d858      	bhi.n	8007864 <TIM_SlaveTimer_SetConfig+0x110>
 80077b2:	2b40      	cmp	r3, #64	; 0x40
 80077b4:	d019      	beq.n	80077ea <TIM_SlaveTimer_SetConfig+0x96>
 80077b6:	2b40      	cmp	r3, #64	; 0x40
 80077b8:	d854      	bhi.n	8007864 <TIM_SlaveTimer_SetConfig+0x110>
 80077ba:	2b30      	cmp	r3, #48	; 0x30
 80077bc:	d055      	beq.n	800786a <TIM_SlaveTimer_SetConfig+0x116>
 80077be:	2b30      	cmp	r3, #48	; 0x30
 80077c0:	d850      	bhi.n	8007864 <TIM_SlaveTimer_SetConfig+0x110>
 80077c2:	2b20      	cmp	r3, #32
 80077c4:	d051      	beq.n	800786a <TIM_SlaveTimer_SetConfig+0x116>
 80077c6:	2b20      	cmp	r3, #32
 80077c8:	d84c      	bhi.n	8007864 <TIM_SlaveTimer_SetConfig+0x110>
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d04d      	beq.n	800786a <TIM_SlaveTimer_SetConfig+0x116>
 80077ce:	2b10      	cmp	r3, #16
 80077d0:	d04b      	beq.n	800786a <TIM_SlaveTimer_SetConfig+0x116>
 80077d2:	e047      	b.n	8007864 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6818      	ldr	r0, [r3, #0]
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	68d9      	ldr	r1, [r3, #12]
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	689a      	ldr	r2, [r3, #8]
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	f000 f9d3 	bl	8007b8e <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80077e8:	e040      	b.n	800786c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2b05      	cmp	r3, #5
 80077f0:	d101      	bne.n	80077f6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e03b      	b.n	800786e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	6a1b      	ldr	r3, [r3, #32]
 80077fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	6a1a      	ldr	r2, [r3, #32]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f022 0201 	bic.w	r2, r2, #1
 800780c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800781c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	011b      	lsls	r3, r3, #4
 8007824:	68ba      	ldr	r2, [r7, #8]
 8007826:	4313      	orrs	r3, r2
 8007828:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	621a      	str	r2, [r3, #32]
      break;
 800783a:	e017      	b.n	800786c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6818      	ldr	r0, [r3, #0]
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	6899      	ldr	r1, [r3, #8]
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	691b      	ldr	r3, [r3, #16]
 8007848:	461a      	mov	r2, r3
 800784a:	f000 f88b 	bl	8007964 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800784e:	e00d      	b.n	800786c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6818      	ldr	r0, [r3, #0]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	6899      	ldr	r1, [r3, #8]
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	691b      	ldr	r3, [r3, #16]
 800785c:	461a      	mov	r2, r3
 800785e:	f000 f8ed 	bl	8007a3c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8007862:	e003      	b.n	800786c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	75fb      	strb	r3, [r7, #23]
      break;
 8007868:	e000      	b.n	800786c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800786a:	bf00      	nop
  }

  return status;
 800786c:	7dfb      	ldrb	r3, [r7, #23]
}
 800786e:	4618      	mov	r0, r3
 8007870:	3718      	adds	r7, #24
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	fffefff8 	.word	0xfffefff8

0800787c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800787c:	b480      	push	{r7}
 800787e:	b087      	sub	sp, #28
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	607a      	str	r2, [r7, #4]
 8007888:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6a1b      	ldr	r3, [r3, #32]
 800788e:	f023 0201 	bic.w	r2, r3, #1
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6a1b      	ldr	r3, [r3, #32]
 80078a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	4a28      	ldr	r2, [pc, #160]	; (8007948 <TIM_TI1_SetConfig+0xcc>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d01b      	beq.n	80078e2 <TIM_TI1_SetConfig+0x66>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078b0:	d017      	beq.n	80078e2 <TIM_TI1_SetConfig+0x66>
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4a25      	ldr	r2, [pc, #148]	; (800794c <TIM_TI1_SetConfig+0xd0>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d013      	beq.n	80078e2 <TIM_TI1_SetConfig+0x66>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	4a24      	ldr	r2, [pc, #144]	; (8007950 <TIM_TI1_SetConfig+0xd4>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d00f      	beq.n	80078e2 <TIM_TI1_SetConfig+0x66>
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	4a23      	ldr	r2, [pc, #140]	; (8007954 <TIM_TI1_SetConfig+0xd8>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d00b      	beq.n	80078e2 <TIM_TI1_SetConfig+0x66>
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	4a22      	ldr	r2, [pc, #136]	; (8007958 <TIM_TI1_SetConfig+0xdc>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d007      	beq.n	80078e2 <TIM_TI1_SetConfig+0x66>
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	4a21      	ldr	r2, [pc, #132]	; (800795c <TIM_TI1_SetConfig+0xe0>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d003      	beq.n	80078e2 <TIM_TI1_SetConfig+0x66>
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	4a20      	ldr	r2, [pc, #128]	; (8007960 <TIM_TI1_SetConfig+0xe4>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d101      	bne.n	80078e6 <TIM_TI1_SetConfig+0x6a>
 80078e2:	2301      	movs	r3, #1
 80078e4:	e000      	b.n	80078e8 <TIM_TI1_SetConfig+0x6c>
 80078e6:	2300      	movs	r3, #0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d008      	beq.n	80078fe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	f023 0303 	bic.w	r3, r3, #3
 80078f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80078f4:	697a      	ldr	r2, [r7, #20]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4313      	orrs	r3, r2
 80078fa:	617b      	str	r3, [r7, #20]
 80078fc:	e003      	b.n	8007906 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	f043 0301 	orr.w	r3, r3, #1
 8007904:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800790c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	011b      	lsls	r3, r3, #4
 8007912:	b2db      	uxtb	r3, r3
 8007914:	697a      	ldr	r2, [r7, #20]
 8007916:	4313      	orrs	r3, r2
 8007918:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	f023 030a 	bic.w	r3, r3, #10
 8007920:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007922:	68bb      	ldr	r3, [r7, #8]
 8007924:	f003 030a 	and.w	r3, r3, #10
 8007928:	693a      	ldr	r2, [r7, #16]
 800792a:	4313      	orrs	r3, r2
 800792c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	697a      	ldr	r2, [r7, #20]
 8007932:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	693a      	ldr	r2, [r7, #16]
 8007938:	621a      	str	r2, [r3, #32]
}
 800793a:	bf00      	nop
 800793c:	371c      	adds	r7, #28
 800793e:	46bd      	mov	sp, r7
 8007940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	40010000 	.word	0x40010000
 800794c:	40000400 	.word	0x40000400
 8007950:	40000800 	.word	0x40000800
 8007954:	40000c00 	.word	0x40000c00
 8007958:	40010400 	.word	0x40010400
 800795c:	40014000 	.word	0x40014000
 8007960:	40001800 	.word	0x40001800

08007964 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007964:	b480      	push	{r7}
 8007966:	b087      	sub	sp, #28
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	6a1b      	ldr	r3, [r3, #32]
 8007974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	f023 0201 	bic.w	r2, r3, #1
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	699b      	ldr	r3, [r3, #24]
 8007986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800798e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	011b      	lsls	r3, r3, #4
 8007994:	693a      	ldr	r2, [r7, #16]
 8007996:	4313      	orrs	r3, r2
 8007998:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f023 030a 	bic.w	r3, r3, #10
 80079a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	621a      	str	r2, [r3, #32]
}
 80079b6:	bf00      	nop
 80079b8:	371c      	adds	r7, #28
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80079c2:	b480      	push	{r7}
 80079c4:	b087      	sub	sp, #28
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	60f8      	str	r0, [r7, #12]
 80079ca:	60b9      	str	r1, [r7, #8]
 80079cc:	607a      	str	r2, [r7, #4]
 80079ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6a1b      	ldr	r3, [r3, #32]
 80079d4:	f023 0210 	bic.w	r2, r3, #16
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	699b      	ldr	r3, [r3, #24]
 80079e0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079ee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	021b      	lsls	r3, r3, #8
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	4313      	orrs	r3, r2
 80079f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	031b      	lsls	r3, r3, #12
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	697a      	ldr	r2, [r7, #20]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a14:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	011b      	lsls	r3, r3, #4
 8007a1a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	4313      	orrs	r3, r2
 8007a22:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	693a      	ldr	r2, [r7, #16]
 8007a2e:	621a      	str	r2, [r3, #32]
}
 8007a30:	bf00      	nop
 8007a32:	371c      	adds	r7, #28
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b087      	sub	sp, #28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6a1b      	ldr	r3, [r3, #32]
 8007a4c:	f023 0210 	bic.w	r2, r3, #16
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6a1b      	ldr	r3, [r3, #32]
 8007a5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a66:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	031b      	lsls	r3, r3, #12
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a78:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	011b      	lsls	r3, r3, #4
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	693a      	ldr	r2, [r7, #16]
 8007a8e:	621a      	str	r2, [r3, #32]
}
 8007a90:	bf00      	nop
 8007a92:	371c      	adds	r7, #28
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b087      	sub	sp, #28
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]
 8007aa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	69db      	ldr	r3, [r3, #28]
 8007aba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6a1b      	ldr	r3, [r3, #32]
 8007ac0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	f023 0303 	bic.w	r3, r3, #3
 8007ac8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ad8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	011b      	lsls	r3, r3, #4
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	697a      	ldr	r2, [r7, #20]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007aec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	021b      	lsls	r3, r3, #8
 8007af2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	693a      	ldr	r2, [r7, #16]
 8007b06:	621a      	str	r2, [r3, #32]
}
 8007b08:	bf00      	nop
 8007b0a:	371c      	adds	r7, #28
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr

08007b14 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b087      	sub	sp, #28
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]
 8007b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	6a1b      	ldr	r3, [r3, #32]
 8007b26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	69db      	ldr	r3, [r3, #28]
 8007b32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6a1b      	ldr	r3, [r3, #32]
 8007b38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b40:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	021b      	lsls	r3, r3, #8
 8007b46:	697a      	ldr	r2, [r7, #20]
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b52:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	031b      	lsls	r3, r3, #12
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	697a      	ldr	r2, [r7, #20]
 8007b5c:	4313      	orrs	r3, r2
 8007b5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007b66:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	031b      	lsls	r3, r3, #12
 8007b6c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	697a      	ldr	r2, [r7, #20]
 8007b7a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	693a      	ldr	r2, [r7, #16]
 8007b80:	621a      	str	r2, [r3, #32]
}
 8007b82:	bf00      	nop
 8007b84:	371c      	adds	r7, #28
 8007b86:	46bd      	mov	sp, r7
 8007b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8c:	4770      	bx	lr

08007b8e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b8e:	b480      	push	{r7}
 8007b90:	b087      	sub	sp, #28
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	60f8      	str	r0, [r7, #12]
 8007b96:	60b9      	str	r1, [r7, #8]
 8007b98:	607a      	str	r2, [r7, #4]
 8007b9a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ba8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	021a      	lsls	r2, r3, #8
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	431a      	orrs	r2, r3
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	697a      	ldr	r2, [r7, #20]
 8007bc0:	609a      	str	r2, [r3, #8]
}
 8007bc2:	bf00      	nop
 8007bc4:	371c      	adds	r7, #28
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr
	...

08007bd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d101      	bne.n	8007be8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007be4:	2302      	movs	r3, #2
 8007be6:	e06d      	b.n	8007cc4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2202      	movs	r2, #2
 8007bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a30      	ldr	r2, [pc, #192]	; (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d004      	beq.n	8007c1c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a2f      	ldr	r2, [pc, #188]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d108      	bne.n	8007c2e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007c22:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c34:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	68fa      	ldr	r2, [r7, #12]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a20      	ldr	r2, [pc, #128]	; (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d022      	beq.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c5a:	d01d      	beq.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a1d      	ldr	r2, [pc, #116]	; (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d018      	beq.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a1c      	ldr	r2, [pc, #112]	; (8007cdc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d013      	beq.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a1a      	ldr	r2, [pc, #104]	; (8007ce0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d00e      	beq.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a15      	ldr	r2, [pc, #84]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d009      	beq.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a16      	ldr	r2, [pc, #88]	; (8007ce4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d004      	beq.n	8007c98 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a15      	ldr	r2, [pc, #84]	; (8007ce8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d10c      	bne.n	8007cb2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c9e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	4313      	orrs	r3, r2
 8007ca8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	68ba      	ldr	r2, [r7, #8]
 8007cb0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3714      	adds	r7, #20
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr
 8007cd0:	40010000 	.word	0x40010000
 8007cd4:	40010400 	.word	0x40010400
 8007cd8:	40000400 	.word	0x40000400
 8007cdc:	40000800 	.word	0x40000800
 8007ce0:	40000c00 	.word	0x40000c00
 8007ce4:	40014000 	.word	0x40014000
 8007ce8:	40001800 	.word	0x40001800

08007cec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b083      	sub	sp, #12
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cf4:	bf00      	nop
 8007cf6:	370c      	adds	r7, #12
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d08:	bf00      	nop
 8007d0a:	370c      	adds	r7, #12
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007d1c:	bf00      	nop
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b082      	sub	sp, #8
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d101      	bne.n	8007d3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e040      	b.n	8007dbc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d106      	bne.n	8007d50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f7fa fad4 	bl	80022f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2224      	movs	r2, #36	; 0x24
 8007d54:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f022 0201 	bic.w	r2, r2, #1
 8007d64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 f8c0 	bl	8007eec <UART_SetConfig>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d101      	bne.n	8007d76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007d72:	2301      	movs	r3, #1
 8007d74:	e022      	b.n	8007dbc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d002      	beq.n	8007d84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 fb16 	bl	80083b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	685a      	ldr	r2, [r3, #4]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689a      	ldr	r2, [r3, #8]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007da2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f042 0201 	orr.w	r2, r2, #1
 8007db2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fb9d 	bl	80084f4 <UART_CheckIdleState>
 8007dba:	4603      	mov	r3, r0
}
 8007dbc:	4618      	mov	r0, r3
 8007dbe:	3708      	adds	r7, #8
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b08a      	sub	sp, #40	; 0x28
 8007dc8:	af02      	add	r7, sp, #8
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	603b      	str	r3, [r7, #0]
 8007dd0:	4613      	mov	r3, r2
 8007dd2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dd8:	2b20      	cmp	r3, #32
 8007dda:	f040 8081 	bne.w	8007ee0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d002      	beq.n	8007dea <HAL_UART_Transmit+0x26>
 8007de4:	88fb      	ldrh	r3, [r7, #6]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d101      	bne.n	8007dee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e079      	b.n	8007ee2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d101      	bne.n	8007dfc <HAL_UART_Transmit+0x38>
 8007df8:	2302      	movs	r3, #2
 8007dfa:	e072      	b.n	8007ee2 <HAL_UART_Transmit+0x11e>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2221      	movs	r2, #33	; 0x21
 8007e10:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e12:	f7fa fb49 	bl	80024a8 <HAL_GetTick>
 8007e16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	88fa      	ldrh	r2, [r7, #6]
 8007e1c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	88fa      	ldrh	r2, [r7, #6]
 8007e24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e30:	d108      	bne.n	8007e44 <HAL_UART_Transmit+0x80>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	691b      	ldr	r3, [r3, #16]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d104      	bne.n	8007e44 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	61bb      	str	r3, [r7, #24]
 8007e42:	e003      	b.n	8007e4c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007e54:	e02c      	b.n	8007eb0 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	2180      	movs	r1, #128	; 0x80
 8007e60:	68f8      	ldr	r0, [r7, #12]
 8007e62:	f000 fb90 	bl	8008586 <UART_WaitOnFlagUntilTimeout>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d001      	beq.n	8007e70 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007e6c:	2303      	movs	r3, #3
 8007e6e:	e038      	b.n	8007ee2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007e70:	69fb      	ldr	r3, [r7, #28]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10b      	bne.n	8007e8e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	881b      	ldrh	r3, [r3, #0]
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e84:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007e86:	69bb      	ldr	r3, [r7, #24]
 8007e88:	3302      	adds	r3, #2
 8007e8a:	61bb      	str	r3, [r7, #24]
 8007e8c:	e007      	b.n	8007e9e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	781a      	ldrb	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007e98:	69fb      	ldr	r3, [r7, #28]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	b29a      	uxth	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1cc      	bne.n	8007e56 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	2140      	movs	r1, #64	; 0x40
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f000 fb5d 	bl	8008586 <UART_WaitOnFlagUntilTimeout>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d001      	beq.n	8007ed6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007ed2:	2303      	movs	r3, #3
 8007ed4:	e005      	b.n	8007ee2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2220      	movs	r2, #32
 8007eda:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007edc:	2300      	movs	r3, #0
 8007ede:	e000      	b.n	8007ee2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007ee0:	2302      	movs	r3, #2
  }
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3720      	adds	r7, #32
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bd80      	pop	{r7, pc}
	...

08007eec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b088      	sub	sp, #32
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	689a      	ldr	r2, [r3, #8]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	431a      	orrs	r2, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	695b      	ldr	r3, [r3, #20]
 8007f06:	431a      	orrs	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	4ba7      	ldr	r3, [pc, #668]	; (80081b4 <UART_SetConfig+0x2c8>)
 8007f18:	4013      	ands	r3, r2
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	6812      	ldr	r2, [r2, #0]
 8007f1e:	6979      	ldr	r1, [r7, #20]
 8007f20:	430b      	orrs	r3, r1
 8007f22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	685b      	ldr	r3, [r3, #4]
 8007f2a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	68da      	ldr	r2, [r3, #12]
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	430a      	orrs	r2, r1
 8007f38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	699b      	ldr	r3, [r3, #24]
 8007f3e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a1b      	ldr	r3, [r3, #32]
 8007f44:	697a      	ldr	r2, [r7, #20]
 8007f46:	4313      	orrs	r3, r2
 8007f48:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	430a      	orrs	r2, r1
 8007f5c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a95      	ldr	r2, [pc, #596]	; (80081b8 <UART_SetConfig+0x2cc>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d120      	bne.n	8007faa <UART_SetConfig+0xbe>
 8007f68:	4b94      	ldr	r3, [pc, #592]	; (80081bc <UART_SetConfig+0x2d0>)
 8007f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f6e:	f003 0303 	and.w	r3, r3, #3
 8007f72:	2b03      	cmp	r3, #3
 8007f74:	d816      	bhi.n	8007fa4 <UART_SetConfig+0xb8>
 8007f76:	a201      	add	r2, pc, #4	; (adr r2, 8007f7c <UART_SetConfig+0x90>)
 8007f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f7c:	08007f8d 	.word	0x08007f8d
 8007f80:	08007f99 	.word	0x08007f99
 8007f84:	08007f93 	.word	0x08007f93
 8007f88:	08007f9f 	.word	0x08007f9f
 8007f8c:	2301      	movs	r3, #1
 8007f8e:	77fb      	strb	r3, [r7, #31]
 8007f90:	e14f      	b.n	8008232 <UART_SetConfig+0x346>
 8007f92:	2302      	movs	r3, #2
 8007f94:	77fb      	strb	r3, [r7, #31]
 8007f96:	e14c      	b.n	8008232 <UART_SetConfig+0x346>
 8007f98:	2304      	movs	r3, #4
 8007f9a:	77fb      	strb	r3, [r7, #31]
 8007f9c:	e149      	b.n	8008232 <UART_SetConfig+0x346>
 8007f9e:	2308      	movs	r3, #8
 8007fa0:	77fb      	strb	r3, [r7, #31]
 8007fa2:	e146      	b.n	8008232 <UART_SetConfig+0x346>
 8007fa4:	2310      	movs	r3, #16
 8007fa6:	77fb      	strb	r3, [r7, #31]
 8007fa8:	e143      	b.n	8008232 <UART_SetConfig+0x346>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a84      	ldr	r2, [pc, #528]	; (80081c0 <UART_SetConfig+0x2d4>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d132      	bne.n	800801a <UART_SetConfig+0x12e>
 8007fb4:	4b81      	ldr	r3, [pc, #516]	; (80081bc <UART_SetConfig+0x2d0>)
 8007fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fba:	f003 030c 	and.w	r3, r3, #12
 8007fbe:	2b0c      	cmp	r3, #12
 8007fc0:	d828      	bhi.n	8008014 <UART_SetConfig+0x128>
 8007fc2:	a201      	add	r2, pc, #4	; (adr r2, 8007fc8 <UART_SetConfig+0xdc>)
 8007fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fc8:	08007ffd 	.word	0x08007ffd
 8007fcc:	08008015 	.word	0x08008015
 8007fd0:	08008015 	.word	0x08008015
 8007fd4:	08008015 	.word	0x08008015
 8007fd8:	08008009 	.word	0x08008009
 8007fdc:	08008015 	.word	0x08008015
 8007fe0:	08008015 	.word	0x08008015
 8007fe4:	08008015 	.word	0x08008015
 8007fe8:	08008003 	.word	0x08008003
 8007fec:	08008015 	.word	0x08008015
 8007ff0:	08008015 	.word	0x08008015
 8007ff4:	08008015 	.word	0x08008015
 8007ff8:	0800800f 	.word	0x0800800f
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	77fb      	strb	r3, [r7, #31]
 8008000:	e117      	b.n	8008232 <UART_SetConfig+0x346>
 8008002:	2302      	movs	r3, #2
 8008004:	77fb      	strb	r3, [r7, #31]
 8008006:	e114      	b.n	8008232 <UART_SetConfig+0x346>
 8008008:	2304      	movs	r3, #4
 800800a:	77fb      	strb	r3, [r7, #31]
 800800c:	e111      	b.n	8008232 <UART_SetConfig+0x346>
 800800e:	2308      	movs	r3, #8
 8008010:	77fb      	strb	r3, [r7, #31]
 8008012:	e10e      	b.n	8008232 <UART_SetConfig+0x346>
 8008014:	2310      	movs	r3, #16
 8008016:	77fb      	strb	r3, [r7, #31]
 8008018:	e10b      	b.n	8008232 <UART_SetConfig+0x346>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a69      	ldr	r2, [pc, #420]	; (80081c4 <UART_SetConfig+0x2d8>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d120      	bne.n	8008066 <UART_SetConfig+0x17a>
 8008024:	4b65      	ldr	r3, [pc, #404]	; (80081bc <UART_SetConfig+0x2d0>)
 8008026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800802a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800802e:	2b30      	cmp	r3, #48	; 0x30
 8008030:	d013      	beq.n	800805a <UART_SetConfig+0x16e>
 8008032:	2b30      	cmp	r3, #48	; 0x30
 8008034:	d814      	bhi.n	8008060 <UART_SetConfig+0x174>
 8008036:	2b20      	cmp	r3, #32
 8008038:	d009      	beq.n	800804e <UART_SetConfig+0x162>
 800803a:	2b20      	cmp	r3, #32
 800803c:	d810      	bhi.n	8008060 <UART_SetConfig+0x174>
 800803e:	2b00      	cmp	r3, #0
 8008040:	d002      	beq.n	8008048 <UART_SetConfig+0x15c>
 8008042:	2b10      	cmp	r3, #16
 8008044:	d006      	beq.n	8008054 <UART_SetConfig+0x168>
 8008046:	e00b      	b.n	8008060 <UART_SetConfig+0x174>
 8008048:	2300      	movs	r3, #0
 800804a:	77fb      	strb	r3, [r7, #31]
 800804c:	e0f1      	b.n	8008232 <UART_SetConfig+0x346>
 800804e:	2302      	movs	r3, #2
 8008050:	77fb      	strb	r3, [r7, #31]
 8008052:	e0ee      	b.n	8008232 <UART_SetConfig+0x346>
 8008054:	2304      	movs	r3, #4
 8008056:	77fb      	strb	r3, [r7, #31]
 8008058:	e0eb      	b.n	8008232 <UART_SetConfig+0x346>
 800805a:	2308      	movs	r3, #8
 800805c:	77fb      	strb	r3, [r7, #31]
 800805e:	e0e8      	b.n	8008232 <UART_SetConfig+0x346>
 8008060:	2310      	movs	r3, #16
 8008062:	77fb      	strb	r3, [r7, #31]
 8008064:	e0e5      	b.n	8008232 <UART_SetConfig+0x346>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a57      	ldr	r2, [pc, #348]	; (80081c8 <UART_SetConfig+0x2dc>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d120      	bne.n	80080b2 <UART_SetConfig+0x1c6>
 8008070:	4b52      	ldr	r3, [pc, #328]	; (80081bc <UART_SetConfig+0x2d0>)
 8008072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008076:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800807a:	2bc0      	cmp	r3, #192	; 0xc0
 800807c:	d013      	beq.n	80080a6 <UART_SetConfig+0x1ba>
 800807e:	2bc0      	cmp	r3, #192	; 0xc0
 8008080:	d814      	bhi.n	80080ac <UART_SetConfig+0x1c0>
 8008082:	2b80      	cmp	r3, #128	; 0x80
 8008084:	d009      	beq.n	800809a <UART_SetConfig+0x1ae>
 8008086:	2b80      	cmp	r3, #128	; 0x80
 8008088:	d810      	bhi.n	80080ac <UART_SetConfig+0x1c0>
 800808a:	2b00      	cmp	r3, #0
 800808c:	d002      	beq.n	8008094 <UART_SetConfig+0x1a8>
 800808e:	2b40      	cmp	r3, #64	; 0x40
 8008090:	d006      	beq.n	80080a0 <UART_SetConfig+0x1b4>
 8008092:	e00b      	b.n	80080ac <UART_SetConfig+0x1c0>
 8008094:	2300      	movs	r3, #0
 8008096:	77fb      	strb	r3, [r7, #31]
 8008098:	e0cb      	b.n	8008232 <UART_SetConfig+0x346>
 800809a:	2302      	movs	r3, #2
 800809c:	77fb      	strb	r3, [r7, #31]
 800809e:	e0c8      	b.n	8008232 <UART_SetConfig+0x346>
 80080a0:	2304      	movs	r3, #4
 80080a2:	77fb      	strb	r3, [r7, #31]
 80080a4:	e0c5      	b.n	8008232 <UART_SetConfig+0x346>
 80080a6:	2308      	movs	r3, #8
 80080a8:	77fb      	strb	r3, [r7, #31]
 80080aa:	e0c2      	b.n	8008232 <UART_SetConfig+0x346>
 80080ac:	2310      	movs	r3, #16
 80080ae:	77fb      	strb	r3, [r7, #31]
 80080b0:	e0bf      	b.n	8008232 <UART_SetConfig+0x346>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a45      	ldr	r2, [pc, #276]	; (80081cc <UART_SetConfig+0x2e0>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d125      	bne.n	8008108 <UART_SetConfig+0x21c>
 80080bc:	4b3f      	ldr	r3, [pc, #252]	; (80081bc <UART_SetConfig+0x2d0>)
 80080be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80080ca:	d017      	beq.n	80080fc <UART_SetConfig+0x210>
 80080cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80080d0:	d817      	bhi.n	8008102 <UART_SetConfig+0x216>
 80080d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080d6:	d00b      	beq.n	80080f0 <UART_SetConfig+0x204>
 80080d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080dc:	d811      	bhi.n	8008102 <UART_SetConfig+0x216>
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d003      	beq.n	80080ea <UART_SetConfig+0x1fe>
 80080e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080e6:	d006      	beq.n	80080f6 <UART_SetConfig+0x20a>
 80080e8:	e00b      	b.n	8008102 <UART_SetConfig+0x216>
 80080ea:	2300      	movs	r3, #0
 80080ec:	77fb      	strb	r3, [r7, #31]
 80080ee:	e0a0      	b.n	8008232 <UART_SetConfig+0x346>
 80080f0:	2302      	movs	r3, #2
 80080f2:	77fb      	strb	r3, [r7, #31]
 80080f4:	e09d      	b.n	8008232 <UART_SetConfig+0x346>
 80080f6:	2304      	movs	r3, #4
 80080f8:	77fb      	strb	r3, [r7, #31]
 80080fa:	e09a      	b.n	8008232 <UART_SetConfig+0x346>
 80080fc:	2308      	movs	r3, #8
 80080fe:	77fb      	strb	r3, [r7, #31]
 8008100:	e097      	b.n	8008232 <UART_SetConfig+0x346>
 8008102:	2310      	movs	r3, #16
 8008104:	77fb      	strb	r3, [r7, #31]
 8008106:	e094      	b.n	8008232 <UART_SetConfig+0x346>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a30      	ldr	r2, [pc, #192]	; (80081d0 <UART_SetConfig+0x2e4>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d125      	bne.n	800815e <UART_SetConfig+0x272>
 8008112:	4b2a      	ldr	r3, [pc, #168]	; (80081bc <UART_SetConfig+0x2d0>)
 8008114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008118:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800811c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008120:	d017      	beq.n	8008152 <UART_SetConfig+0x266>
 8008122:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008126:	d817      	bhi.n	8008158 <UART_SetConfig+0x26c>
 8008128:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800812c:	d00b      	beq.n	8008146 <UART_SetConfig+0x25a>
 800812e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008132:	d811      	bhi.n	8008158 <UART_SetConfig+0x26c>
 8008134:	2b00      	cmp	r3, #0
 8008136:	d003      	beq.n	8008140 <UART_SetConfig+0x254>
 8008138:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800813c:	d006      	beq.n	800814c <UART_SetConfig+0x260>
 800813e:	e00b      	b.n	8008158 <UART_SetConfig+0x26c>
 8008140:	2301      	movs	r3, #1
 8008142:	77fb      	strb	r3, [r7, #31]
 8008144:	e075      	b.n	8008232 <UART_SetConfig+0x346>
 8008146:	2302      	movs	r3, #2
 8008148:	77fb      	strb	r3, [r7, #31]
 800814a:	e072      	b.n	8008232 <UART_SetConfig+0x346>
 800814c:	2304      	movs	r3, #4
 800814e:	77fb      	strb	r3, [r7, #31]
 8008150:	e06f      	b.n	8008232 <UART_SetConfig+0x346>
 8008152:	2308      	movs	r3, #8
 8008154:	77fb      	strb	r3, [r7, #31]
 8008156:	e06c      	b.n	8008232 <UART_SetConfig+0x346>
 8008158:	2310      	movs	r3, #16
 800815a:	77fb      	strb	r3, [r7, #31]
 800815c:	e069      	b.n	8008232 <UART_SetConfig+0x346>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a1c      	ldr	r2, [pc, #112]	; (80081d4 <UART_SetConfig+0x2e8>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d137      	bne.n	80081d8 <UART_SetConfig+0x2ec>
 8008168:	4b14      	ldr	r3, [pc, #80]	; (80081bc <UART_SetConfig+0x2d0>)
 800816a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800816e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008172:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008176:	d017      	beq.n	80081a8 <UART_SetConfig+0x2bc>
 8008178:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800817c:	d817      	bhi.n	80081ae <UART_SetConfig+0x2c2>
 800817e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008182:	d00b      	beq.n	800819c <UART_SetConfig+0x2b0>
 8008184:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008188:	d811      	bhi.n	80081ae <UART_SetConfig+0x2c2>
 800818a:	2b00      	cmp	r3, #0
 800818c:	d003      	beq.n	8008196 <UART_SetConfig+0x2aa>
 800818e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008192:	d006      	beq.n	80081a2 <UART_SetConfig+0x2b6>
 8008194:	e00b      	b.n	80081ae <UART_SetConfig+0x2c2>
 8008196:	2300      	movs	r3, #0
 8008198:	77fb      	strb	r3, [r7, #31]
 800819a:	e04a      	b.n	8008232 <UART_SetConfig+0x346>
 800819c:	2302      	movs	r3, #2
 800819e:	77fb      	strb	r3, [r7, #31]
 80081a0:	e047      	b.n	8008232 <UART_SetConfig+0x346>
 80081a2:	2304      	movs	r3, #4
 80081a4:	77fb      	strb	r3, [r7, #31]
 80081a6:	e044      	b.n	8008232 <UART_SetConfig+0x346>
 80081a8:	2308      	movs	r3, #8
 80081aa:	77fb      	strb	r3, [r7, #31]
 80081ac:	e041      	b.n	8008232 <UART_SetConfig+0x346>
 80081ae:	2310      	movs	r3, #16
 80081b0:	77fb      	strb	r3, [r7, #31]
 80081b2:	e03e      	b.n	8008232 <UART_SetConfig+0x346>
 80081b4:	efff69f3 	.word	0xefff69f3
 80081b8:	40011000 	.word	0x40011000
 80081bc:	40023800 	.word	0x40023800
 80081c0:	40004400 	.word	0x40004400
 80081c4:	40004800 	.word	0x40004800
 80081c8:	40004c00 	.word	0x40004c00
 80081cc:	40005000 	.word	0x40005000
 80081d0:	40011400 	.word	0x40011400
 80081d4:	40007800 	.word	0x40007800
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a71      	ldr	r2, [pc, #452]	; (80083a4 <UART_SetConfig+0x4b8>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d125      	bne.n	800822e <UART_SetConfig+0x342>
 80081e2:	4b71      	ldr	r3, [pc, #452]	; (80083a8 <UART_SetConfig+0x4bc>)
 80081e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80081e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80081ec:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80081f0:	d017      	beq.n	8008222 <UART_SetConfig+0x336>
 80081f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80081f6:	d817      	bhi.n	8008228 <UART_SetConfig+0x33c>
 80081f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80081fc:	d00b      	beq.n	8008216 <UART_SetConfig+0x32a>
 80081fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008202:	d811      	bhi.n	8008228 <UART_SetConfig+0x33c>
 8008204:	2b00      	cmp	r3, #0
 8008206:	d003      	beq.n	8008210 <UART_SetConfig+0x324>
 8008208:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800820c:	d006      	beq.n	800821c <UART_SetConfig+0x330>
 800820e:	e00b      	b.n	8008228 <UART_SetConfig+0x33c>
 8008210:	2300      	movs	r3, #0
 8008212:	77fb      	strb	r3, [r7, #31]
 8008214:	e00d      	b.n	8008232 <UART_SetConfig+0x346>
 8008216:	2302      	movs	r3, #2
 8008218:	77fb      	strb	r3, [r7, #31]
 800821a:	e00a      	b.n	8008232 <UART_SetConfig+0x346>
 800821c:	2304      	movs	r3, #4
 800821e:	77fb      	strb	r3, [r7, #31]
 8008220:	e007      	b.n	8008232 <UART_SetConfig+0x346>
 8008222:	2308      	movs	r3, #8
 8008224:	77fb      	strb	r3, [r7, #31]
 8008226:	e004      	b.n	8008232 <UART_SetConfig+0x346>
 8008228:	2310      	movs	r3, #16
 800822a:	77fb      	strb	r3, [r7, #31]
 800822c:	e001      	b.n	8008232 <UART_SetConfig+0x346>
 800822e:	2310      	movs	r3, #16
 8008230:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	69db      	ldr	r3, [r3, #28]
 8008236:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800823a:	d15a      	bne.n	80082f2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800823c:	7ffb      	ldrb	r3, [r7, #31]
 800823e:	2b08      	cmp	r3, #8
 8008240:	d827      	bhi.n	8008292 <UART_SetConfig+0x3a6>
 8008242:	a201      	add	r2, pc, #4	; (adr r2, 8008248 <UART_SetConfig+0x35c>)
 8008244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008248:	0800826d 	.word	0x0800826d
 800824c:	08008275 	.word	0x08008275
 8008250:	0800827d 	.word	0x0800827d
 8008254:	08008293 	.word	0x08008293
 8008258:	08008283 	.word	0x08008283
 800825c:	08008293 	.word	0x08008293
 8008260:	08008293 	.word	0x08008293
 8008264:	08008293 	.word	0x08008293
 8008268:	0800828b 	.word	0x0800828b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800826c:	f7fc fa98 	bl	80047a0 <HAL_RCC_GetPCLK1Freq>
 8008270:	61b8      	str	r0, [r7, #24]
        break;
 8008272:	e013      	b.n	800829c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008274:	f7fc faa8 	bl	80047c8 <HAL_RCC_GetPCLK2Freq>
 8008278:	61b8      	str	r0, [r7, #24]
        break;
 800827a:	e00f      	b.n	800829c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800827c:	4b4b      	ldr	r3, [pc, #300]	; (80083ac <UART_SetConfig+0x4c0>)
 800827e:	61bb      	str	r3, [r7, #24]
        break;
 8008280:	e00c      	b.n	800829c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008282:	f7fc f9cb 	bl	800461c <HAL_RCC_GetSysClockFreq>
 8008286:	61b8      	str	r0, [r7, #24]
        break;
 8008288:	e008      	b.n	800829c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800828a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800828e:	61bb      	str	r3, [r7, #24]
        break;
 8008290:	e004      	b.n	800829c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8008292:	2300      	movs	r3, #0
 8008294:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008296:	2301      	movs	r3, #1
 8008298:	77bb      	strb	r3, [r7, #30]
        break;
 800829a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d074      	beq.n	800838c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	005a      	lsls	r2, r3, #1
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	685b      	ldr	r3, [r3, #4]
 80082aa:	085b      	lsrs	r3, r3, #1
 80082ac:	441a      	add	r2, r3
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	2b0f      	cmp	r3, #15
 80082bc:	d916      	bls.n	80082ec <UART_SetConfig+0x400>
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082c4:	d212      	bcs.n	80082ec <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80082c6:	693b      	ldr	r3, [r7, #16]
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	f023 030f 	bic.w	r3, r3, #15
 80082ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80082d0:	693b      	ldr	r3, [r7, #16]
 80082d2:	085b      	lsrs	r3, r3, #1
 80082d4:	b29b      	uxth	r3, r3
 80082d6:	f003 0307 	and.w	r3, r3, #7
 80082da:	b29a      	uxth	r2, r3
 80082dc:	89fb      	ldrh	r3, [r7, #14]
 80082de:	4313      	orrs	r3, r2
 80082e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	89fa      	ldrh	r2, [r7, #14]
 80082e8:	60da      	str	r2, [r3, #12]
 80082ea:	e04f      	b.n	800838c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80082ec:	2301      	movs	r3, #1
 80082ee:	77bb      	strb	r3, [r7, #30]
 80082f0:	e04c      	b.n	800838c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80082f2:	7ffb      	ldrb	r3, [r7, #31]
 80082f4:	2b08      	cmp	r3, #8
 80082f6:	d828      	bhi.n	800834a <UART_SetConfig+0x45e>
 80082f8:	a201      	add	r2, pc, #4	; (adr r2, 8008300 <UART_SetConfig+0x414>)
 80082fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082fe:	bf00      	nop
 8008300:	08008325 	.word	0x08008325
 8008304:	0800832d 	.word	0x0800832d
 8008308:	08008335 	.word	0x08008335
 800830c:	0800834b 	.word	0x0800834b
 8008310:	0800833b 	.word	0x0800833b
 8008314:	0800834b 	.word	0x0800834b
 8008318:	0800834b 	.word	0x0800834b
 800831c:	0800834b 	.word	0x0800834b
 8008320:	08008343 	.word	0x08008343
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008324:	f7fc fa3c 	bl	80047a0 <HAL_RCC_GetPCLK1Freq>
 8008328:	61b8      	str	r0, [r7, #24]
        break;
 800832a:	e013      	b.n	8008354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800832c:	f7fc fa4c 	bl	80047c8 <HAL_RCC_GetPCLK2Freq>
 8008330:	61b8      	str	r0, [r7, #24]
        break;
 8008332:	e00f      	b.n	8008354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008334:	4b1d      	ldr	r3, [pc, #116]	; (80083ac <UART_SetConfig+0x4c0>)
 8008336:	61bb      	str	r3, [r7, #24]
        break;
 8008338:	e00c      	b.n	8008354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800833a:	f7fc f96f 	bl	800461c <HAL_RCC_GetSysClockFreq>
 800833e:	61b8      	str	r0, [r7, #24]
        break;
 8008340:	e008      	b.n	8008354 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008342:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008346:	61bb      	str	r3, [r7, #24]
        break;
 8008348:	e004      	b.n	8008354 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800834a:	2300      	movs	r3, #0
 800834c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	77bb      	strb	r3, [r7, #30]
        break;
 8008352:	bf00      	nop
    }

    if (pclk != 0U)
 8008354:	69bb      	ldr	r3, [r7, #24]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d018      	beq.n	800838c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	085a      	lsrs	r2, r3, #1
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	441a      	add	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	fbb2 f3f3 	udiv	r3, r2, r3
 800836c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	2b0f      	cmp	r3, #15
 8008372:	d909      	bls.n	8008388 <UART_SetConfig+0x49c>
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800837a:	d205      	bcs.n	8008388 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	b29a      	uxth	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	60da      	str	r2, [r3, #12]
 8008386:	e001      	b.n	800838c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008398:	7fbb      	ldrb	r3, [r7, #30]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3720      	adds	r7, #32
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	40007c00 	.word	0x40007c00
 80083a8:	40023800 	.word	0x40023800
 80083ac:	00f42400 	.word	0x00f42400

080083b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083bc:	f003 0301 	and.w	r3, r3, #1
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00a      	beq.n	80083da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	430a      	orrs	r2, r1
 80083d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083de:	f003 0302 	and.w	r3, r3, #2
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00a      	beq.n	80083fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	430a      	orrs	r2, r1
 80083fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008400:	f003 0304 	and.w	r3, r3, #4
 8008404:	2b00      	cmp	r3, #0
 8008406:	d00a      	beq.n	800841e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	430a      	orrs	r2, r1
 800841c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008422:	f003 0308 	and.w	r3, r3, #8
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00a      	beq.n	8008440 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	430a      	orrs	r2, r1
 800843e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008444:	f003 0310 	and.w	r3, r3, #16
 8008448:	2b00      	cmp	r3, #0
 800844a:	d00a      	beq.n	8008462 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	430a      	orrs	r2, r1
 8008460:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008466:	f003 0320 	and.w	r3, r3, #32
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00a      	beq.n	8008484 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	430a      	orrs	r2, r1
 8008482:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800848c:	2b00      	cmp	r3, #0
 800848e:	d01a      	beq.n	80084c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	685b      	ldr	r3, [r3, #4]
 8008496:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	430a      	orrs	r2, r1
 80084a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80084ae:	d10a      	bne.n	80084c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	430a      	orrs	r2, r1
 80084c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00a      	beq.n	80084e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	430a      	orrs	r2, r1
 80084e6:	605a      	str	r2, [r3, #4]
  }
}
 80084e8:	bf00      	nop
 80084ea:	370c      	adds	r7, #12
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b086      	sub	sp, #24
 80084f8:	af02      	add	r7, sp, #8
 80084fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008504:	f7f9 ffd0 	bl	80024a8 <HAL_GetTick>
 8008508:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f003 0308 	and.w	r3, r3, #8
 8008514:	2b08      	cmp	r3, #8
 8008516:	d10e      	bne.n	8008536 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008518:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800851c:	9300      	str	r3, [sp, #0]
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f82d 	bl	8008586 <UART_WaitOnFlagUntilTimeout>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d001      	beq.n	8008536 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e023      	b.n	800857e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0304 	and.w	r3, r3, #4
 8008540:	2b04      	cmp	r3, #4
 8008542:	d10e      	bne.n	8008562 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008544:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2200      	movs	r2, #0
 800854e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 f817 	bl	8008586 <UART_WaitOnFlagUntilTimeout>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d001      	beq.n	8008562 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e00d      	b.n	800857e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2220      	movs	r2, #32
 8008566:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2220      	movs	r2, #32
 800856c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}

08008586 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008586:	b580      	push	{r7, lr}
 8008588:	b09c      	sub	sp, #112	; 0x70
 800858a:	af00      	add	r7, sp, #0
 800858c:	60f8      	str	r0, [r7, #12]
 800858e:	60b9      	str	r1, [r7, #8]
 8008590:	603b      	str	r3, [r7, #0]
 8008592:	4613      	mov	r3, r2
 8008594:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008596:	e0a5      	b.n	80086e4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008598:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800859a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800859e:	f000 80a1 	beq.w	80086e4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085a2:	f7f9 ff81 	bl	80024a8 <HAL_GetTick>
 80085a6:	4602      	mov	r2, r0
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	1ad3      	subs	r3, r2, r3
 80085ac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d302      	bcc.n	80085b8 <UART_WaitOnFlagUntilTimeout+0x32>
 80085b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d13e      	bne.n	8008636 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80085c0:	e853 3f00 	ldrex	r3, [r3]
 80085c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80085c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80085cc:	667b      	str	r3, [r7, #100]	; 0x64
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	461a      	mov	r2, r3
 80085d4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80085d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80085d8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085da:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80085dc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80085de:	e841 2300 	strex	r3, r2, [r1]
 80085e2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80085e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d1e6      	bne.n	80085b8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	3308      	adds	r3, #8
 80085f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085f4:	e853 3f00 	ldrex	r3, [r3]
 80085f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80085fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085fc:	f023 0301 	bic.w	r3, r3, #1
 8008600:	663b      	str	r3, [r7, #96]	; 0x60
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	3308      	adds	r3, #8
 8008608:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800860a:	64ba      	str	r2, [r7, #72]	; 0x48
 800860c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008610:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008612:	e841 2300 	strex	r3, r2, [r1]
 8008616:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008618:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800861a:	2b00      	cmp	r3, #0
 800861c:	d1e5      	bne.n	80085ea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2220      	movs	r2, #32
 8008622:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2220      	movs	r2, #32
 8008628:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2200      	movs	r2, #0
 800862e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e067      	b.n	8008706 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f003 0304 	and.w	r3, r3, #4
 8008640:	2b00      	cmp	r3, #0
 8008642:	d04f      	beq.n	80086e4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	69db      	ldr	r3, [r3, #28]
 800864a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800864e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008652:	d147      	bne.n	80086e4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800865c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008666:	e853 3f00 	ldrex	r3, [r3]
 800866a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800866c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008672:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	461a      	mov	r2, r3
 800867a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800867c:	637b      	str	r3, [r7, #52]	; 0x34
 800867e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008680:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008682:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008684:	e841 2300 	strex	r3, r2, [r1]
 8008688:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800868a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800868c:	2b00      	cmp	r3, #0
 800868e:	d1e6      	bne.n	800865e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3308      	adds	r3, #8
 8008696:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	e853 3f00 	ldrex	r3, [r3]
 800869e:	613b      	str	r3, [r7, #16]
   return(result);
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	f023 0301 	bic.w	r3, r3, #1
 80086a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	3308      	adds	r3, #8
 80086ae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80086b0:	623a      	str	r2, [r7, #32]
 80086b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b4:	69f9      	ldr	r1, [r7, #28]
 80086b6:	6a3a      	ldr	r2, [r7, #32]
 80086b8:	e841 2300 	strex	r3, r2, [r1]
 80086bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d1e5      	bne.n	8008690 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2220      	movs	r2, #32
 80086c8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2220      	movs	r2, #32
 80086ce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	2220      	movs	r2, #32
 80086d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80086e0:	2303      	movs	r3, #3
 80086e2:	e010      	b.n	8008706 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	69da      	ldr	r2, [r3, #28]
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	4013      	ands	r3, r2
 80086ee:	68ba      	ldr	r2, [r7, #8]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	bf0c      	ite	eq
 80086f4:	2301      	moveq	r3, #1
 80086f6:	2300      	movne	r3, #0
 80086f8:	b2db      	uxtb	r3, r3
 80086fa:	461a      	mov	r2, r3
 80086fc:	79fb      	ldrb	r3, [r7, #7]
 80086fe:	429a      	cmp	r2, r3
 8008700:	f43f af4a 	beq.w	8008598 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	3770      	adds	r7, #112	; 0x70
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
	...

08008710 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8008710:	b084      	sub	sp, #16
 8008712:	b480      	push	{r7}
 8008714:	b085      	sub	sp, #20
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	f107 001c 	add.w	r0, r7, #28
 800871e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008722:	2300      	movs	r3, #0
 8008724:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008726:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008728:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800872a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800872c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800872e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008730:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008732:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008736:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800873a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800873c:	68fa      	ldr	r2, [r7, #12]
 800873e:	4313      	orrs	r3, r2
 8008740:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	685a      	ldr	r2, [r3, #4]
 8008746:	4b07      	ldr	r3, [pc, #28]	; (8008764 <SDMMC_Init+0x54>)
 8008748:	4013      	ands	r3, r2
 800874a:	68fa      	ldr	r2, [r7, #12]
 800874c:	431a      	orrs	r2, r3
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008752:	2300      	movs	r3, #0
}
 8008754:	4618      	mov	r0, r3
 8008756:	3714      	adds	r7, #20
 8008758:	46bd      	mov	sp, r7
 800875a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875e:	b004      	add	sp, #16
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	ffff8100 	.word	0xffff8100

08008768 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8008768:	b480      	push	{r7}
 800876a:	b083      	sub	sp, #12
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008776:	4618      	mov	r0, r3
 8008778:	370c      	adds	r7, #12
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr

08008782 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8008782:	b480      	push	{r7}
 8008784:	b083      	sub	sp, #12
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
 800878a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008796:	2300      	movs	r3, #0
}
 8008798:	4618      	mov	r0, r3
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	2203      	movs	r2, #3
 80087b0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80087b2:	2300      	movs	r3, #0
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80087c0:	b480      	push	{r7}
 80087c2:	b083      	sub	sp, #12
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f003 0303 	and.w	r3, r3, #3
}
 80087d0:	4618      	mov	r0, r3
 80087d2:	370c      	adds	r7, #12
 80087d4:	46bd      	mov	sp, r7
 80087d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087da:	4770      	bx	lr

080087dc <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80087dc:	b480      	push	{r7}
 80087de:	b085      	sub	sp, #20
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80087e6:	2300      	movs	r3, #0
 80087e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80087fa:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008800:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008806:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008808:	68fa      	ldr	r2, [r7, #12]
 800880a:	4313      	orrs	r3, r2
 800880c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	68da      	ldr	r2, [r3, #12]
 8008812:	4b06      	ldr	r3, [pc, #24]	; (800882c <SDMMC_SendCommand+0x50>)
 8008814:	4013      	ands	r3, r2
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	431a      	orrs	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3714      	adds	r7, #20
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr
 800882c:	fffff000 	.word	0xfffff000

08008830 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	691b      	ldr	r3, [r3, #16]
 800883c:	b2db      	uxtb	r3, r3
}
 800883e:	4618      	mov	r0, r3
 8008840:	370c      	adds	r7, #12
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800884a:	b480      	push	{r7}
 800884c:	b085      	sub	sp, #20
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	3314      	adds	r3, #20
 8008858:	461a      	mov	r2, r3
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	4413      	add	r3, r2
 800885e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	681b      	ldr	r3, [r3, #0]
}  
 8008864:	4618      	mov	r0, r3
 8008866:	3714      	adds	r7, #20
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr

08008870 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8008870:	b480      	push	{r7}
 8008872:	b085      	sub	sp, #20
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
 8008878:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800887a:	2300      	movs	r3, #0
 800887c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	685a      	ldr	r2, [r3, #4]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008896:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800889c:	431a      	orrs	r2, r3
                       Data->DPSM);
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80088a2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80088a4:	68fa      	ldr	r2, [r7, #12]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ae:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	431a      	orrs	r2, r3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80088ba:	2300      	movs	r3, #0

}
 80088bc:	4618      	mov	r0, r3
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b088      	sub	sp, #32
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80088d6:	2310      	movs	r3, #16
 80088d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80088da:	2340      	movs	r3, #64	; 0x40
 80088dc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80088de:	2300      	movs	r3, #0
 80088e0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80088e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80088e6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80088e8:	f107 0308 	add.w	r3, r7, #8
 80088ec:	4619      	mov	r1, r3
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f7ff ff74 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80088f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80088f8:	2110      	movs	r1, #16
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 fa1a 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008900:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008902:	69fb      	ldr	r3, [r7, #28]
}
 8008904:	4618      	mov	r0, r3
 8008906:	3720      	adds	r7, #32
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b088      	sub	sp, #32
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800891a:	2311      	movs	r3, #17
 800891c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800891e:	2340      	movs	r3, #64	; 0x40
 8008920:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008922:	2300      	movs	r3, #0
 8008924:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800892a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800892c:	f107 0308 	add.w	r3, r7, #8
 8008930:	4619      	mov	r1, r3
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f7ff ff52 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8008938:	f241 3288 	movw	r2, #5000	; 0x1388
 800893c:	2111      	movs	r1, #17
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f9f8 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008944:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008946:	69fb      	ldr	r3, [r7, #28]
}
 8008948:	4618      	mov	r0, r3
 800894a:	3720      	adds	r7, #32
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b088      	sub	sp, #32
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800895e:	2312      	movs	r3, #18
 8008960:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008962:	2340      	movs	r3, #64	; 0x40
 8008964:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008966:	2300      	movs	r3, #0
 8008968:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800896a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800896e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008970:	f107 0308 	add.w	r3, r7, #8
 8008974:	4619      	mov	r1, r3
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f7ff ff30 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800897c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008980:	2112      	movs	r1, #18
 8008982:	6878      	ldr	r0, [r7, #4]
 8008984:	f000 f9d6 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008988:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800898a:	69fb      	ldr	r3, [r7, #28]
}
 800898c:	4618      	mov	r0, r3
 800898e:	3720      	adds	r7, #32
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b088      	sub	sp, #32
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80089a2:	2318      	movs	r3, #24
 80089a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80089a6:	2340      	movs	r3, #64	; 0x40
 80089a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80089aa:	2300      	movs	r3, #0
 80089ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80089ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80089b4:	f107 0308 	add.w	r3, r7, #8
 80089b8:	4619      	mov	r1, r3
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f7ff ff0e 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80089c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80089c4:	2118      	movs	r1, #24
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f000 f9b4 	bl	8008d34 <SDMMC_GetCmdResp1>
 80089cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089ce:	69fb      	ldr	r3, [r7, #28]
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3720      	adds	r7, #32
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b088      	sub	sp, #32
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80089e6:	2319      	movs	r3, #25
 80089e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80089ea:	2340      	movs	r3, #64	; 0x40
 80089ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80089ee:	2300      	movs	r3, #0
 80089f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80089f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80089f8:	f107 0308 	add.w	r3, r7, #8
 80089fc:	4619      	mov	r1, r3
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7ff feec 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8008a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a08:	2119      	movs	r1, #25
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 f992 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008a10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a12:	69fb      	ldr	r3, [r7, #28]
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3720      	adds	r7, #32
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}

08008a1c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b088      	sub	sp, #32
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008a24:	2300      	movs	r3, #0
 8008a26:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008a28:	230c      	movs	r3, #12
 8008a2a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a2c:	2340      	movs	r3, #64	; 0x40
 8008a2e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a30:	2300      	movs	r3, #0
 8008a32:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a38:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a3a:	f107 0308 	add.w	r3, r7, #8
 8008a3e:	4619      	mov	r1, r3
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f7ff fecb 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8008a46:	4a05      	ldr	r2, [pc, #20]	; (8008a5c <SDMMC_CmdStopTransfer+0x40>)
 8008a48:	210c      	movs	r1, #12
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f972 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008a50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a52:	69fb      	ldr	r3, [r7, #28]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3720      	adds	r7, #32
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}
 8008a5c:	05f5e100 	.word	0x05f5e100

08008a60 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b08a      	sub	sp, #40	; 0x28
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008a70:	2307      	movs	r3, #7
 8008a72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008a74:	2340      	movs	r3, #64	; 0x40
 8008a76:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a80:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008a82:	f107 0310 	add.w	r3, r7, #16
 8008a86:	4619      	mov	r1, r3
 8008a88:	68f8      	ldr	r0, [r7, #12]
 8008a8a:	f7ff fea7 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8008a8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a92:	2107      	movs	r1, #7
 8008a94:	68f8      	ldr	r0, [r7, #12]
 8008a96:	f000 f94d 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008a9a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3728      	adds	r7, #40	; 0x28
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b088      	sub	sp, #32
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008aba:	2300      	movs	r3, #0
 8008abc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008abe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ac2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ac4:	f107 0308 	add.w	r3, r7, #8
 8008ac8:	4619      	mov	r1, r3
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7ff fe86 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 fb67 	bl	80091a4 <SDMMC_GetCmdError>
 8008ad6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ad8:	69fb      	ldr	r3, [r7, #28]
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3720      	adds	r7, #32
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}

08008ae2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8008ae2:	b580      	push	{r7, lr}
 8008ae4:	b088      	sub	sp, #32
 8008ae6:	af00      	add	r7, sp, #0
 8008ae8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008aea:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008aee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008af0:	2308      	movs	r3, #8
 8008af2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008af4:	2340      	movs	r3, #64	; 0x40
 8008af6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008af8:	2300      	movs	r3, #0
 8008afa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b00:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b02:	f107 0308 	add.w	r3, r7, #8
 8008b06:	4619      	mov	r1, r3
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff fe67 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fafa 	bl	8009108 <SDMMC_GetCmdResp7>
 8008b14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b16:	69fb      	ldr	r3, [r7, #28]
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3720      	adds	r7, #32
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b088      	sub	sp, #32
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008b2e:	2337      	movs	r3, #55	; 0x37
 8008b30:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b32:	2340      	movs	r3, #64	; 0x40
 8008b34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b36:	2300      	movs	r3, #0
 8008b38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b40:	f107 0308 	add.w	r3, r7, #8
 8008b44:	4619      	mov	r1, r3
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	f7ff fe48 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8008b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b50:	2137      	movs	r1, #55	; 0x37
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 f8ee 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008b58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b5a:	69fb      	ldr	r3, [r7, #28]
}
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	3720      	adds	r7, #32
 8008b60:	46bd      	mov	sp, r7
 8008b62:	bd80      	pop	{r7, pc}

08008b64 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b088      	sub	sp, #32
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008b6e:	683a      	ldr	r2, [r7, #0]
 8008b70:	4b0d      	ldr	r3, [pc, #52]	; (8008ba8 <SDMMC_CmdAppOperCommand+0x44>)
 8008b72:	4313      	orrs	r3, r2
 8008b74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008b76:	2329      	movs	r3, #41	; 0x29
 8008b78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b7a:	2340      	movs	r3, #64	; 0x40
 8008b7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b88:	f107 0308 	add.w	r3, r7, #8
 8008b8c:	4619      	mov	r1, r3
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f7ff fe24 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f000 fa03 	bl	8008fa0 <SDMMC_GetCmdResp3>
 8008b9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b9c:	69fb      	ldr	r3, [r7, #28]
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3720      	adds	r7, #32
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bd80      	pop	{r7, pc}
 8008ba6:	bf00      	nop
 8008ba8:	80100000 	.word	0x80100000

08008bac <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	b088      	sub	sp, #32
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008bba:	2306      	movs	r3, #6
 8008bbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008bbe:	2340      	movs	r3, #64	; 0x40
 8008bc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008bc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008bcc:	f107 0308 	add.w	r3, r7, #8
 8008bd0:	4619      	mov	r1, r3
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f7ff fe02 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8008bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bdc:	2106      	movs	r1, #6
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 f8a8 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008be4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008be6:	69fb      	ldr	r3, [r7, #28]
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3720      	adds	r7, #32
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b088      	sub	sp, #32
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008bfc:	2333      	movs	r3, #51	; 0x33
 8008bfe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008c00:	2340      	movs	r3, #64	; 0x40
 8008c02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c04:	2300      	movs	r3, #0
 8008c06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c0c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008c0e:	f107 0308 	add.w	r3, r7, #8
 8008c12:	4619      	mov	r1, r3
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f7ff fde1 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8008c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c1e:	2133      	movs	r1, #51	; 0x33
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f000 f887 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008c26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c28:	69fb      	ldr	r3, [r7, #28]
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3720      	adds	r7, #32
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}

08008c32 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b088      	sub	sp, #32
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008c3e:	2302      	movs	r3, #2
 8008c40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008c42:	23c0      	movs	r3, #192	; 0xc0
 8008c44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c46:	2300      	movs	r3, #0
 8008c48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c4e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008c50:	f107 0308 	add.w	r3, r7, #8
 8008c54:	4619      	mov	r1, r3
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7ff fdc0 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 f957 	bl	8008f10 <SDMMC_GetCmdResp2>
 8008c62:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c64:	69fb      	ldr	r3, [r7, #28]
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3720      	adds	r7, #32
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008c6e:	b580      	push	{r7, lr}
 8008c70:	b088      	sub	sp, #32
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008c7c:	2309      	movs	r3, #9
 8008c7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008c80:	23c0      	movs	r3, #192	; 0xc0
 8008c82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c84:	2300      	movs	r3, #0
 8008c86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c8c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008c8e:	f107 0308 	add.w	r3, r7, #8
 8008c92:	4619      	mov	r1, r3
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f7ff fda1 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f938 	bl	8008f10 <SDMMC_GetCmdResp2>
 8008ca0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ca2:	69fb      	ldr	r3, [r7, #28]
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3720      	adds	r7, #32
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b088      	sub	sp, #32
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008cba:	2303      	movs	r3, #3
 8008cbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008cbe:	2340      	movs	r3, #64	; 0x40
 8008cc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008cc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ccc:	f107 0308 	add.w	r3, r7, #8
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f7ff fd82 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008cd8:	683a      	ldr	r2, [r7, #0]
 8008cda:	2103      	movs	r1, #3
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f000 f99d 	bl	800901c <SDMMC_GetCmdResp6>
 8008ce2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ce4:	69fb      	ldr	r3, [r7, #28]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3720      	adds	r7, #32
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}

08008cee <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b088      	sub	sp, #32
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
 8008cf6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008cfc:	230d      	movs	r3, #13
 8008cfe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008d00:	2340      	movs	r3, #64	; 0x40
 8008d02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008d04:	2300      	movs	r3, #0
 8008d06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008d08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d0c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008d0e:	f107 0308 	add.w	r3, r7, #8
 8008d12:	4619      	mov	r1, r3
 8008d14:	6878      	ldr	r0, [r7, #4]
 8008d16:	f7ff fd61 	bl	80087dc <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8008d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d1e:	210d      	movs	r1, #13
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 f807 	bl	8008d34 <SDMMC_GetCmdResp1>
 8008d26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d28:	69fb      	ldr	r3, [r7, #28]
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3720      	adds	r7, #32
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
	...

08008d34 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b088      	sub	sp, #32
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	607a      	str	r2, [r7, #4]
 8008d40:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008d42:	4b70      	ldr	r3, [pc, #448]	; (8008f04 <SDMMC_GetCmdResp1+0x1d0>)
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a70      	ldr	r2, [pc, #448]	; (8008f08 <SDMMC_GetCmdResp1+0x1d4>)
 8008d48:	fba2 2303 	umull	r2, r3, r2, r3
 8008d4c:	0a5a      	lsrs	r2, r3, #9
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	fb02 f303 	mul.w	r3, r2, r3
 8008d54:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	1e5a      	subs	r2, r3, #1
 8008d5a:	61fa      	str	r2, [r7, #28]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d102      	bne.n	8008d66 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008d60:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008d64:	e0c9      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d6a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d0ef      	beq.n	8008d56 <SDMMC_GetCmdResp1+0x22>
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d1ea      	bne.n	8008d56 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d84:	f003 0304 	and.w	r3, r3, #4
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d004      	beq.n	8008d96 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2204      	movs	r2, #4
 8008d90:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008d92:	2304      	movs	r3, #4
 8008d94:	e0b1      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d9a:	f003 0301 	and.w	r3, r3, #1
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d004      	beq.n	8008dac <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2201      	movs	r2, #1
 8008da6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e0a6      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	22c5      	movs	r2, #197	; 0xc5
 8008db0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f7ff fd3c 	bl	8008830 <SDMMC_GetCommandResponse>
 8008db8:	4603      	mov	r3, r0
 8008dba:	461a      	mov	r2, r3
 8008dbc:	7afb      	ldrb	r3, [r7, #11]
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d001      	beq.n	8008dc6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	e099      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8008dc6:	2100      	movs	r1, #0
 8008dc8:	68f8      	ldr	r0, [r7, #12]
 8008dca:	f7ff fd3e 	bl	800884a <SDMMC_GetResponse>
 8008dce:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008dd0:	697a      	ldr	r2, [r7, #20]
 8008dd2:	4b4e      	ldr	r3, [pc, #312]	; (8008f0c <SDMMC_GetCmdResp1+0x1d8>)
 8008dd4:	4013      	ands	r3, r2
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d101      	bne.n	8008dde <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	e08d      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	da02      	bge.n	8008dea <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008de4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008de8:	e087      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d001      	beq.n	8008df8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008df4:	2340      	movs	r3, #64	; 0x40
 8008df6:	e080      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d001      	beq.n	8008e06 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008e02:	2380      	movs	r3, #128	; 0x80
 8008e04:	e079      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d002      	beq.n	8008e16 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008e10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008e14:	e071      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d002      	beq.n	8008e26 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008e24:	e069      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d002      	beq.n	8008e36 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008e30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e34:	e061      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008e36:	697b      	ldr	r3, [r7, #20]
 8008e38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d002      	beq.n	8008e46 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008e40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e44:	e059      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d002      	beq.n	8008e56 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008e50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e54:	e051      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d002      	beq.n	8008e66 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008e60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008e64:	e049      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008e66:	697b      	ldr	r3, [r7, #20]
 8008e68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d002      	beq.n	8008e76 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008e70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008e74:	e041      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d002      	beq.n	8008e86 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008e80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008e84:	e039      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d002      	beq.n	8008e96 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008e90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008e94:	e031      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d002      	beq.n	8008ea6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008ea0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008ea4:	e029      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d002      	beq.n	8008eb6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008eb0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008eb4:	e021      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d002      	beq.n	8008ec6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008ec0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008ec4:	e019      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d002      	beq.n	8008ed6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008ed0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ed4:	e011      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d002      	beq.n	8008ee6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008ee0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008ee4:	e009      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	f003 0308 	and.w	r3, r3, #8
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d002      	beq.n	8008ef6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008ef0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008ef4:	e001      	b.n	8008efa <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008ef6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	3720      	adds	r7, #32
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}
 8008f02:	bf00      	nop
 8008f04:	20000000 	.word	0x20000000
 8008f08:	10624dd3 	.word	0x10624dd3
 8008f0c:	fdffe008 	.word	0xfdffe008

08008f10 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8008f10:	b480      	push	{r7}
 8008f12:	b085      	sub	sp, #20
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008f18:	4b1f      	ldr	r3, [pc, #124]	; (8008f98 <SDMMC_GetCmdResp2+0x88>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a1f      	ldr	r2, [pc, #124]	; (8008f9c <SDMMC_GetCmdResp2+0x8c>)
 8008f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f22:	0a5b      	lsrs	r3, r3, #9
 8008f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f28:	fb02 f303 	mul.w	r3, r2, r3
 8008f2c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	1e5a      	subs	r2, r3, #1
 8008f32:	60fa      	str	r2, [r7, #12]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d102      	bne.n	8008f3e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008f38:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008f3c:	e026      	b.n	8008f8c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f42:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008f44:	68bb      	ldr	r3, [r7, #8]
 8008f46:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d0ef      	beq.n	8008f2e <SDMMC_GetCmdResp2+0x1e>
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d1ea      	bne.n	8008f2e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f5c:	f003 0304 	and.w	r3, r3, #4
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d004      	beq.n	8008f6e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2204      	movs	r2, #4
 8008f68:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008f6a:	2304      	movs	r3, #4
 8008f6c:	e00e      	b.n	8008f8c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f72:	f003 0301 	and.w	r3, r3, #1
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d004      	beq.n	8008f84 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008f80:	2301      	movs	r3, #1
 8008f82:	e003      	b.n	8008f8c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	22c5      	movs	r2, #197	; 0xc5
 8008f88:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3714      	adds	r7, #20
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	20000000 	.word	0x20000000
 8008f9c:	10624dd3 	.word	0x10624dd3

08008fa0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b085      	sub	sp, #20
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008fa8:	4b1a      	ldr	r3, [pc, #104]	; (8009014 <SDMMC_GetCmdResp3+0x74>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a1a      	ldr	r2, [pc, #104]	; (8009018 <SDMMC_GetCmdResp3+0x78>)
 8008fae:	fba2 2303 	umull	r2, r3, r2, r3
 8008fb2:	0a5b      	lsrs	r3, r3, #9
 8008fb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fb8:	fb02 f303 	mul.w	r3, r2, r3
 8008fbc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	1e5a      	subs	r2, r3, #1
 8008fc2:	60fa      	str	r2, [r7, #12]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d102      	bne.n	8008fce <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008fc8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008fcc:	e01b      	b.n	8009006 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fd2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d0ef      	beq.n	8008fbe <SDMMC_GetCmdResp3+0x1e>
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1ea      	bne.n	8008fbe <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fec:	f003 0304 	and.w	r3, r3, #4
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d004      	beq.n	8008ffe <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2204      	movs	r2, #4
 8008ff8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008ffa:	2304      	movs	r3, #4
 8008ffc:	e003      	b.n	8009006 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	22c5      	movs	r2, #197	; 0xc5
 8009002:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009004:	2300      	movs	r3, #0
}
 8009006:	4618      	mov	r0, r3
 8009008:	3714      	adds	r7, #20
 800900a:	46bd      	mov	sp, r7
 800900c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	20000000 	.word	0x20000000
 8009018:	10624dd3 	.word	0x10624dd3

0800901c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b088      	sub	sp, #32
 8009020:	af00      	add	r7, sp, #0
 8009022:	60f8      	str	r0, [r7, #12]
 8009024:	460b      	mov	r3, r1
 8009026:	607a      	str	r2, [r7, #4]
 8009028:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800902a:	4b35      	ldr	r3, [pc, #212]	; (8009100 <SDMMC_GetCmdResp6+0xe4>)
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a35      	ldr	r2, [pc, #212]	; (8009104 <SDMMC_GetCmdResp6+0xe8>)
 8009030:	fba2 2303 	umull	r2, r3, r2, r3
 8009034:	0a5b      	lsrs	r3, r3, #9
 8009036:	f241 3288 	movw	r2, #5000	; 0x1388
 800903a:	fb02 f303 	mul.w	r3, r2, r3
 800903e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009040:	69fb      	ldr	r3, [r7, #28]
 8009042:	1e5a      	subs	r2, r3, #1
 8009044:	61fa      	str	r2, [r7, #28]
 8009046:	2b00      	cmp	r3, #0
 8009048:	d102      	bne.n	8009050 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800904a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800904e:	e052      	b.n	80090f6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009054:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800905c:	2b00      	cmp	r3, #0
 800905e:	d0ef      	beq.n	8009040 <SDMMC_GetCmdResp6+0x24>
 8009060:	69bb      	ldr	r3, [r7, #24]
 8009062:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1ea      	bne.n	8009040 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800906e:	f003 0304 	and.w	r3, r3, #4
 8009072:	2b00      	cmp	r3, #0
 8009074:	d004      	beq.n	8009080 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2204      	movs	r2, #4
 800907a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800907c:	2304      	movs	r3, #4
 800907e:	e03a      	b.n	80090f6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009084:	f003 0301 	and.w	r3, r3, #1
 8009088:	2b00      	cmp	r3, #0
 800908a:	d004      	beq.n	8009096 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2201      	movs	r2, #1
 8009090:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009092:	2301      	movs	r3, #1
 8009094:	e02f      	b.n	80090f6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f7ff fbca 	bl	8008830 <SDMMC_GetCommandResponse>
 800909c:	4603      	mov	r3, r0
 800909e:	461a      	mov	r2, r3
 80090a0:	7afb      	ldrb	r3, [r7, #11]
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d001      	beq.n	80090aa <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e025      	b.n	80090f6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	22c5      	movs	r2, #197	; 0xc5
 80090ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80090b0:	2100      	movs	r1, #0
 80090b2:	68f8      	ldr	r0, [r7, #12]
 80090b4:	f7ff fbc9 	bl	800884a <SDMMC_GetResponse>
 80090b8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d106      	bne.n	80090d2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	0c1b      	lsrs	r3, r3, #16
 80090c8:	b29a      	uxth	r2, r3
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80090ce:	2300      	movs	r3, #0
 80090d0:	e011      	b.n	80090f6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d002      	beq.n	80090e2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80090dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80090e0:	e009      	b.n	80090f6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d002      	beq.n	80090f2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80090ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80090f0:	e001      	b.n	80090f6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80090f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3720      	adds	r7, #32
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}
 80090fe:	bf00      	nop
 8009100:	20000000 	.word	0x20000000
 8009104:	10624dd3 	.word	0x10624dd3

08009108 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8009108:	b480      	push	{r7}
 800910a:	b085      	sub	sp, #20
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009110:	4b22      	ldr	r3, [pc, #136]	; (800919c <SDMMC_GetCmdResp7+0x94>)
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a22      	ldr	r2, [pc, #136]	; (80091a0 <SDMMC_GetCmdResp7+0x98>)
 8009116:	fba2 2303 	umull	r2, r3, r2, r3
 800911a:	0a5b      	lsrs	r3, r3, #9
 800911c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009120:	fb02 f303 	mul.w	r3, r2, r3
 8009124:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	1e5a      	subs	r2, r3, #1
 800912a:	60fa      	str	r2, [r7, #12]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d102      	bne.n	8009136 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009130:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009134:	e02c      	b.n	8009190 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800913a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009142:	2b00      	cmp	r3, #0
 8009144:	d0ef      	beq.n	8009126 <SDMMC_GetCmdResp7+0x1e>
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800914c:	2b00      	cmp	r3, #0
 800914e:	d1ea      	bne.n	8009126 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009154:	f003 0304 	and.w	r3, r3, #4
 8009158:	2b00      	cmp	r3, #0
 800915a:	d004      	beq.n	8009166 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2204      	movs	r2, #4
 8009160:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009162:	2304      	movs	r3, #4
 8009164:	e014      	b.n	8009190 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800916a:	f003 0301 	and.w	r3, r3, #1
 800916e:	2b00      	cmp	r3, #0
 8009170:	d004      	beq.n	800917c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2201      	movs	r2, #1
 8009176:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009178:	2301      	movs	r3, #1
 800917a:	e009      	b.n	8009190 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009180:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009184:	2b00      	cmp	r3, #0
 8009186:	d002      	beq.n	800918e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2240      	movs	r2, #64	; 0x40
 800918c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800918e:	2300      	movs	r3, #0
  
}
 8009190:	4618      	mov	r0, r3
 8009192:	3714      	adds	r7, #20
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr
 800919c:	20000000 	.word	0x20000000
 80091a0:	10624dd3 	.word	0x10624dd3

080091a4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b085      	sub	sp, #20
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80091ac:	4b11      	ldr	r3, [pc, #68]	; (80091f4 <SDMMC_GetCmdError+0x50>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a11      	ldr	r2, [pc, #68]	; (80091f8 <SDMMC_GetCmdError+0x54>)
 80091b2:	fba2 2303 	umull	r2, r3, r2, r3
 80091b6:	0a5b      	lsrs	r3, r3, #9
 80091b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80091bc:	fb02 f303 	mul.w	r3, r2, r3
 80091c0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	1e5a      	subs	r2, r3, #1
 80091c6:	60fa      	str	r2, [r7, #12]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d102      	bne.n	80091d2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80091cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80091d0:	e009      	b.n	80091e6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d0f1      	beq.n	80091c2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	22c5      	movs	r2, #197	; 0xc5
 80091e2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80091e4:	2300      	movs	r3, #0
}
 80091e6:	4618      	mov	r0, r3
 80091e8:	3714      	adds	r7, #20
 80091ea:	46bd      	mov	sp, r7
 80091ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f0:	4770      	bx	lr
 80091f2:	bf00      	nop
 80091f4:	20000000 	.word	0x20000000
 80091f8:	10624dd3 	.word	0x10624dd3

080091fc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009200:	4904      	ldr	r1, [pc, #16]	; (8009214 <MX_FATFS_Init+0x18>)
 8009202:	4805      	ldr	r0, [pc, #20]	; (8009218 <MX_FATFS_Init+0x1c>)
 8009204:	f003 f834 	bl	800c270 <FATFS_LinkDriver>
 8009208:	4603      	mov	r3, r0
 800920a:	461a      	mov	r2, r3
 800920c:	4b03      	ldr	r3, [pc, #12]	; (800921c <MX_FATFS_Init+0x20>)
 800920e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009210:	bf00      	nop
 8009212:	bd80      	pop	{r7, pc}
 8009214:	2000043c 	.word	0x2000043c
 8009218:	0800c8a8 	.word	0x0800c8a8
 800921c:	20000438 	.word	0x20000438

08009220 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009220:	b480      	push	{r7}
 8009222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009224:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009226:	4618      	mov	r0, r3
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009236:	2300      	movs	r3, #0
 8009238:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800923a:	f000 f896 	bl	800936a <BSP_SD_IsDetected>
 800923e:	4603      	mov	r3, r0
 8009240:	2b01      	cmp	r3, #1
 8009242:	d001      	beq.n	8009248 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8009244:	2302      	movs	r3, #2
 8009246:	e012      	b.n	800926e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8009248:	480b      	ldr	r0, [pc, #44]	; (8009278 <BSP_SD_Init+0x48>)
 800924a:	f7fb fef9 	bl	8005040 <HAL_SD_Init>
 800924e:	4603      	mov	r3, r0
 8009250:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009252:	79fb      	ldrb	r3, [r7, #7]
 8009254:	2b00      	cmp	r3, #0
 8009256:	d109      	bne.n	800926c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8009258:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800925c:	4806      	ldr	r0, [pc, #24]	; (8009278 <BSP_SD_Init+0x48>)
 800925e:	f7fc fcbf 	bl	8005be0 <HAL_SD_ConfigWideBusOperation>
 8009262:	4603      	mov	r3, r0
 8009264:	2b00      	cmp	r3, #0
 8009266:	d001      	beq.n	800926c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800926c:	79fb      	ldrb	r3, [r7, #7]
}
 800926e:	4618      	mov	r0, r3
 8009270:	3708      	adds	r7, #8
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	20000120 	.word	0x20000120

0800927c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b086      	sub	sp, #24
 8009280:	af00      	add	r7, sp, #0
 8009282:	60f8      	str	r0, [r7, #12]
 8009284:	60b9      	str	r1, [r7, #8]
 8009286:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009288:	2300      	movs	r3, #0
 800928a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	68ba      	ldr	r2, [r7, #8]
 8009290:	68f9      	ldr	r1, [r7, #12]
 8009292:	4806      	ldr	r0, [pc, #24]	; (80092ac <BSP_SD_ReadBlocks_DMA+0x30>)
 8009294:	f7fb ff8c 	bl	80051b0 <HAL_SD_ReadBlocks_DMA>
 8009298:	4603      	mov	r3, r0
 800929a:	2b00      	cmp	r3, #0
 800929c:	d001      	beq.n	80092a2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80092a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3718      	adds	r7, #24
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}
 80092ac:	20000120 	.word	0x20000120

080092b0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b086      	sub	sp, #24
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	60f8      	str	r0, [r7, #12]
 80092b8:	60b9      	str	r1, [r7, #8]
 80092ba:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80092bc:	2300      	movs	r3, #0
 80092be:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	68f9      	ldr	r1, [r7, #12]
 80092c6:	4806      	ldr	r0, [pc, #24]	; (80092e0 <BSP_SD_WriteBlocks_DMA+0x30>)
 80092c8:	f7fc f854 	bl	8005374 <HAL_SD_WriteBlocks_DMA>
 80092cc:	4603      	mov	r3, r0
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d001      	beq.n	80092d6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80092d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3718      	adds	r7, #24
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}
 80092e0:	20000120 	.word	0x20000120

080092e4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80092e8:	4805      	ldr	r0, [pc, #20]	; (8009300 <BSP_SD_GetCardState+0x1c>)
 80092ea:	f7fc fd13 	bl	8005d14 <HAL_SD_GetCardState>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b04      	cmp	r3, #4
 80092f2:	bf14      	ite	ne
 80092f4:	2301      	movne	r3, #1
 80092f6:	2300      	moveq	r3, #0
 80092f8:	b2db      	uxtb	r3, r3
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	bf00      	nop
 8009300:	20000120 	.word	0x20000120

08009304 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b082      	sub	sp, #8
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800930c:	6879      	ldr	r1, [r7, #4]
 800930e:	4803      	ldr	r0, [pc, #12]	; (800931c <BSP_SD_GetCardInfo+0x18>)
 8009310:	f7fc fc3a 	bl	8005b88 <HAL_SD_GetCardInfo>
}
 8009314:	bf00      	nop
 8009316:	3708      	adds	r7, #8
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	20000120 	.word	0x20000120

08009320 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b082      	sub	sp, #8
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8009328:	f000 f818 	bl	800935c <BSP_SD_AbortCallback>
}
 800932c:	bf00      	nop
 800932e:	3708      	adds	r7, #8
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800933c:	f000 f9a8 	bl	8009690 <BSP_SD_WriteCpltCallback>
}
 8009340:	bf00      	nop
 8009342:	3708      	adds	r7, #8
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}

08009348 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8009350:	f000 f9aa 	bl	80096a8 <BSP_SD_ReadCpltCallback>
}
 8009354:	bf00      	nop
 8009356:	3708      	adds	r7, #8
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800935c:	b480      	push	{r7}
 800935e:	af00      	add	r7, sp, #0

}
 8009360:	bf00      	nop
 8009362:	46bd      	mov	sp, r7
 8009364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009368:	4770      	bx	lr

0800936a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800936a:	b580      	push	{r7, lr}
 800936c:	b082      	sub	sp, #8
 800936e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009370:	2301      	movs	r3, #1
 8009372:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8009374:	f000 f80c 	bl	8009390 <BSP_PlatformIsDetected>
 8009378:	4603      	mov	r3, r0
 800937a:	2b00      	cmp	r3, #0
 800937c:	d101      	bne.n	8009382 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800937e:	2300      	movs	r3, #0
 8009380:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8009382:	79fb      	ldrb	r3, [r7, #7]
 8009384:	b2db      	uxtb	r3, r3
}
 8009386:	4618      	mov	r0, r3
 8009388:	3708      	adds	r7, #8
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}
	...

08009390 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8009396:	2301      	movs	r3, #1
 8009398:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800939a:	2140      	movs	r1, #64	; 0x40
 800939c:	4806      	ldr	r0, [pc, #24]	; (80093b8 <BSP_PlatformIsDetected+0x28>)
 800939e:	f7fa fd21 	bl	8003de4 <HAL_GPIO_ReadPin>
 80093a2:	4603      	mov	r3, r0
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d001      	beq.n	80093ac <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80093a8:	2300      	movs	r3, #0
 80093aa:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80093ac:	79fb      	ldrb	r3, [r7, #7]
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3708      	adds	r7, #8
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	40020800 	.word	0x40020800

080093bc <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 80093c4:	f7f9 f870 	bl	80024a8 <HAL_GetTick>
 80093c8:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 80093ca:	e006      	b.n	80093da <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80093cc:	f7ff ff8a 	bl	80092e4 <BSP_SD_GetCardState>
 80093d0:	4603      	mov	r3, r0
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d101      	bne.n	80093da <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80093d6:	2300      	movs	r3, #0
 80093d8:	e009      	b.n	80093ee <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80093da:	f7f9 f865 	bl	80024a8 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d8f0      	bhi.n	80093cc <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80093ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
	...

080093f8 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	4603      	mov	r3, r0
 8009400:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009402:	4b0b      	ldr	r3, [pc, #44]	; (8009430 <SD_CheckStatus+0x38>)
 8009404:	2201      	movs	r2, #1
 8009406:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009408:	f7ff ff6c 	bl	80092e4 <BSP_SD_GetCardState>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d107      	bne.n	8009422 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009412:	4b07      	ldr	r3, [pc, #28]	; (8009430 <SD_CheckStatus+0x38>)
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	b2db      	uxtb	r3, r3
 8009418:	f023 0301 	bic.w	r3, r3, #1
 800941c:	b2da      	uxtb	r2, r3
 800941e:	4b04      	ldr	r3, [pc, #16]	; (8009430 <SD_CheckStatus+0x38>)
 8009420:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009422:	4b03      	ldr	r3, [pc, #12]	; (8009430 <SD_CheckStatus+0x38>)
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	b2db      	uxtb	r3, r3
}
 8009428:	4618      	mov	r0, r3
 800942a:	3708      	adds	r7, #8
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	20000009 	.word	0x20000009

08009434 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b082      	sub	sp, #8
 8009438:	af00      	add	r7, sp, #0
 800943a:	4603      	mov	r3, r0
 800943c:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800943e:	f7ff fef7 	bl	8009230 <BSP_SD_Init>
 8009442:	4603      	mov	r3, r0
 8009444:	2b00      	cmp	r3, #0
 8009446:	d107      	bne.n	8009458 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8009448:	79fb      	ldrb	r3, [r7, #7]
 800944a:	4618      	mov	r0, r3
 800944c:	f7ff ffd4 	bl	80093f8 <SD_CheckStatus>
 8009450:	4603      	mov	r3, r0
 8009452:	461a      	mov	r2, r3
 8009454:	4b04      	ldr	r3, [pc, #16]	; (8009468 <SD_initialize+0x34>)
 8009456:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8009458:	4b03      	ldr	r3, [pc, #12]	; (8009468 <SD_initialize+0x34>)
 800945a:	781b      	ldrb	r3, [r3, #0]
 800945c:	b2db      	uxtb	r3, r3
}
 800945e:	4618      	mov	r0, r3
 8009460:	3708      	adds	r7, #8
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
 8009466:	bf00      	nop
 8009468:	20000009 	.word	0x20000009

0800946c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	af00      	add	r7, sp, #0
 8009472:	4603      	mov	r3, r0
 8009474:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8009476:	79fb      	ldrb	r3, [r7, #7]
 8009478:	4618      	mov	r0, r3
 800947a:	f7ff ffbd 	bl	80093f8 <SD_CheckStatus>
 800947e:	4603      	mov	r3, r0
}
 8009480:	4618      	mov	r0, r3
 8009482:	3708      	adds	r7, #8
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}

08009488 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b086      	sub	sp, #24
 800948c:	af00      	add	r7, sp, #0
 800948e:	60b9      	str	r1, [r7, #8]
 8009490:	607a      	str	r2, [r7, #4]
 8009492:	603b      	str	r3, [r7, #0]
 8009494:	4603      	mov	r3, r0
 8009496:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009498:	2301      	movs	r3, #1
 800949a:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800949c:	f247 5030 	movw	r0, #30000	; 0x7530
 80094a0:	f7ff ff8c 	bl	80093bc <SD_CheckStatusWithTimeout>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	da01      	bge.n	80094ae <SD_read+0x26>
  {
    return res;
 80094aa:	7dfb      	ldrb	r3, [r7, #23]
 80094ac:	e03b      	b.n	8009526 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80094ae:	683a      	ldr	r2, [r7, #0]
 80094b0:	6879      	ldr	r1, [r7, #4]
 80094b2:	68b8      	ldr	r0, [r7, #8]
 80094b4:	f7ff fee2 	bl	800927c <BSP_SD_ReadBlocks_DMA>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d132      	bne.n	8009524 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 80094be:	4b1c      	ldr	r3, [pc, #112]	; (8009530 <SD_read+0xa8>)
 80094c0:	2200      	movs	r2, #0
 80094c2:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 80094c4:	f7f8 fff0 	bl	80024a8 <HAL_GetTick>
 80094c8:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80094ca:	bf00      	nop
 80094cc:	4b18      	ldr	r3, [pc, #96]	; (8009530 <SD_read+0xa8>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d108      	bne.n	80094e6 <SD_read+0x5e>
 80094d4:	f7f8 ffe8 	bl	80024a8 <HAL_GetTick>
 80094d8:	4602      	mov	r2, r0
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	1ad3      	subs	r3, r2, r3
 80094de:	f247 522f 	movw	r2, #29999	; 0x752f
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d9f2      	bls.n	80094cc <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 80094e6:	4b12      	ldr	r3, [pc, #72]	; (8009530 <SD_read+0xa8>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d102      	bne.n	80094f4 <SD_read+0x6c>
      {
        res = RES_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	75fb      	strb	r3, [r7, #23]
 80094f2:	e017      	b.n	8009524 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80094f4:	4b0e      	ldr	r3, [pc, #56]	; (8009530 <SD_read+0xa8>)
 80094f6:	2200      	movs	r2, #0
 80094f8:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80094fa:	f7f8 ffd5 	bl	80024a8 <HAL_GetTick>
 80094fe:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009500:	e007      	b.n	8009512 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009502:	f7ff feef 	bl	80092e4 <BSP_SD_GetCardState>
 8009506:	4603      	mov	r3, r0
 8009508:	2b00      	cmp	r3, #0
 800950a:	d102      	bne.n	8009512 <SD_read+0x8a>
          {
            res = RES_OK;
 800950c:	2300      	movs	r3, #0
 800950e:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8009510:	e008      	b.n	8009524 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009512:	f7f8 ffc9 	bl	80024a8 <HAL_GetTick>
 8009516:	4602      	mov	r2, r0
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	1ad3      	subs	r3, r2, r3
 800951c:	f247 522f 	movw	r2, #29999	; 0x752f
 8009520:	4293      	cmp	r3, r2
 8009522:	d9ee      	bls.n	8009502 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8009524:	7dfb      	ldrb	r3, [r7, #23]
}
 8009526:	4618      	mov	r0, r3
 8009528:	3718      	adds	r7, #24
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}
 800952e:	bf00      	nop
 8009530:	20000034 	.word	0x20000034

08009534 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b086      	sub	sp, #24
 8009538:	af00      	add	r7, sp, #0
 800953a:	60b9      	str	r1, [r7, #8]
 800953c:	607a      	str	r2, [r7, #4]
 800953e:	603b      	str	r3, [r7, #0]
 8009540:	4603      	mov	r3, r0
 8009542:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009544:	2301      	movs	r3, #1
 8009546:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8009548:	4b24      	ldr	r3, [pc, #144]	; (80095dc <SD_write+0xa8>)
 800954a:	2200      	movs	r2, #0
 800954c:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800954e:	f247 5030 	movw	r0, #30000	; 0x7530
 8009552:	f7ff ff33 	bl	80093bc <SD_CheckStatusWithTimeout>
 8009556:	4603      	mov	r3, r0
 8009558:	2b00      	cmp	r3, #0
 800955a:	da01      	bge.n	8009560 <SD_write+0x2c>
  {
    return res;
 800955c:	7dfb      	ldrb	r3, [r7, #23]
 800955e:	e038      	b.n	80095d2 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8009560:	683a      	ldr	r2, [r7, #0]
 8009562:	6879      	ldr	r1, [r7, #4]
 8009564:	68b8      	ldr	r0, [r7, #8]
 8009566:	f7ff fea3 	bl	80092b0 <BSP_SD_WriteBlocks_DMA>
 800956a:	4603      	mov	r3, r0
 800956c:	2b00      	cmp	r3, #0
 800956e:	d12f      	bne.n	80095d0 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8009570:	f7f8 ff9a 	bl	80024a8 <HAL_GetTick>
 8009574:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8009576:	bf00      	nop
 8009578:	4b18      	ldr	r3, [pc, #96]	; (80095dc <SD_write+0xa8>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d108      	bne.n	8009592 <SD_write+0x5e>
 8009580:	f7f8 ff92 	bl	80024a8 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	f247 522f 	movw	r2, #29999	; 0x752f
 800958e:	4293      	cmp	r3, r2
 8009590:	d9f2      	bls.n	8009578 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8009592:	4b12      	ldr	r3, [pc, #72]	; (80095dc <SD_write+0xa8>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d102      	bne.n	80095a0 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	75fb      	strb	r3, [r7, #23]
 800959e:	e017      	b.n	80095d0 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80095a0:	4b0e      	ldr	r3, [pc, #56]	; (80095dc <SD_write+0xa8>)
 80095a2:	2200      	movs	r2, #0
 80095a4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80095a6:	f7f8 ff7f 	bl	80024a8 <HAL_GetTick>
 80095aa:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80095ac:	e007      	b.n	80095be <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80095ae:	f7ff fe99 	bl	80092e4 <BSP_SD_GetCardState>
 80095b2:	4603      	mov	r3, r0
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d102      	bne.n	80095be <SD_write+0x8a>
          {
            res = RES_OK;
 80095b8:	2300      	movs	r3, #0
 80095ba:	75fb      	strb	r3, [r7, #23]
            break;
 80095bc:	e008      	b.n	80095d0 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80095be:	f7f8 ff73 	bl	80024a8 <HAL_GetTick>
 80095c2:	4602      	mov	r2, r0
 80095c4:	693b      	ldr	r3, [r7, #16]
 80095c6:	1ad3      	subs	r3, r2, r3
 80095c8:	f247 522f 	movw	r2, #29999	; 0x752f
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d9ee      	bls.n	80095ae <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80095d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3718      	adds	r7, #24
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	20000030 	.word	0x20000030

080095e0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b08c      	sub	sp, #48	; 0x30
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	4603      	mov	r3, r0
 80095e8:	603a      	str	r2, [r7, #0]
 80095ea:	71fb      	strb	r3, [r7, #7]
 80095ec:	460b      	mov	r3, r1
 80095ee:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80095f6:	4b25      	ldr	r3, [pc, #148]	; (800968c <SD_ioctl+0xac>)
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	b2db      	uxtb	r3, r3
 80095fc:	f003 0301 	and.w	r3, r3, #1
 8009600:	2b00      	cmp	r3, #0
 8009602:	d001      	beq.n	8009608 <SD_ioctl+0x28>
 8009604:	2303      	movs	r3, #3
 8009606:	e03c      	b.n	8009682 <SD_ioctl+0xa2>

  switch (cmd)
 8009608:	79bb      	ldrb	r3, [r7, #6]
 800960a:	2b03      	cmp	r3, #3
 800960c:	d834      	bhi.n	8009678 <SD_ioctl+0x98>
 800960e:	a201      	add	r2, pc, #4	; (adr r2, 8009614 <SD_ioctl+0x34>)
 8009610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009614:	08009625 	.word	0x08009625
 8009618:	0800962d 	.word	0x0800962d
 800961c:	08009645 	.word	0x08009645
 8009620:	0800965f 	.word	0x0800965f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009624:	2300      	movs	r3, #0
 8009626:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800962a:	e028      	b.n	800967e <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800962c:	f107 030c 	add.w	r3, r7, #12
 8009630:	4618      	mov	r0, r3
 8009632:	f7ff fe67 	bl	8009304 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009636:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800963c:	2300      	movs	r3, #0
 800963e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009642:	e01c      	b.n	800967e <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009644:	f107 030c 	add.w	r3, r7, #12
 8009648:	4618      	mov	r0, r3
 800964a:	f7ff fe5b 	bl	8009304 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800964e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009650:	b29a      	uxth	r2, r3
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8009656:	2300      	movs	r3, #0
 8009658:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800965c:	e00f      	b.n	800967e <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800965e:	f107 030c 	add.w	r3, r7, #12
 8009662:	4618      	mov	r0, r3
 8009664:	f7ff fe4e 	bl	8009304 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800966a:	0a5a      	lsrs	r2, r3, #9
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009670:	2300      	movs	r3, #0
 8009672:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009676:	e002      	b.n	800967e <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8009678:	2304      	movs	r3, #4
 800967a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800967e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009682:	4618      	mov	r0, r3
 8009684:	3730      	adds	r7, #48	; 0x30
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	20000009 	.word	0x20000009

08009690 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8009690:	b480      	push	{r7}
 8009692:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8009694:	4b03      	ldr	r3, [pc, #12]	; (80096a4 <BSP_SD_WriteCpltCallback+0x14>)
 8009696:	2201      	movs	r2, #1
 8009698:	601a      	str	r2, [r3, #0]
}
 800969a:	bf00      	nop
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr
 80096a4:	20000030 	.word	0x20000030

080096a8 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80096a8:	b480      	push	{r7}
 80096aa:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80096ac:	4b03      	ldr	r3, [pc, #12]	; (80096bc <BSP_SD_ReadCpltCallback+0x14>)
 80096ae:	2201      	movs	r2, #1
 80096b0:	601a      	str	r2, [r3, #0]
}
 80096b2:	bf00      	nop
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	20000034 	.word	0x20000034

080096c0 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	4603      	mov	r3, r0
 80096c8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80096ca:	79fb      	ldrb	r3, [r7, #7]
 80096cc:	4a08      	ldr	r2, [pc, #32]	; (80096f0 <disk_status+0x30>)
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	4413      	add	r3, r2
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	685b      	ldr	r3, [r3, #4]
 80096d6:	79fa      	ldrb	r2, [r7, #7]
 80096d8:	4905      	ldr	r1, [pc, #20]	; (80096f0 <disk_status+0x30>)
 80096da:	440a      	add	r2, r1
 80096dc:	7a12      	ldrb	r2, [r2, #8]
 80096de:	4610      	mov	r0, r2
 80096e0:	4798      	blx	r3
 80096e2:	4603      	mov	r3, r0
 80096e4:	73fb      	strb	r3, [r7, #15]
  return stat;
 80096e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}
 80096f0:	20000060 	.word	0x20000060

080096f4 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	4603      	mov	r3, r0
 80096fc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80096fe:	2300      	movs	r3, #0
 8009700:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009702:	79fb      	ldrb	r3, [r7, #7]
 8009704:	4a0d      	ldr	r2, [pc, #52]	; (800973c <disk_initialize+0x48>)
 8009706:	5cd3      	ldrb	r3, [r2, r3]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d111      	bne.n	8009730 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800970c:	79fb      	ldrb	r3, [r7, #7]
 800970e:	4a0b      	ldr	r2, [pc, #44]	; (800973c <disk_initialize+0x48>)
 8009710:	2101      	movs	r1, #1
 8009712:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009714:	79fb      	ldrb	r3, [r7, #7]
 8009716:	4a09      	ldr	r2, [pc, #36]	; (800973c <disk_initialize+0x48>)
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	4413      	add	r3, r2
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	79fa      	ldrb	r2, [r7, #7]
 8009722:	4906      	ldr	r1, [pc, #24]	; (800973c <disk_initialize+0x48>)
 8009724:	440a      	add	r2, r1
 8009726:	7a12      	ldrb	r2, [r2, #8]
 8009728:	4610      	mov	r0, r2
 800972a:	4798      	blx	r3
 800972c:	4603      	mov	r3, r0
 800972e:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009730:	7bfb      	ldrb	r3, [r7, #15]
}
 8009732:	4618      	mov	r0, r3
 8009734:	3710      	adds	r7, #16
 8009736:	46bd      	mov	sp, r7
 8009738:	bd80      	pop	{r7, pc}
 800973a:	bf00      	nop
 800973c:	20000060 	.word	0x20000060

08009740 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009740:	b590      	push	{r4, r7, lr}
 8009742:	b087      	sub	sp, #28
 8009744:	af00      	add	r7, sp, #0
 8009746:	60b9      	str	r1, [r7, #8]
 8009748:	607a      	str	r2, [r7, #4]
 800974a:	603b      	str	r3, [r7, #0]
 800974c:	4603      	mov	r3, r0
 800974e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	4a0a      	ldr	r2, [pc, #40]	; (800977c <disk_read+0x3c>)
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	4413      	add	r3, r2
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	689c      	ldr	r4, [r3, #8]
 800975c:	7bfb      	ldrb	r3, [r7, #15]
 800975e:	4a07      	ldr	r2, [pc, #28]	; (800977c <disk_read+0x3c>)
 8009760:	4413      	add	r3, r2
 8009762:	7a18      	ldrb	r0, [r3, #8]
 8009764:	683b      	ldr	r3, [r7, #0]
 8009766:	687a      	ldr	r2, [r7, #4]
 8009768:	68b9      	ldr	r1, [r7, #8]
 800976a:	47a0      	blx	r4
 800976c:	4603      	mov	r3, r0
 800976e:	75fb      	strb	r3, [r7, #23]
  return res;
 8009770:	7dfb      	ldrb	r3, [r7, #23]
}
 8009772:	4618      	mov	r0, r3
 8009774:	371c      	adds	r7, #28
 8009776:	46bd      	mov	sp, r7
 8009778:	bd90      	pop	{r4, r7, pc}
 800977a:	bf00      	nop
 800977c:	20000060 	.word	0x20000060

08009780 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009780:	b590      	push	{r4, r7, lr}
 8009782:	b087      	sub	sp, #28
 8009784:	af00      	add	r7, sp, #0
 8009786:	60b9      	str	r1, [r7, #8]
 8009788:	607a      	str	r2, [r7, #4]
 800978a:	603b      	str	r3, [r7, #0]
 800978c:	4603      	mov	r3, r0
 800978e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009790:	7bfb      	ldrb	r3, [r7, #15]
 8009792:	4a0a      	ldr	r2, [pc, #40]	; (80097bc <disk_write+0x3c>)
 8009794:	009b      	lsls	r3, r3, #2
 8009796:	4413      	add	r3, r2
 8009798:	685b      	ldr	r3, [r3, #4]
 800979a:	68dc      	ldr	r4, [r3, #12]
 800979c:	7bfb      	ldrb	r3, [r7, #15]
 800979e:	4a07      	ldr	r2, [pc, #28]	; (80097bc <disk_write+0x3c>)
 80097a0:	4413      	add	r3, r2
 80097a2:	7a18      	ldrb	r0, [r3, #8]
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	68b9      	ldr	r1, [r7, #8]
 80097aa:	47a0      	blx	r4
 80097ac:	4603      	mov	r3, r0
 80097ae:	75fb      	strb	r3, [r7, #23]
  return res;
 80097b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	371c      	adds	r7, #28
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd90      	pop	{r4, r7, pc}
 80097ba:	bf00      	nop
 80097bc:	20000060 	.word	0x20000060

080097c0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	4603      	mov	r3, r0
 80097c8:	603a      	str	r2, [r7, #0]
 80097ca:	71fb      	strb	r3, [r7, #7]
 80097cc:	460b      	mov	r3, r1
 80097ce:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80097d0:	79fb      	ldrb	r3, [r7, #7]
 80097d2:	4a09      	ldr	r2, [pc, #36]	; (80097f8 <disk_ioctl+0x38>)
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	79fa      	ldrb	r2, [r7, #7]
 80097de:	4906      	ldr	r1, [pc, #24]	; (80097f8 <disk_ioctl+0x38>)
 80097e0:	440a      	add	r2, r1
 80097e2:	7a10      	ldrb	r0, [r2, #8]
 80097e4:	79b9      	ldrb	r1, [r7, #6]
 80097e6:	683a      	ldr	r2, [r7, #0]
 80097e8:	4798      	blx	r3
 80097ea:	4603      	mov	r3, r0
 80097ec:	73fb      	strb	r3, [r7, #15]
  return res;
 80097ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	3710      	adds	r7, #16
 80097f4:	46bd      	mov	sp, r7
 80097f6:	bd80      	pop	{r7, pc}
 80097f8:	20000060 	.word	0x20000060

080097fc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80097fc:	b480      	push	{r7}
 80097fe:	b085      	sub	sp, #20
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	3301      	adds	r3, #1
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800980c:	89fb      	ldrh	r3, [r7, #14]
 800980e:	021b      	lsls	r3, r3, #8
 8009810:	b21a      	sxth	r2, r3
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	781b      	ldrb	r3, [r3, #0]
 8009816:	b21b      	sxth	r3, r3
 8009818:	4313      	orrs	r3, r2
 800981a:	b21b      	sxth	r3, r3
 800981c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800981e:	89fb      	ldrh	r3, [r7, #14]
}
 8009820:	4618      	mov	r0, r3
 8009822:	3714      	adds	r7, #20
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	3303      	adds	r3, #3
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	021b      	lsls	r3, r3, #8
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	3202      	adds	r2, #2
 8009844:	7812      	ldrb	r2, [r2, #0]
 8009846:	4313      	orrs	r3, r2
 8009848:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	021b      	lsls	r3, r3, #8
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	3201      	adds	r2, #1
 8009852:	7812      	ldrb	r2, [r2, #0]
 8009854:	4313      	orrs	r3, r2
 8009856:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	021b      	lsls	r3, r3, #8
 800985c:	687a      	ldr	r2, [r7, #4]
 800985e:	7812      	ldrb	r2, [r2, #0]
 8009860:	4313      	orrs	r3, r2
 8009862:	60fb      	str	r3, [r7, #12]
	return rv;
 8009864:	68fb      	ldr	r3, [r7, #12]
}
 8009866:	4618      	mov	r0, r3
 8009868:	3714      	adds	r7, #20
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr

08009872 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009872:	b480      	push	{r7}
 8009874:	b083      	sub	sp, #12
 8009876:	af00      	add	r7, sp, #0
 8009878:	6078      	str	r0, [r7, #4]
 800987a:	460b      	mov	r3, r1
 800987c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	1c5a      	adds	r2, r3, #1
 8009882:	607a      	str	r2, [r7, #4]
 8009884:	887a      	ldrh	r2, [r7, #2]
 8009886:	b2d2      	uxtb	r2, r2
 8009888:	701a      	strb	r2, [r3, #0]
 800988a:	887b      	ldrh	r3, [r7, #2]
 800988c:	0a1b      	lsrs	r3, r3, #8
 800988e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	1c5a      	adds	r2, r3, #1
 8009894:	607a      	str	r2, [r7, #4]
 8009896:	887a      	ldrh	r2, [r7, #2]
 8009898:	b2d2      	uxtb	r2, r2
 800989a:	701a      	strb	r2, [r3, #0]
}
 800989c:	bf00      	nop
 800989e:	370c      	adds	r7, #12
 80098a0:	46bd      	mov	sp, r7
 80098a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a6:	4770      	bx	lr

080098a8 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80098a8:	b480      	push	{r7}
 80098aa:	b083      	sub	sp, #12
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	1c5a      	adds	r2, r3, #1
 80098b6:	607a      	str	r2, [r7, #4]
 80098b8:	683a      	ldr	r2, [r7, #0]
 80098ba:	b2d2      	uxtb	r2, r2
 80098bc:	701a      	strb	r2, [r3, #0]
 80098be:	683b      	ldr	r3, [r7, #0]
 80098c0:	0a1b      	lsrs	r3, r3, #8
 80098c2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	1c5a      	adds	r2, r3, #1
 80098c8:	607a      	str	r2, [r7, #4]
 80098ca:	683a      	ldr	r2, [r7, #0]
 80098cc:	b2d2      	uxtb	r2, r2
 80098ce:	701a      	strb	r2, [r3, #0]
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	0a1b      	lsrs	r3, r3, #8
 80098d4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	1c5a      	adds	r2, r3, #1
 80098da:	607a      	str	r2, [r7, #4]
 80098dc:	683a      	ldr	r2, [r7, #0]
 80098de:	b2d2      	uxtb	r2, r2
 80098e0:	701a      	strb	r2, [r3, #0]
 80098e2:	683b      	ldr	r3, [r7, #0]
 80098e4:	0a1b      	lsrs	r3, r3, #8
 80098e6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	1c5a      	adds	r2, r3, #1
 80098ec:	607a      	str	r2, [r7, #4]
 80098ee:	683a      	ldr	r2, [r7, #0]
 80098f0:	b2d2      	uxtb	r2, r2
 80098f2:	701a      	strb	r2, [r3, #0]
}
 80098f4:	bf00      	nop
 80098f6:	370c      	adds	r7, #12
 80098f8:	46bd      	mov	sp, r7
 80098fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fe:	4770      	bx	lr

08009900 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009900:	b480      	push	{r7}
 8009902:	b087      	sub	sp, #28
 8009904:	af00      	add	r7, sp, #0
 8009906:	60f8      	str	r0, [r7, #12]
 8009908:	60b9      	str	r1, [r7, #8]
 800990a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d00d      	beq.n	8009936 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	1c53      	adds	r3, r2, #1
 800991e:	613b      	str	r3, [r7, #16]
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	1c59      	adds	r1, r3, #1
 8009924:	6179      	str	r1, [r7, #20]
 8009926:	7812      	ldrb	r2, [r2, #0]
 8009928:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	3b01      	subs	r3, #1
 800992e:	607b      	str	r3, [r7, #4]
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d1f1      	bne.n	800991a <mem_cpy+0x1a>
	}
}
 8009936:	bf00      	nop
 8009938:	371c      	adds	r7, #28
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr

08009942 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009942:	b480      	push	{r7}
 8009944:	b087      	sub	sp, #28
 8009946:	af00      	add	r7, sp, #0
 8009948:	60f8      	str	r0, [r7, #12]
 800994a:	60b9      	str	r1, [r7, #8]
 800994c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	1c5a      	adds	r2, r3, #1
 8009956:	617a      	str	r2, [r7, #20]
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	b2d2      	uxtb	r2, r2
 800995c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	3b01      	subs	r3, #1
 8009962:	607b      	str	r3, [r7, #4]
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1f3      	bne.n	8009952 <mem_set+0x10>
}
 800996a:	bf00      	nop
 800996c:	bf00      	nop
 800996e:	371c      	adds	r7, #28
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009978:	b480      	push	{r7}
 800997a:	b089      	sub	sp, #36	; 0x24
 800997c:	af00      	add	r7, sp, #0
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	61fb      	str	r3, [r7, #28]
 8009988:	68bb      	ldr	r3, [r7, #8]
 800998a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800998c:	2300      	movs	r3, #0
 800998e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009990:	69fb      	ldr	r3, [r7, #28]
 8009992:	1c5a      	adds	r2, r3, #1
 8009994:	61fa      	str	r2, [r7, #28]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	4619      	mov	r1, r3
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	1c5a      	adds	r2, r3, #1
 800999e:	61ba      	str	r2, [r7, #24]
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	1acb      	subs	r3, r1, r3
 80099a4:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	3b01      	subs	r3, #1
 80099aa:	607b      	str	r3, [r7, #4]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d002      	beq.n	80099b8 <mem_cmp+0x40>
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d0eb      	beq.n	8009990 <mem_cmp+0x18>

	return r;
 80099b8:	697b      	ldr	r3, [r7, #20]
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3724      	adds	r7, #36	; 0x24
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr

080099c6 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80099c6:	b480      	push	{r7}
 80099c8:	b083      	sub	sp, #12
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
 80099ce:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80099d0:	e002      	b.n	80099d8 <chk_chr+0x12>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	3301      	adds	r3, #1
 80099d6:	607b      	str	r3, [r7, #4]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d005      	beq.n	80099ec <chk_chr+0x26>
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	461a      	mov	r2, r3
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d1f2      	bne.n	80099d2 <chk_chr+0xc>
	return *str;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	781b      	ldrb	r3, [r3, #0]
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b085      	sub	sp, #20
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009a06:	2300      	movs	r3, #0
 8009a08:	60bb      	str	r3, [r7, #8]
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	60fb      	str	r3, [r7, #12]
 8009a0e:	e029      	b.n	8009a64 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009a10:	4a27      	ldr	r2, [pc, #156]	; (8009ab0 <chk_lock+0xb4>)
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	011b      	lsls	r3, r3, #4
 8009a16:	4413      	add	r3, r2
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d01d      	beq.n	8009a5a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009a1e:	4a24      	ldr	r2, [pc, #144]	; (8009ab0 <chk_lock+0xb4>)
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	011b      	lsls	r3, r3, #4
 8009a24:	4413      	add	r3, r2
 8009a26:	681a      	ldr	r2, [r3, #0]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	429a      	cmp	r2, r3
 8009a2e:	d116      	bne.n	8009a5e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009a30:	4a1f      	ldr	r2, [pc, #124]	; (8009ab0 <chk_lock+0xb4>)
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	011b      	lsls	r3, r3, #4
 8009a36:	4413      	add	r3, r2
 8009a38:	3304      	adds	r3, #4
 8009a3a:	681a      	ldr	r2, [r3, #0]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d10c      	bne.n	8009a5e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009a44:	4a1a      	ldr	r2, [pc, #104]	; (8009ab0 <chk_lock+0xb4>)
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	011b      	lsls	r3, r3, #4
 8009a4a:	4413      	add	r3, r2
 8009a4c:	3308      	adds	r3, #8
 8009a4e:	681a      	ldr	r2, [r3, #0]
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009a54:	429a      	cmp	r2, r3
 8009a56:	d102      	bne.n	8009a5e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009a58:	e007      	b.n	8009a6a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	3301      	adds	r3, #1
 8009a62:	60fb      	str	r3, [r7, #12]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d9d2      	bls.n	8009a10 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d109      	bne.n	8009a84 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d102      	bne.n	8009a7c <chk_lock+0x80>
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d101      	bne.n	8009a80 <chk_lock+0x84>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	e010      	b.n	8009aa2 <chk_lock+0xa6>
 8009a80:	2312      	movs	r3, #18
 8009a82:	e00e      	b.n	8009aa2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d108      	bne.n	8009a9c <chk_lock+0xa0>
 8009a8a:	4a09      	ldr	r2, [pc, #36]	; (8009ab0 <chk_lock+0xb4>)
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	011b      	lsls	r3, r3, #4
 8009a90:	4413      	add	r3, r2
 8009a92:	330c      	adds	r3, #12
 8009a94:	881b      	ldrh	r3, [r3, #0]
 8009a96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a9a:	d101      	bne.n	8009aa0 <chk_lock+0xa4>
 8009a9c:	2310      	movs	r3, #16
 8009a9e:	e000      	b.n	8009aa2 <chk_lock+0xa6>
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3714      	adds	r7, #20
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	20000040 	.word	0x20000040

08009ab4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009aba:	2300      	movs	r3, #0
 8009abc:	607b      	str	r3, [r7, #4]
 8009abe:	e002      	b.n	8009ac6 <enq_lock+0x12>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	3301      	adds	r3, #1
 8009ac4:	607b      	str	r3, [r7, #4]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2b01      	cmp	r3, #1
 8009aca:	d806      	bhi.n	8009ada <enq_lock+0x26>
 8009acc:	4a09      	ldr	r2, [pc, #36]	; (8009af4 <enq_lock+0x40>)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	011b      	lsls	r3, r3, #4
 8009ad2:	4413      	add	r3, r2
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d1f2      	bne.n	8009ac0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	bf14      	ite	ne
 8009ae0:	2301      	movne	r3, #1
 8009ae2:	2300      	moveq	r3, #0
 8009ae4:	b2db      	uxtb	r3, r3
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	370c      	adds	r7, #12
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr
 8009af2:	bf00      	nop
 8009af4:	20000040 	.word	0x20000040

08009af8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b085      	sub	sp, #20
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
 8009b00:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009b02:	2300      	movs	r3, #0
 8009b04:	60fb      	str	r3, [r7, #12]
 8009b06:	e01f      	b.n	8009b48 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009b08:	4a41      	ldr	r2, [pc, #260]	; (8009c10 <inc_lock+0x118>)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	011b      	lsls	r3, r3, #4
 8009b0e:	4413      	add	r3, r2
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d113      	bne.n	8009b42 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009b1a:	4a3d      	ldr	r2, [pc, #244]	; (8009c10 <inc_lock+0x118>)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	011b      	lsls	r3, r3, #4
 8009b20:	4413      	add	r3, r2
 8009b22:	3304      	adds	r3, #4
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d109      	bne.n	8009b42 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009b2e:	4a38      	ldr	r2, [pc, #224]	; (8009c10 <inc_lock+0x118>)
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	011b      	lsls	r3, r3, #4
 8009b34:	4413      	add	r3, r2
 8009b36:	3308      	adds	r3, #8
 8009b38:	681a      	ldr	r2, [r3, #0]
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	d006      	beq.n	8009b50 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	3301      	adds	r3, #1
 8009b46:	60fb      	str	r3, [r7, #12]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d9dc      	bls.n	8009b08 <inc_lock+0x10>
 8009b4e:	e000      	b.n	8009b52 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009b50:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2b02      	cmp	r3, #2
 8009b56:	d132      	bne.n	8009bbe <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	60fb      	str	r3, [r7, #12]
 8009b5c:	e002      	b.n	8009b64 <inc_lock+0x6c>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	3301      	adds	r3, #1
 8009b62:	60fb      	str	r3, [r7, #12]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d806      	bhi.n	8009b78 <inc_lock+0x80>
 8009b6a:	4a29      	ldr	r2, [pc, #164]	; (8009c10 <inc_lock+0x118>)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	011b      	lsls	r3, r3, #4
 8009b70:	4413      	add	r3, r2
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d1f2      	bne.n	8009b5e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d101      	bne.n	8009b82 <inc_lock+0x8a>
 8009b7e:	2300      	movs	r3, #0
 8009b80:	e040      	b.n	8009c04 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	4922      	ldr	r1, [pc, #136]	; (8009c10 <inc_lock+0x118>)
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	011b      	lsls	r3, r3, #4
 8009b8c:	440b      	add	r3, r1
 8009b8e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	689a      	ldr	r2, [r3, #8]
 8009b94:	491e      	ldr	r1, [pc, #120]	; (8009c10 <inc_lock+0x118>)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	011b      	lsls	r3, r3, #4
 8009b9a:	440b      	add	r3, r1
 8009b9c:	3304      	adds	r3, #4
 8009b9e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	695a      	ldr	r2, [r3, #20]
 8009ba4:	491a      	ldr	r1, [pc, #104]	; (8009c10 <inc_lock+0x118>)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	011b      	lsls	r3, r3, #4
 8009baa:	440b      	add	r3, r1
 8009bac:	3308      	adds	r3, #8
 8009bae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009bb0:	4a17      	ldr	r2, [pc, #92]	; (8009c10 <inc_lock+0x118>)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	011b      	lsls	r3, r3, #4
 8009bb6:	4413      	add	r3, r2
 8009bb8:	330c      	adds	r3, #12
 8009bba:	2200      	movs	r2, #0
 8009bbc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d009      	beq.n	8009bd8 <inc_lock+0xe0>
 8009bc4:	4a12      	ldr	r2, [pc, #72]	; (8009c10 <inc_lock+0x118>)
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	011b      	lsls	r3, r3, #4
 8009bca:	4413      	add	r3, r2
 8009bcc:	330c      	adds	r3, #12
 8009bce:	881b      	ldrh	r3, [r3, #0]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d001      	beq.n	8009bd8 <inc_lock+0xe0>
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	e015      	b.n	8009c04 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d108      	bne.n	8009bf0 <inc_lock+0xf8>
 8009bde:	4a0c      	ldr	r2, [pc, #48]	; (8009c10 <inc_lock+0x118>)
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	011b      	lsls	r3, r3, #4
 8009be4:	4413      	add	r3, r2
 8009be6:	330c      	adds	r3, #12
 8009be8:	881b      	ldrh	r3, [r3, #0]
 8009bea:	3301      	adds	r3, #1
 8009bec:	b29a      	uxth	r2, r3
 8009bee:	e001      	b.n	8009bf4 <inc_lock+0xfc>
 8009bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009bf4:	4906      	ldr	r1, [pc, #24]	; (8009c10 <inc_lock+0x118>)
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	011b      	lsls	r3, r3, #4
 8009bfa:	440b      	add	r3, r1
 8009bfc:	330c      	adds	r3, #12
 8009bfe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	3301      	adds	r3, #1
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3714      	adds	r7, #20
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0e:	4770      	bx	lr
 8009c10:	20000040 	.word	0x20000040

08009c14 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	3b01      	subs	r3, #1
 8009c20:	607b      	str	r3, [r7, #4]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b01      	cmp	r3, #1
 8009c26:	d825      	bhi.n	8009c74 <dec_lock+0x60>
		n = Files[i].ctr;
 8009c28:	4a17      	ldr	r2, [pc, #92]	; (8009c88 <dec_lock+0x74>)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	011b      	lsls	r3, r3, #4
 8009c2e:	4413      	add	r3, r2
 8009c30:	330c      	adds	r3, #12
 8009c32:	881b      	ldrh	r3, [r3, #0]
 8009c34:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009c36:	89fb      	ldrh	r3, [r7, #14]
 8009c38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c3c:	d101      	bne.n	8009c42 <dec_lock+0x2e>
 8009c3e:	2300      	movs	r3, #0
 8009c40:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009c42:	89fb      	ldrh	r3, [r7, #14]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d002      	beq.n	8009c4e <dec_lock+0x3a>
 8009c48:	89fb      	ldrh	r3, [r7, #14]
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009c4e:	4a0e      	ldr	r2, [pc, #56]	; (8009c88 <dec_lock+0x74>)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	011b      	lsls	r3, r3, #4
 8009c54:	4413      	add	r3, r2
 8009c56:	330c      	adds	r3, #12
 8009c58:	89fa      	ldrh	r2, [r7, #14]
 8009c5a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009c5c:	89fb      	ldrh	r3, [r7, #14]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d105      	bne.n	8009c6e <dec_lock+0x5a>
 8009c62:	4a09      	ldr	r2, [pc, #36]	; (8009c88 <dec_lock+0x74>)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	011b      	lsls	r3, r3, #4
 8009c68:	4413      	add	r3, r2
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	737b      	strb	r3, [r7, #13]
 8009c72:	e001      	b.n	8009c78 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009c74:	2302      	movs	r3, #2
 8009c76:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009c78:	7b7b      	ldrb	r3, [r7, #13]
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3714      	adds	r7, #20
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c84:	4770      	bx	lr
 8009c86:	bf00      	nop
 8009c88:	20000040 	.word	0x20000040

08009c8c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b085      	sub	sp, #20
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009c94:	2300      	movs	r3, #0
 8009c96:	60fb      	str	r3, [r7, #12]
 8009c98:	e010      	b.n	8009cbc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009c9a:	4a0d      	ldr	r2, [pc, #52]	; (8009cd0 <clear_lock+0x44>)
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	011b      	lsls	r3, r3, #4
 8009ca0:	4413      	add	r3, r2
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	687a      	ldr	r2, [r7, #4]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d105      	bne.n	8009cb6 <clear_lock+0x2a>
 8009caa:	4a09      	ldr	r2, [pc, #36]	; (8009cd0 <clear_lock+0x44>)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	011b      	lsls	r3, r3, #4
 8009cb0:	4413      	add	r3, r2
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	3301      	adds	r3, #1
 8009cba:	60fb      	str	r3, [r7, #12]
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d9eb      	bls.n	8009c9a <clear_lock+0xe>
	}
}
 8009cc2:	bf00      	nop
 8009cc4:	bf00      	nop
 8009cc6:	3714      	adds	r7, #20
 8009cc8:	46bd      	mov	sp, r7
 8009cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cce:	4770      	bx	lr
 8009cd0:	20000040 	.word	0x20000040

08009cd4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b086      	sub	sp, #24
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009cdc:	2300      	movs	r3, #0
 8009cde:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	78db      	ldrb	r3, [r3, #3]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d034      	beq.n	8009d52 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	7858      	ldrb	r0, [r3, #1]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	697a      	ldr	r2, [r7, #20]
 8009cfc:	f7ff fd40 	bl	8009780 <disk_write>
 8009d00:	4603      	mov	r3, r0
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d002      	beq.n	8009d0c <sync_window+0x38>
			res = FR_DISK_ERR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	73fb      	strb	r3, [r7, #15]
 8009d0a:	e022      	b.n	8009d52 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6a1b      	ldr	r3, [r3, #32]
 8009d16:	697a      	ldr	r2, [r7, #20]
 8009d18:	1ad2      	subs	r2, r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	699b      	ldr	r3, [r3, #24]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d217      	bcs.n	8009d52 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	789b      	ldrb	r3, [r3, #2]
 8009d26:	613b      	str	r3, [r7, #16]
 8009d28:	e010      	b.n	8009d4c <sync_window+0x78>
					wsect += fs->fsize;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	699b      	ldr	r3, [r3, #24]
 8009d2e:	697a      	ldr	r2, [r7, #20]
 8009d30:	4413      	add	r3, r2
 8009d32:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	7858      	ldrb	r0, [r3, #1]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d3e:	2301      	movs	r3, #1
 8009d40:	697a      	ldr	r2, [r7, #20]
 8009d42:	f7ff fd1d 	bl	8009780 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009d46:	693b      	ldr	r3, [r7, #16]
 8009d48:	3b01      	subs	r3, #1
 8009d4a:	613b      	str	r3, [r7, #16]
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d8eb      	bhi.n	8009d2a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d54:	4618      	mov	r0, r3
 8009d56:	3718      	adds	r7, #24
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	bd80      	pop	{r7, pc}

08009d5c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b084      	sub	sp, #16
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
 8009d64:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009d66:	2300      	movs	r3, #0
 8009d68:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d6e:	683a      	ldr	r2, [r7, #0]
 8009d70:	429a      	cmp	r2, r3
 8009d72:	d01b      	beq.n	8009dac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f7ff ffad 	bl	8009cd4 <sync_window>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009d7e:	7bfb      	ldrb	r3, [r7, #15]
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d113      	bne.n	8009dac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	7858      	ldrb	r0, [r3, #1]
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d8e:	2301      	movs	r3, #1
 8009d90:	683a      	ldr	r2, [r7, #0]
 8009d92:	f7ff fcd5 	bl	8009740 <disk_read>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d004      	beq.n	8009da6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8009da0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009da2:	2301      	movs	r3, #1
 8009da4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	683a      	ldr	r2, [r7, #0]
 8009daa:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8009dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
	...

08009db8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b084      	sub	sp, #16
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f7ff ff87 	bl	8009cd4 <sync_window>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009dca:	7bfb      	ldrb	r3, [r7, #15]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d158      	bne.n	8009e82 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	2b03      	cmp	r3, #3
 8009dd6:	d148      	bne.n	8009e6a <sync_fs+0xb2>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	791b      	ldrb	r3, [r3, #4]
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d144      	bne.n	8009e6a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	3330      	adds	r3, #48	; 0x30
 8009de4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009de8:	2100      	movs	r1, #0
 8009dea:	4618      	mov	r0, r3
 8009dec:	f7ff fda9 	bl	8009942 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	3330      	adds	r3, #48	; 0x30
 8009df4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009df8:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7ff fd38 	bl	8009872 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	3330      	adds	r3, #48	; 0x30
 8009e06:	4921      	ldr	r1, [pc, #132]	; (8009e8c <sync_fs+0xd4>)
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7ff fd4d 	bl	80098a8 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	3330      	adds	r3, #48	; 0x30
 8009e12:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009e16:	491e      	ldr	r1, [pc, #120]	; (8009e90 <sync_fs+0xd8>)
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7ff fd45 	bl	80098a8 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	3330      	adds	r3, #48	; 0x30
 8009e22:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	691b      	ldr	r3, [r3, #16]
 8009e2a:	4619      	mov	r1, r3
 8009e2c:	4610      	mov	r0, r2
 8009e2e:	f7ff fd3b 	bl	80098a8 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	3330      	adds	r3, #48	; 0x30
 8009e36:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	68db      	ldr	r3, [r3, #12]
 8009e3e:	4619      	mov	r1, r3
 8009e40:	4610      	mov	r0, r2
 8009e42:	f7ff fd31 	bl	80098a8 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	69db      	ldr	r3, [r3, #28]
 8009e4a:	1c5a      	adds	r2, r3, #1
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	7858      	ldrb	r0, [r3, #1]
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e5e:	2301      	movs	r3, #1
 8009e60:	f7ff fc8e 	bl	8009780 <disk_write>
			fs->fsi_flag = 0;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2200      	movs	r2, #0
 8009e68:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	785b      	ldrb	r3, [r3, #1]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	2100      	movs	r1, #0
 8009e72:	4618      	mov	r0, r3
 8009e74:	f7ff fca4 	bl	80097c0 <disk_ioctl>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d001      	beq.n	8009e82 <sync_fs+0xca>
 8009e7e:	2301      	movs	r3, #1
 8009e80:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3710      	adds	r7, #16
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}
 8009e8c:	41615252 	.word	0x41615252
 8009e90:	61417272 	.word	0x61417272

08009e94 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b083      	sub	sp, #12
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	3b02      	subs	r3, #2
 8009ea2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	695b      	ldr	r3, [r3, #20]
 8009ea8:	3b02      	subs	r3, #2
 8009eaa:	683a      	ldr	r2, [r7, #0]
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d301      	bcc.n	8009eb4 <clust2sect+0x20>
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	e008      	b.n	8009ec6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	895b      	ldrh	r3, [r3, #10]
 8009eb8:	461a      	mov	r2, r3
 8009eba:	683b      	ldr	r3, [r7, #0]
 8009ebc:	fb03 f202 	mul.w	r2, r3, r2
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec4:	4413      	add	r3, r2
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	370c      	adds	r7, #12
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr

08009ed2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b086      	sub	sp, #24
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
 8009eda:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	2b01      	cmp	r3, #1
 8009ee6:	d904      	bls.n	8009ef2 <get_fat+0x20>
 8009ee8:	693b      	ldr	r3, [r7, #16]
 8009eea:	695b      	ldr	r3, [r3, #20]
 8009eec:	683a      	ldr	r2, [r7, #0]
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d302      	bcc.n	8009ef8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	617b      	str	r3, [r7, #20]
 8009ef6:	e08f      	b.n	800a018 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8009efc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	2b03      	cmp	r3, #3
 8009f04:	d062      	beq.n	8009fcc <get_fat+0xfa>
 8009f06:	2b03      	cmp	r3, #3
 8009f08:	dc7c      	bgt.n	800a004 <get_fat+0x132>
 8009f0a:	2b01      	cmp	r3, #1
 8009f0c:	d002      	beq.n	8009f14 <get_fat+0x42>
 8009f0e:	2b02      	cmp	r3, #2
 8009f10:	d042      	beq.n	8009f98 <get_fat+0xc6>
 8009f12:	e077      	b.n	800a004 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	60fb      	str	r3, [r7, #12]
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	085b      	lsrs	r3, r3, #1
 8009f1c:	68fa      	ldr	r2, [r7, #12]
 8009f1e:	4413      	add	r3, r2
 8009f20:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	6a1a      	ldr	r2, [r3, #32]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	0a5b      	lsrs	r3, r3, #9
 8009f2a:	4413      	add	r3, r2
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	6938      	ldr	r0, [r7, #16]
 8009f30:	f7ff ff14 	bl	8009d5c <move_window>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d167      	bne.n	800a00a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	1c5a      	adds	r2, r3, #1
 8009f3e:	60fa      	str	r2, [r7, #12]
 8009f40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	4413      	add	r3, r2
 8009f48:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009f4c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009f4e:	693b      	ldr	r3, [r7, #16]
 8009f50:	6a1a      	ldr	r2, [r3, #32]
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	0a5b      	lsrs	r3, r3, #9
 8009f56:	4413      	add	r3, r2
 8009f58:	4619      	mov	r1, r3
 8009f5a:	6938      	ldr	r0, [r7, #16]
 8009f5c:	f7ff fefe 	bl	8009d5c <move_window>
 8009f60:	4603      	mov	r3, r0
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d153      	bne.n	800a00e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f6c:	693a      	ldr	r2, [r7, #16]
 8009f6e:	4413      	add	r3, r2
 8009f70:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009f74:	021b      	lsls	r3, r3, #8
 8009f76:	461a      	mov	r2, r3
 8009f78:	68bb      	ldr	r3, [r7, #8]
 8009f7a:	4313      	orrs	r3, r2
 8009f7c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	f003 0301 	and.w	r3, r3, #1
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d002      	beq.n	8009f8e <get_fat+0xbc>
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	091b      	lsrs	r3, r3, #4
 8009f8c:	e002      	b.n	8009f94 <get_fat+0xc2>
 8009f8e:	68bb      	ldr	r3, [r7, #8]
 8009f90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009f94:	617b      	str	r3, [r7, #20]
			break;
 8009f96:	e03f      	b.n	800a018 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	6a1a      	ldr	r2, [r3, #32]
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	0a1b      	lsrs	r3, r3, #8
 8009fa0:	4413      	add	r3, r2
 8009fa2:	4619      	mov	r1, r3
 8009fa4:	6938      	ldr	r0, [r7, #16]
 8009fa6:	f7ff fed9 	bl	8009d5c <move_window>
 8009faa:	4603      	mov	r3, r0
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d130      	bne.n	800a012 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	005b      	lsls	r3, r3, #1
 8009fba:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8009fbe:	4413      	add	r3, r2
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7ff fc1b 	bl	80097fc <ld_word>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	617b      	str	r3, [r7, #20]
			break;
 8009fca:	e025      	b.n	800a018 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009fcc:	693b      	ldr	r3, [r7, #16]
 8009fce:	6a1a      	ldr	r2, [r3, #32]
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	09db      	lsrs	r3, r3, #7
 8009fd4:	4413      	add	r3, r2
 8009fd6:	4619      	mov	r1, r3
 8009fd8:	6938      	ldr	r0, [r7, #16]
 8009fda:	f7ff febf 	bl	8009d5c <move_window>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d118      	bne.n	800a016 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009fe4:	693b      	ldr	r3, [r7, #16]
 8009fe6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	009b      	lsls	r3, r3, #2
 8009fee:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009ff2:	4413      	add	r3, r2
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f7ff fc19 	bl	800982c <ld_dword>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a000:	617b      	str	r3, [r7, #20]
			break;
 800a002:	e009      	b.n	800a018 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a004:	2301      	movs	r3, #1
 800a006:	617b      	str	r3, [r7, #20]
 800a008:	e006      	b.n	800a018 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a00a:	bf00      	nop
 800a00c:	e004      	b.n	800a018 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a00e:	bf00      	nop
 800a010:	e002      	b.n	800a018 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a012:	bf00      	nop
 800a014:	e000      	b.n	800a018 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a016:	bf00      	nop
		}
	}

	return val;
 800a018:	697b      	ldr	r3, [r7, #20]
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3718      	adds	r7, #24
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd80      	pop	{r7, pc}

0800a022 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a022:	b590      	push	{r4, r7, lr}
 800a024:	b089      	sub	sp, #36	; 0x24
 800a026:	af00      	add	r7, sp, #0
 800a028:	60f8      	str	r0, [r7, #12]
 800a02a:	60b9      	str	r1, [r7, #8]
 800a02c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a02e:	2302      	movs	r3, #2
 800a030:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	2b01      	cmp	r3, #1
 800a036:	f240 80d2 	bls.w	800a1de <put_fat+0x1bc>
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	695b      	ldr	r3, [r3, #20]
 800a03e:	68ba      	ldr	r2, [r7, #8]
 800a040:	429a      	cmp	r2, r3
 800a042:	f080 80cc 	bcs.w	800a1de <put_fat+0x1bc>
		switch (fs->fs_type) {
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	781b      	ldrb	r3, [r3, #0]
 800a04a:	2b03      	cmp	r3, #3
 800a04c:	f000 8096 	beq.w	800a17c <put_fat+0x15a>
 800a050:	2b03      	cmp	r3, #3
 800a052:	f300 80cd 	bgt.w	800a1f0 <put_fat+0x1ce>
 800a056:	2b01      	cmp	r3, #1
 800a058:	d002      	beq.n	800a060 <put_fat+0x3e>
 800a05a:	2b02      	cmp	r3, #2
 800a05c:	d06e      	beq.n	800a13c <put_fat+0x11a>
 800a05e:	e0c7      	b.n	800a1f0 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	61bb      	str	r3, [r7, #24]
 800a064:	69bb      	ldr	r3, [r7, #24]
 800a066:	085b      	lsrs	r3, r3, #1
 800a068:	69ba      	ldr	r2, [r7, #24]
 800a06a:	4413      	add	r3, r2
 800a06c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	6a1a      	ldr	r2, [r3, #32]
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	0a5b      	lsrs	r3, r3, #9
 800a076:	4413      	add	r3, r2
 800a078:	4619      	mov	r1, r3
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	f7ff fe6e 	bl	8009d5c <move_window>
 800a080:	4603      	mov	r3, r0
 800a082:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a084:	7ffb      	ldrb	r3, [r7, #31]
 800a086:	2b00      	cmp	r3, #0
 800a088:	f040 80ab 	bne.w	800a1e2 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a092:	69bb      	ldr	r3, [r7, #24]
 800a094:	1c59      	adds	r1, r3, #1
 800a096:	61b9      	str	r1, [r7, #24]
 800a098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a09c:	4413      	add	r3, r2
 800a09e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	f003 0301 	and.w	r3, r3, #1
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d00d      	beq.n	800a0c6 <put_fat+0xa4>
 800a0aa:	697b      	ldr	r3, [r7, #20]
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	b25b      	sxtb	r3, r3
 800a0b0:	f003 030f 	and.w	r3, r3, #15
 800a0b4:	b25a      	sxtb	r2, r3
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	011b      	lsls	r3, r3, #4
 800a0bc:	b25b      	sxtb	r3, r3
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	b25b      	sxtb	r3, r3
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	e001      	b.n	800a0ca <put_fat+0xa8>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	697a      	ldr	r2, [r7, #20]
 800a0cc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2201      	movs	r2, #1
 800a0d2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	6a1a      	ldr	r2, [r3, #32]
 800a0d8:	69bb      	ldr	r3, [r7, #24]
 800a0da:	0a5b      	lsrs	r3, r3, #9
 800a0dc:	4413      	add	r3, r2
 800a0de:	4619      	mov	r1, r3
 800a0e0:	68f8      	ldr	r0, [r7, #12]
 800a0e2:	f7ff fe3b 	bl	8009d5c <move_window>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a0ea:	7ffb      	ldrb	r3, [r7, #31]
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d17a      	bne.n	800a1e6 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a0f6:	69bb      	ldr	r3, [r7, #24]
 800a0f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0fc:	4413      	add	r3, r2
 800a0fe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	f003 0301 	and.w	r3, r3, #1
 800a106:	2b00      	cmp	r3, #0
 800a108:	d003      	beq.n	800a112 <put_fat+0xf0>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	091b      	lsrs	r3, r3, #4
 800a10e:	b2db      	uxtb	r3, r3
 800a110:	e00e      	b.n	800a130 <put_fat+0x10e>
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	b25b      	sxtb	r3, r3
 800a118:	f023 030f 	bic.w	r3, r3, #15
 800a11c:	b25a      	sxtb	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	0a1b      	lsrs	r3, r3, #8
 800a122:	b25b      	sxtb	r3, r3
 800a124:	f003 030f 	and.w	r3, r3, #15
 800a128:	b25b      	sxtb	r3, r3
 800a12a:	4313      	orrs	r3, r2
 800a12c:	b25b      	sxtb	r3, r3
 800a12e:	b2db      	uxtb	r3, r3
 800a130:	697a      	ldr	r2, [r7, #20]
 800a132:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2201      	movs	r2, #1
 800a138:	70da      	strb	r2, [r3, #3]
			break;
 800a13a:	e059      	b.n	800a1f0 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	6a1a      	ldr	r2, [r3, #32]
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	0a1b      	lsrs	r3, r3, #8
 800a144:	4413      	add	r3, r2
 800a146:	4619      	mov	r1, r3
 800a148:	68f8      	ldr	r0, [r7, #12]
 800a14a:	f7ff fe07 	bl	8009d5c <move_window>
 800a14e:	4603      	mov	r3, r0
 800a150:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a152:	7ffb      	ldrb	r3, [r7, #31]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d148      	bne.n	800a1ea <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a15e:	68bb      	ldr	r3, [r7, #8]
 800a160:	005b      	lsls	r3, r3, #1
 800a162:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a166:	4413      	add	r3, r2
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	b292      	uxth	r2, r2
 800a16c:	4611      	mov	r1, r2
 800a16e:	4618      	mov	r0, r3
 800a170:	f7ff fb7f 	bl	8009872 <st_word>
			fs->wflag = 1;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2201      	movs	r2, #1
 800a178:	70da      	strb	r2, [r3, #3]
			break;
 800a17a:	e039      	b.n	800a1f0 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6a1a      	ldr	r2, [r3, #32]
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	09db      	lsrs	r3, r3, #7
 800a184:	4413      	add	r3, r2
 800a186:	4619      	mov	r1, r3
 800a188:	68f8      	ldr	r0, [r7, #12]
 800a18a:	f7ff fde7 	bl	8009d5c <move_window>
 800a18e:	4603      	mov	r3, r0
 800a190:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a192:	7ffb      	ldrb	r3, [r7, #31]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d12a      	bne.n	800a1ee <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a1a4:	68bb      	ldr	r3, [r7, #8]
 800a1a6:	009b      	lsls	r3, r3, #2
 800a1a8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a1ac:	4413      	add	r3, r2
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	f7ff fb3c 	bl	800982c <ld_dword>
 800a1b4:	4603      	mov	r3, r0
 800a1b6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a1ba:	4323      	orrs	r3, r4
 800a1bc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	009b      	lsls	r3, r3, #2
 800a1c8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a1cc:	4413      	add	r3, r2
 800a1ce:	6879      	ldr	r1, [r7, #4]
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f7ff fb69 	bl	80098a8 <st_dword>
			fs->wflag = 1;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	70da      	strb	r2, [r3, #3]
			break;
 800a1dc:	e008      	b.n	800a1f0 <put_fat+0x1ce>
		}
	}
 800a1de:	bf00      	nop
 800a1e0:	e006      	b.n	800a1f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a1e2:	bf00      	nop
 800a1e4:	e004      	b.n	800a1f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a1e6:	bf00      	nop
 800a1e8:	e002      	b.n	800a1f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a1ea:	bf00      	nop
 800a1ec:	e000      	b.n	800a1f0 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800a1ee:	bf00      	nop
	return res;
 800a1f0:	7ffb      	ldrb	r3, [r7, #31]
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3724      	adds	r7, #36	; 0x24
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd90      	pop	{r4, r7, pc}

0800a1fa <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a1fa:	b580      	push	{r7, lr}
 800a1fc:	b088      	sub	sp, #32
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	60f8      	str	r0, [r7, #12]
 800a202:	60b9      	str	r1, [r7, #8]
 800a204:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a206:	2300      	movs	r3, #0
 800a208:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	2b01      	cmp	r3, #1
 800a214:	d904      	bls.n	800a220 <remove_chain+0x26>
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	695b      	ldr	r3, [r3, #20]
 800a21a:	68ba      	ldr	r2, [r7, #8]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d301      	bcc.n	800a224 <remove_chain+0x2a>
 800a220:	2302      	movs	r3, #2
 800a222:	e04b      	b.n	800a2bc <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d00c      	beq.n	800a244 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a22a:	f04f 32ff 	mov.w	r2, #4294967295
 800a22e:	6879      	ldr	r1, [r7, #4]
 800a230:	69b8      	ldr	r0, [r7, #24]
 800a232:	f7ff fef6 	bl	800a022 <put_fat>
 800a236:	4603      	mov	r3, r0
 800a238:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a23a:	7ffb      	ldrb	r3, [r7, #31]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d001      	beq.n	800a244 <remove_chain+0x4a>
 800a240:	7ffb      	ldrb	r3, [r7, #31]
 800a242:	e03b      	b.n	800a2bc <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a244:	68b9      	ldr	r1, [r7, #8]
 800a246:	68f8      	ldr	r0, [r7, #12]
 800a248:	f7ff fe43 	bl	8009ed2 <get_fat>
 800a24c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a24e:	697b      	ldr	r3, [r7, #20]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d031      	beq.n	800a2b8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	2b01      	cmp	r3, #1
 800a258:	d101      	bne.n	800a25e <remove_chain+0x64>
 800a25a:	2302      	movs	r3, #2
 800a25c:	e02e      	b.n	800a2bc <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a264:	d101      	bne.n	800a26a <remove_chain+0x70>
 800a266:	2301      	movs	r3, #1
 800a268:	e028      	b.n	800a2bc <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a26a:	2200      	movs	r2, #0
 800a26c:	68b9      	ldr	r1, [r7, #8]
 800a26e:	69b8      	ldr	r0, [r7, #24]
 800a270:	f7ff fed7 	bl	800a022 <put_fat>
 800a274:	4603      	mov	r3, r0
 800a276:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a278:	7ffb      	ldrb	r3, [r7, #31]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d001      	beq.n	800a282 <remove_chain+0x88>
 800a27e:	7ffb      	ldrb	r3, [r7, #31]
 800a280:	e01c      	b.n	800a2bc <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a282:	69bb      	ldr	r3, [r7, #24]
 800a284:	691a      	ldr	r2, [r3, #16]
 800a286:	69bb      	ldr	r3, [r7, #24]
 800a288:	695b      	ldr	r3, [r3, #20]
 800a28a:	3b02      	subs	r3, #2
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d20b      	bcs.n	800a2a8 <remove_chain+0xae>
			fs->free_clst++;
 800a290:	69bb      	ldr	r3, [r7, #24]
 800a292:	691b      	ldr	r3, [r3, #16]
 800a294:	1c5a      	adds	r2, r3, #1
 800a296:	69bb      	ldr	r3, [r7, #24]
 800a298:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800a29a:	69bb      	ldr	r3, [r7, #24]
 800a29c:	791b      	ldrb	r3, [r3, #4]
 800a29e:	f043 0301 	orr.w	r3, r3, #1
 800a2a2:	b2da      	uxtb	r2, r3
 800a2a4:	69bb      	ldr	r3, [r7, #24]
 800a2a6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a2ac:	69bb      	ldr	r3, [r7, #24]
 800a2ae:	695b      	ldr	r3, [r3, #20]
 800a2b0:	68ba      	ldr	r2, [r7, #8]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d3c6      	bcc.n	800a244 <remove_chain+0x4a>
 800a2b6:	e000      	b.n	800a2ba <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a2b8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a2ba:	2300      	movs	r3, #0
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3720      	adds	r7, #32
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}

0800a2c4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b088      	sub	sp, #32
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d10d      	bne.n	800a2f6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a2e0:	69bb      	ldr	r3, [r7, #24]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d004      	beq.n	800a2f0 <create_chain+0x2c>
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	695b      	ldr	r3, [r3, #20]
 800a2ea:	69ba      	ldr	r2, [r7, #24]
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d31b      	bcc.n	800a328 <create_chain+0x64>
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	61bb      	str	r3, [r7, #24]
 800a2f4:	e018      	b.n	800a328 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a2f6:	6839      	ldr	r1, [r7, #0]
 800a2f8:	6878      	ldr	r0, [r7, #4]
 800a2fa:	f7ff fdea 	bl	8009ed2 <get_fat>
 800a2fe:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2b01      	cmp	r3, #1
 800a304:	d801      	bhi.n	800a30a <create_chain+0x46>
 800a306:	2301      	movs	r3, #1
 800a308:	e070      	b.n	800a3ec <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a310:	d101      	bne.n	800a316 <create_chain+0x52>
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	e06a      	b.n	800a3ec <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	695b      	ldr	r3, [r3, #20]
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d201      	bcs.n	800a324 <create_chain+0x60>
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	e063      	b.n	800a3ec <create_chain+0x128>
		scl = clst;
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a328:	69bb      	ldr	r3, [r7, #24]
 800a32a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a32c:	69fb      	ldr	r3, [r7, #28]
 800a32e:	3301      	adds	r3, #1
 800a330:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a332:	693b      	ldr	r3, [r7, #16]
 800a334:	695b      	ldr	r3, [r3, #20]
 800a336:	69fa      	ldr	r2, [r7, #28]
 800a338:	429a      	cmp	r2, r3
 800a33a:	d307      	bcc.n	800a34c <create_chain+0x88>
				ncl = 2;
 800a33c:	2302      	movs	r3, #2
 800a33e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a340:	69fa      	ldr	r2, [r7, #28]
 800a342:	69bb      	ldr	r3, [r7, #24]
 800a344:	429a      	cmp	r2, r3
 800a346:	d901      	bls.n	800a34c <create_chain+0x88>
 800a348:	2300      	movs	r3, #0
 800a34a:	e04f      	b.n	800a3ec <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a34c:	69f9      	ldr	r1, [r7, #28]
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f7ff fdbf 	bl	8009ed2 <get_fat>
 800a354:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d00e      	beq.n	800a37a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2b01      	cmp	r3, #1
 800a360:	d003      	beq.n	800a36a <create_chain+0xa6>
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a368:	d101      	bne.n	800a36e <create_chain+0xaa>
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	e03e      	b.n	800a3ec <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a36e:	69fa      	ldr	r2, [r7, #28]
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	429a      	cmp	r2, r3
 800a374:	d1da      	bne.n	800a32c <create_chain+0x68>
 800a376:	2300      	movs	r3, #0
 800a378:	e038      	b.n	800a3ec <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a37a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a37c:	f04f 32ff 	mov.w	r2, #4294967295
 800a380:	69f9      	ldr	r1, [r7, #28]
 800a382:	6938      	ldr	r0, [r7, #16]
 800a384:	f7ff fe4d 	bl	800a022 <put_fat>
 800a388:	4603      	mov	r3, r0
 800a38a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a38c:	7dfb      	ldrb	r3, [r7, #23]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d109      	bne.n	800a3a6 <create_chain+0xe2>
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d006      	beq.n	800a3a6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a398:	69fa      	ldr	r2, [r7, #28]
 800a39a:	6839      	ldr	r1, [r7, #0]
 800a39c:	6938      	ldr	r0, [r7, #16]
 800a39e:	f7ff fe40 	bl	800a022 <put_fat>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a3a6:	7dfb      	ldrb	r3, [r7, #23]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d116      	bne.n	800a3da <create_chain+0x116>
		fs->last_clst = ncl;
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	69fa      	ldr	r2, [r7, #28]
 800a3b0:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	691a      	ldr	r2, [r3, #16]
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	695b      	ldr	r3, [r3, #20]
 800a3ba:	3b02      	subs	r3, #2
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d804      	bhi.n	800a3ca <create_chain+0x106>
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	691b      	ldr	r3, [r3, #16]
 800a3c4:	1e5a      	subs	r2, r3, #1
 800a3c6:	693b      	ldr	r3, [r7, #16]
 800a3c8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	791b      	ldrb	r3, [r3, #4]
 800a3ce:	f043 0301 	orr.w	r3, r3, #1
 800a3d2:	b2da      	uxtb	r2, r3
 800a3d4:	693b      	ldr	r3, [r7, #16]
 800a3d6:	711a      	strb	r2, [r3, #4]
 800a3d8:	e007      	b.n	800a3ea <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a3da:	7dfb      	ldrb	r3, [r7, #23]
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d102      	bne.n	800a3e6 <create_chain+0x122>
 800a3e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a3e4:	e000      	b.n	800a3e8 <create_chain+0x124>
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a3ea:	69fb      	ldr	r3, [r7, #28]
}
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	3720      	adds	r7, #32
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	bd80      	pop	{r7, pc}

0800a3f4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b087      	sub	sp, #28
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a408:	3304      	adds	r3, #4
 800a40a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	0a5b      	lsrs	r3, r3, #9
 800a410:	68fa      	ldr	r2, [r7, #12]
 800a412:	8952      	ldrh	r2, [r2, #10]
 800a414:	fbb3 f3f2 	udiv	r3, r3, r2
 800a418:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	1d1a      	adds	r2, r3, #4
 800a41e:	613a      	str	r2, [r7, #16]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <clmt_clust+0x3a>
 800a42a:	2300      	movs	r3, #0
 800a42c:	e010      	b.n	800a450 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800a42e:	697a      	ldr	r2, [r7, #20]
 800a430:	68bb      	ldr	r3, [r7, #8]
 800a432:	429a      	cmp	r2, r3
 800a434:	d307      	bcc.n	800a446 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800a436:	697a      	ldr	r2, [r7, #20]
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	1ad3      	subs	r3, r2, r3
 800a43c:	617b      	str	r3, [r7, #20]
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	3304      	adds	r3, #4
 800a442:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a444:	e7e9      	b.n	800a41a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800a446:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	681a      	ldr	r2, [r3, #0]
 800a44c:	697b      	ldr	r3, [r7, #20]
 800a44e:	4413      	add	r3, r2
}
 800a450:	4618      	mov	r0, r3
 800a452:	371c      	adds	r7, #28
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr

0800a45c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b086      	sub	sp, #24
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a472:	d204      	bcs.n	800a47e <dir_sdi+0x22>
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	f003 031f 	and.w	r3, r3, #31
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d001      	beq.n	800a482 <dir_sdi+0x26>
		return FR_INT_ERR;
 800a47e:	2302      	movs	r3, #2
 800a480:	e063      	b.n	800a54a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	683a      	ldr	r2, [r7, #0]
 800a486:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d106      	bne.n	800a4a2 <dir_sdi+0x46>
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	2b02      	cmp	r3, #2
 800a49a:	d902      	bls.n	800a4a2 <dir_sdi+0x46>
		clst = fs->dirbase;
 800a49c:	693b      	ldr	r3, [r7, #16]
 800a49e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a0:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d10c      	bne.n	800a4c2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	095b      	lsrs	r3, r3, #5
 800a4ac:	693a      	ldr	r2, [r7, #16]
 800a4ae:	8912      	ldrh	r2, [r2, #8]
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d301      	bcc.n	800a4b8 <dir_sdi+0x5c>
 800a4b4:	2302      	movs	r3, #2
 800a4b6:	e048      	b.n	800a54a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	61da      	str	r2, [r3, #28]
 800a4c0:	e029      	b.n	800a516 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	895b      	ldrh	r3, [r3, #10]
 800a4c6:	025b      	lsls	r3, r3, #9
 800a4c8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a4ca:	e019      	b.n	800a500 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6979      	ldr	r1, [r7, #20]
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f7ff fcfe 	bl	8009ed2 <get_fat>
 800a4d6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4de:	d101      	bne.n	800a4e4 <dir_sdi+0x88>
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	e032      	b.n	800a54a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d904      	bls.n	800a4f4 <dir_sdi+0x98>
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	695b      	ldr	r3, [r3, #20]
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d301      	bcc.n	800a4f8 <dir_sdi+0x9c>
 800a4f4:	2302      	movs	r3, #2
 800a4f6:	e028      	b.n	800a54a <dir_sdi+0xee>
			ofs -= csz;
 800a4f8:	683a      	ldr	r2, [r7, #0]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	1ad3      	subs	r3, r2, r3
 800a4fe:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a500:	683a      	ldr	r2, [r7, #0]
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	429a      	cmp	r2, r3
 800a506:	d2e1      	bcs.n	800a4cc <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800a508:	6979      	ldr	r1, [r7, #20]
 800a50a:	6938      	ldr	r0, [r7, #16]
 800a50c:	f7ff fcc2 	bl	8009e94 <clust2sect>
 800a510:	4602      	mov	r2, r0
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	697a      	ldr	r2, [r7, #20]
 800a51a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	69db      	ldr	r3, [r3, #28]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d101      	bne.n	800a528 <dir_sdi+0xcc>
 800a524:	2302      	movs	r3, #2
 800a526:	e010      	b.n	800a54a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	69da      	ldr	r2, [r3, #28]
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	0a5b      	lsrs	r3, r3, #9
 800a530:	441a      	add	r2, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a542:	441a      	add	r2, r3
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a548:	2300      	movs	r3, #0
}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3718      	adds	r7, #24
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}

0800a552 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a552:	b580      	push	{r7, lr}
 800a554:	b086      	sub	sp, #24
 800a556:	af00      	add	r7, sp, #0
 800a558:	6078      	str	r0, [r7, #4]
 800a55a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	695b      	ldr	r3, [r3, #20]
 800a566:	3320      	adds	r3, #32
 800a568:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	69db      	ldr	r3, [r3, #28]
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d003      	beq.n	800a57a <dir_next+0x28>
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a578:	d301      	bcc.n	800a57e <dir_next+0x2c>
 800a57a:	2304      	movs	r3, #4
 800a57c:	e0aa      	b.n	800a6d4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a584:	2b00      	cmp	r3, #0
 800a586:	f040 8098 	bne.w	800a6ba <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	69db      	ldr	r3, [r3, #28]
 800a58e:	1c5a      	adds	r2, r3, #1
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	699b      	ldr	r3, [r3, #24]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d10b      	bne.n	800a5b4 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	095b      	lsrs	r3, r3, #5
 800a5a0:	68fa      	ldr	r2, [r7, #12]
 800a5a2:	8912      	ldrh	r2, [r2, #8]
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	f0c0 8088 	bcc.w	800a6ba <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	61da      	str	r2, [r3, #28]
 800a5b0:	2304      	movs	r3, #4
 800a5b2:	e08f      	b.n	800a6d4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	0a5b      	lsrs	r3, r3, #9
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	8952      	ldrh	r2, [r2, #10]
 800a5bc:	3a01      	subs	r2, #1
 800a5be:	4013      	ands	r3, r2
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d17a      	bne.n	800a6ba <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a5c4:	687a      	ldr	r2, [r7, #4]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	699b      	ldr	r3, [r3, #24]
 800a5ca:	4619      	mov	r1, r3
 800a5cc:	4610      	mov	r0, r2
 800a5ce:	f7ff fc80 	bl	8009ed2 <get_fat>
 800a5d2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	2b01      	cmp	r3, #1
 800a5d8:	d801      	bhi.n	800a5de <dir_next+0x8c>
 800a5da:	2302      	movs	r3, #2
 800a5dc:	e07a      	b.n	800a6d4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5e4:	d101      	bne.n	800a5ea <dir_next+0x98>
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	e074      	b.n	800a6d4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	695b      	ldr	r3, [r3, #20]
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d358      	bcc.n	800a6a6 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d104      	bne.n	800a604 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	61da      	str	r2, [r3, #28]
 800a600:	2304      	movs	r3, #4
 800a602:	e067      	b.n	800a6d4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a604:	687a      	ldr	r2, [r7, #4]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	699b      	ldr	r3, [r3, #24]
 800a60a:	4619      	mov	r1, r3
 800a60c:	4610      	mov	r0, r2
 800a60e:	f7ff fe59 	bl	800a2c4 <create_chain>
 800a612:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d101      	bne.n	800a61e <dir_next+0xcc>
 800a61a:	2307      	movs	r3, #7
 800a61c:	e05a      	b.n	800a6d4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	2b01      	cmp	r3, #1
 800a622:	d101      	bne.n	800a628 <dir_next+0xd6>
 800a624:	2302      	movs	r3, #2
 800a626:	e055      	b.n	800a6d4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a62e:	d101      	bne.n	800a634 <dir_next+0xe2>
 800a630:	2301      	movs	r3, #1
 800a632:	e04f      	b.n	800a6d4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a634:	68f8      	ldr	r0, [r7, #12]
 800a636:	f7ff fb4d 	bl	8009cd4 <sync_window>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d001      	beq.n	800a644 <dir_next+0xf2>
 800a640:	2301      	movs	r3, #1
 800a642:	e047      	b.n	800a6d4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	3330      	adds	r3, #48	; 0x30
 800a648:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a64c:	2100      	movs	r1, #0
 800a64e:	4618      	mov	r0, r3
 800a650:	f7ff f977 	bl	8009942 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a654:	2300      	movs	r3, #0
 800a656:	613b      	str	r3, [r7, #16]
 800a658:	6979      	ldr	r1, [r7, #20]
 800a65a:	68f8      	ldr	r0, [r7, #12]
 800a65c:	f7ff fc1a 	bl	8009e94 <clust2sect>
 800a660:	4602      	mov	r2, r0
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	62da      	str	r2, [r3, #44]	; 0x2c
 800a666:	e012      	b.n	800a68e <dir_next+0x13c>
						fs->wflag = 1;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	2201      	movs	r2, #1
 800a66c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a66e:	68f8      	ldr	r0, [r7, #12]
 800a670:	f7ff fb30 	bl	8009cd4 <sync_window>
 800a674:	4603      	mov	r3, r0
 800a676:	2b00      	cmp	r3, #0
 800a678:	d001      	beq.n	800a67e <dir_next+0x12c>
 800a67a:	2301      	movs	r3, #1
 800a67c:	e02a      	b.n	800a6d4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	3301      	adds	r3, #1
 800a682:	613b      	str	r3, [r7, #16]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a688:	1c5a      	adds	r2, r3, #1
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	62da      	str	r2, [r3, #44]	; 0x2c
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	895b      	ldrh	r3, [r3, #10]
 800a692:	461a      	mov	r2, r3
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	4293      	cmp	r3, r2
 800a698:	d3e6      	bcc.n	800a668 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	1ad2      	subs	r2, r2, r3
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	697a      	ldr	r2, [r7, #20]
 800a6aa:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a6ac:	6979      	ldr	r1, [r7, #20]
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f7ff fbf0 	bl	8009e94 <clust2sect>
 800a6b4:	4602      	mov	r2, r0
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	68ba      	ldr	r2, [r7, #8]
 800a6be:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6cc:	441a      	add	r2, r3
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3718      	adds	r7, #24
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b086      	sub	sp, #24
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a6ec:	2100      	movs	r1, #0
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f7ff feb4 	bl	800a45c <dir_sdi>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a6f8:	7dfb      	ldrb	r3, [r7, #23]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d12b      	bne.n	800a756 <dir_alloc+0x7a>
		n = 0;
 800a6fe:	2300      	movs	r3, #0
 800a700:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	69db      	ldr	r3, [r3, #28]
 800a706:	4619      	mov	r1, r3
 800a708:	68f8      	ldr	r0, [r7, #12]
 800a70a:	f7ff fb27 	bl	8009d5c <move_window>
 800a70e:	4603      	mov	r3, r0
 800a710:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a712:	7dfb      	ldrb	r3, [r7, #23]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d11d      	bne.n	800a754 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6a1b      	ldr	r3, [r3, #32]
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	2be5      	cmp	r3, #229	; 0xe5
 800a720:	d004      	beq.n	800a72c <dir_alloc+0x50>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6a1b      	ldr	r3, [r3, #32]
 800a726:	781b      	ldrb	r3, [r3, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d107      	bne.n	800a73c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	3301      	adds	r3, #1
 800a730:	613b      	str	r3, [r7, #16]
 800a732:	693a      	ldr	r2, [r7, #16]
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	429a      	cmp	r2, r3
 800a738:	d102      	bne.n	800a740 <dir_alloc+0x64>
 800a73a:	e00c      	b.n	800a756 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a73c:	2300      	movs	r3, #0
 800a73e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a740:	2101      	movs	r1, #1
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f7ff ff05 	bl	800a552 <dir_next>
 800a748:	4603      	mov	r3, r0
 800a74a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a74c:	7dfb      	ldrb	r3, [r7, #23]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d0d7      	beq.n	800a702 <dir_alloc+0x26>
 800a752:	e000      	b.n	800a756 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a754:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a756:	7dfb      	ldrb	r3, [r7, #23]
 800a758:	2b04      	cmp	r3, #4
 800a75a:	d101      	bne.n	800a760 <dir_alloc+0x84>
 800a75c:	2307      	movs	r3, #7
 800a75e:	75fb      	strb	r3, [r7, #23]
	return res;
 800a760:	7dfb      	ldrb	r3, [r7, #23]
}
 800a762:	4618      	mov	r0, r3
 800a764:	3718      	adds	r7, #24
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}

0800a76a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a76a:	b580      	push	{r7, lr}
 800a76c:	b084      	sub	sp, #16
 800a76e:	af00      	add	r7, sp, #0
 800a770:	6078      	str	r0, [r7, #4]
 800a772:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	331a      	adds	r3, #26
 800a778:	4618      	mov	r0, r3
 800a77a:	f7ff f83f 	bl	80097fc <ld_word>
 800a77e:	4603      	mov	r3, r0
 800a780:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	781b      	ldrb	r3, [r3, #0]
 800a786:	2b03      	cmp	r3, #3
 800a788:	d109      	bne.n	800a79e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	3314      	adds	r3, #20
 800a78e:	4618      	mov	r0, r3
 800a790:	f7ff f834 	bl	80097fc <ld_word>
 800a794:	4603      	mov	r3, r0
 800a796:	041b      	lsls	r3, r3, #16
 800a798:	68fa      	ldr	r2, [r7, #12]
 800a79a:	4313      	orrs	r3, r2
 800a79c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a79e:	68fb      	ldr	r3, [r7, #12]
}
 800a7a0:	4618      	mov	r0, r3
 800a7a2:	3710      	adds	r7, #16
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}

0800a7a8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a7a8:	b580      	push	{r7, lr}
 800a7aa:	b084      	sub	sp, #16
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	331a      	adds	r3, #26
 800a7b8:	687a      	ldr	r2, [r7, #4]
 800a7ba:	b292      	uxth	r2, r2
 800a7bc:	4611      	mov	r1, r2
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7ff f857 	bl	8009872 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	2b03      	cmp	r3, #3
 800a7ca:	d109      	bne.n	800a7e0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	f103 0214 	add.w	r2, r3, #20
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	0c1b      	lsrs	r3, r3, #16
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	4619      	mov	r1, r3
 800a7da:	4610      	mov	r0, r2
 800a7dc:	f7ff f849 	bl	8009872 <st_word>
	}
}
 800a7e0:	bf00      	nop
 800a7e2:	3710      	adds	r7, #16
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}

0800a7e8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b086      	sub	sp, #24
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a7f6:	2100      	movs	r1, #0
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f7ff fe2f 	bl	800a45c <dir_sdi>
 800a7fe:	4603      	mov	r3, r0
 800a800:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a802:	7dfb      	ldrb	r3, [r7, #23]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d001      	beq.n	800a80c <dir_find+0x24>
 800a808:	7dfb      	ldrb	r3, [r7, #23]
 800a80a:	e03e      	b.n	800a88a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	69db      	ldr	r3, [r3, #28]
 800a810:	4619      	mov	r1, r3
 800a812:	6938      	ldr	r0, [r7, #16]
 800a814:	f7ff faa2 	bl	8009d5c <move_window>
 800a818:	4603      	mov	r3, r0
 800a81a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a81c:	7dfb      	ldrb	r3, [r7, #23]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d12f      	bne.n	800a882 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6a1b      	ldr	r3, [r3, #32]
 800a826:	781b      	ldrb	r3, [r3, #0]
 800a828:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800a82a:	7bfb      	ldrb	r3, [r7, #15]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d102      	bne.n	800a836 <dir_find+0x4e>
 800a830:	2304      	movs	r3, #4
 800a832:	75fb      	strb	r3, [r7, #23]
 800a834:	e028      	b.n	800a888 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6a1b      	ldr	r3, [r3, #32]
 800a83a:	330b      	adds	r3, #11
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a842:	b2da      	uxtb	r2, r3
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	6a1b      	ldr	r3, [r3, #32]
 800a84c:	330b      	adds	r3, #11
 800a84e:	781b      	ldrb	r3, [r3, #0]
 800a850:	f003 0308 	and.w	r3, r3, #8
 800a854:	2b00      	cmp	r3, #0
 800a856:	d10a      	bne.n	800a86e <dir_find+0x86>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	6a18      	ldr	r0, [r3, #32]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	3324      	adds	r3, #36	; 0x24
 800a860:	220b      	movs	r2, #11
 800a862:	4619      	mov	r1, r3
 800a864:	f7ff f888 	bl	8009978 <mem_cmp>
 800a868:	4603      	mov	r3, r0
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00b      	beq.n	800a886 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a86e:	2100      	movs	r1, #0
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f7ff fe6e 	bl	800a552 <dir_next>
 800a876:	4603      	mov	r3, r0
 800a878:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a87a:	7dfb      	ldrb	r3, [r7, #23]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d0c5      	beq.n	800a80c <dir_find+0x24>
 800a880:	e002      	b.n	800a888 <dir_find+0xa0>
		if (res != FR_OK) break;
 800a882:	bf00      	nop
 800a884:	e000      	b.n	800a888 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800a886:	bf00      	nop

	return res;
 800a888:	7dfb      	ldrb	r3, [r7, #23]
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3718      	adds	r7, #24
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}

0800a892 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800a892:	b580      	push	{r7, lr}
 800a894:	b084      	sub	sp, #16
 800a896:	af00      	add	r7, sp, #0
 800a898:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800a8a0:	2101      	movs	r1, #1
 800a8a2:	6878      	ldr	r0, [r7, #4]
 800a8a4:	f7ff ff1a 	bl	800a6dc <dir_alloc>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d11c      	bne.n	800a8ec <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	69db      	ldr	r3, [r3, #28]
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	68b8      	ldr	r0, [r7, #8]
 800a8ba:	f7ff fa4f 	bl	8009d5c <move_window>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a8c2:	7bfb      	ldrb	r3, [r7, #15]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d111      	bne.n	800a8ec <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6a1b      	ldr	r3, [r3, #32]
 800a8cc:	2220      	movs	r2, #32
 800a8ce:	2100      	movs	r1, #0
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7ff f836 	bl	8009942 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	6a18      	ldr	r0, [r3, #32]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	3324      	adds	r3, #36	; 0x24
 800a8de:	220b      	movs	r2, #11
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	f7ff f80d 	bl	8009900 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800a8ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3710      	adds	r7, #16
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
	...

0800a8f8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800a8f8:	b580      	push	{r7, lr}
 800a8fa:	b088      	sub	sp, #32
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	60fb      	str	r3, [r7, #12]
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	3324      	adds	r3, #36	; 0x24
 800a90c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800a90e:	220b      	movs	r2, #11
 800a910:	2120      	movs	r1, #32
 800a912:	68b8      	ldr	r0, [r7, #8]
 800a914:	f7ff f815 	bl	8009942 <mem_set>
	si = i = 0; ni = 8;
 800a918:	2300      	movs	r3, #0
 800a91a:	613b      	str	r3, [r7, #16]
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	61fb      	str	r3, [r7, #28]
 800a920:	2308      	movs	r3, #8
 800a922:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800a924:	69fb      	ldr	r3, [r7, #28]
 800a926:	1c5a      	adds	r2, r3, #1
 800a928:	61fa      	str	r2, [r7, #28]
 800a92a:	68fa      	ldr	r2, [r7, #12]
 800a92c:	4413      	add	r3, r2
 800a92e:	781b      	ldrb	r3, [r3, #0]
 800a930:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a932:	7efb      	ldrb	r3, [r7, #27]
 800a934:	2b20      	cmp	r3, #32
 800a936:	d94e      	bls.n	800a9d6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800a938:	7efb      	ldrb	r3, [r7, #27]
 800a93a:	2b2f      	cmp	r3, #47	; 0x2f
 800a93c:	d006      	beq.n	800a94c <create_name+0x54>
 800a93e:	7efb      	ldrb	r3, [r7, #27]
 800a940:	2b5c      	cmp	r3, #92	; 0x5c
 800a942:	d110      	bne.n	800a966 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800a944:	e002      	b.n	800a94c <create_name+0x54>
 800a946:	69fb      	ldr	r3, [r7, #28]
 800a948:	3301      	adds	r3, #1
 800a94a:	61fb      	str	r3, [r7, #28]
 800a94c:	68fa      	ldr	r2, [r7, #12]
 800a94e:	69fb      	ldr	r3, [r7, #28]
 800a950:	4413      	add	r3, r2
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	2b2f      	cmp	r3, #47	; 0x2f
 800a956:	d0f6      	beq.n	800a946 <create_name+0x4e>
 800a958:	68fa      	ldr	r2, [r7, #12]
 800a95a:	69fb      	ldr	r3, [r7, #28]
 800a95c:	4413      	add	r3, r2
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	2b5c      	cmp	r3, #92	; 0x5c
 800a962:	d0f0      	beq.n	800a946 <create_name+0x4e>
			break;
 800a964:	e038      	b.n	800a9d8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800a966:	7efb      	ldrb	r3, [r7, #27]
 800a968:	2b2e      	cmp	r3, #46	; 0x2e
 800a96a:	d003      	beq.n	800a974 <create_name+0x7c>
 800a96c:	693a      	ldr	r2, [r7, #16]
 800a96e:	697b      	ldr	r3, [r7, #20]
 800a970:	429a      	cmp	r2, r3
 800a972:	d30c      	bcc.n	800a98e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	2b0b      	cmp	r3, #11
 800a978:	d002      	beq.n	800a980 <create_name+0x88>
 800a97a:	7efb      	ldrb	r3, [r7, #27]
 800a97c:	2b2e      	cmp	r3, #46	; 0x2e
 800a97e:	d001      	beq.n	800a984 <create_name+0x8c>
 800a980:	2306      	movs	r3, #6
 800a982:	e044      	b.n	800aa0e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800a984:	2308      	movs	r3, #8
 800a986:	613b      	str	r3, [r7, #16]
 800a988:	230b      	movs	r3, #11
 800a98a:	617b      	str	r3, [r7, #20]
			continue;
 800a98c:	e022      	b.n	800a9d4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800a98e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800a992:	2b00      	cmp	r3, #0
 800a994:	da04      	bge.n	800a9a0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800a996:	7efb      	ldrb	r3, [r7, #27]
 800a998:	3b80      	subs	r3, #128	; 0x80
 800a99a:	4a1f      	ldr	r2, [pc, #124]	; (800aa18 <create_name+0x120>)
 800a99c:	5cd3      	ldrb	r3, [r2, r3]
 800a99e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800a9a0:	7efb      	ldrb	r3, [r7, #27]
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	481d      	ldr	r0, [pc, #116]	; (800aa1c <create_name+0x124>)
 800a9a6:	f7ff f80e 	bl	80099c6 <chk_chr>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d001      	beq.n	800a9b4 <create_name+0xbc>
 800a9b0:	2306      	movs	r3, #6
 800a9b2:	e02c      	b.n	800aa0e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800a9b4:	7efb      	ldrb	r3, [r7, #27]
 800a9b6:	2b60      	cmp	r3, #96	; 0x60
 800a9b8:	d905      	bls.n	800a9c6 <create_name+0xce>
 800a9ba:	7efb      	ldrb	r3, [r7, #27]
 800a9bc:	2b7a      	cmp	r3, #122	; 0x7a
 800a9be:	d802      	bhi.n	800a9c6 <create_name+0xce>
 800a9c0:	7efb      	ldrb	r3, [r7, #27]
 800a9c2:	3b20      	subs	r3, #32
 800a9c4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	1c5a      	adds	r2, r3, #1
 800a9ca:	613a      	str	r2, [r7, #16]
 800a9cc:	68ba      	ldr	r2, [r7, #8]
 800a9ce:	4413      	add	r3, r2
 800a9d0:	7efa      	ldrb	r2, [r7, #27]
 800a9d2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800a9d4:	e7a6      	b.n	800a924 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800a9d6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800a9d8:	68fa      	ldr	r2, [r7, #12]
 800a9da:	69fb      	ldr	r3, [r7, #28]
 800a9dc:	441a      	add	r2, r3
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d101      	bne.n	800a9ec <create_name+0xf4>
 800a9e8:	2306      	movs	r3, #6
 800a9ea:	e010      	b.n	800aa0e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	2be5      	cmp	r3, #229	; 0xe5
 800a9f2:	d102      	bne.n	800a9fa <create_name+0x102>
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	2205      	movs	r2, #5
 800a9f8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800a9fa:	7efb      	ldrb	r3, [r7, #27]
 800a9fc:	2b20      	cmp	r3, #32
 800a9fe:	d801      	bhi.n	800aa04 <create_name+0x10c>
 800aa00:	2204      	movs	r2, #4
 800aa02:	e000      	b.n	800aa06 <create_name+0x10e>
 800aa04:	2200      	movs	r2, #0
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	330b      	adds	r3, #11
 800aa0a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800aa0c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3720      	adds	r7, #32
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	0800c8bc 	.word	0x0800c8bc
 800aa1c:	0800c844 	.word	0x0800c844

0800aa20 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800aa20:	b580      	push	{r7, lr}
 800aa22:	b086      	sub	sp, #24
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800aa2e:	693b      	ldr	r3, [r7, #16]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800aa34:	e002      	b.n	800aa3c <follow_path+0x1c>
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	603b      	str	r3, [r7, #0]
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	781b      	ldrb	r3, [r3, #0]
 800aa40:	2b2f      	cmp	r3, #47	; 0x2f
 800aa42:	d0f8      	beq.n	800aa36 <follow_path+0x16>
 800aa44:	683b      	ldr	r3, [r7, #0]
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	2b5c      	cmp	r3, #92	; 0x5c
 800aa4a:	d0f4      	beq.n	800aa36 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800aa52:	683b      	ldr	r3, [r7, #0]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	2b1f      	cmp	r3, #31
 800aa58:	d80a      	bhi.n	800aa70 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2280      	movs	r2, #128	; 0x80
 800aa5e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800aa62:	2100      	movs	r1, #0
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f7ff fcf9 	bl	800a45c <dir_sdi>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	75fb      	strb	r3, [r7, #23]
 800aa6e:	e043      	b.n	800aaf8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800aa70:	463b      	mov	r3, r7
 800aa72:	4619      	mov	r1, r3
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7ff ff3f 	bl	800a8f8 <create_name>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800aa7e:	7dfb      	ldrb	r3, [r7, #23]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d134      	bne.n	800aaee <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f7ff feaf 	bl	800a7e8 <dir_find>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800aa94:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800aa96:	7dfb      	ldrb	r3, [r7, #23]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d00a      	beq.n	800aab2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800aa9c:	7dfb      	ldrb	r3, [r7, #23]
 800aa9e:	2b04      	cmp	r3, #4
 800aaa0:	d127      	bne.n	800aaf2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800aaa2:	7afb      	ldrb	r3, [r7, #11]
 800aaa4:	f003 0304 	and.w	r3, r3, #4
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d122      	bne.n	800aaf2 <follow_path+0xd2>
 800aaac:	2305      	movs	r3, #5
 800aaae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800aab0:	e01f      	b.n	800aaf2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800aab2:	7afb      	ldrb	r3, [r7, #11]
 800aab4:	f003 0304 	and.w	r3, r3, #4
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d11c      	bne.n	800aaf6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800aabc:	693b      	ldr	r3, [r7, #16]
 800aabe:	799b      	ldrb	r3, [r3, #6]
 800aac0:	f003 0310 	and.w	r3, r3, #16
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d102      	bne.n	800aace <follow_path+0xae>
				res = FR_NO_PATH; break;
 800aac8:	2305      	movs	r3, #5
 800aaca:	75fb      	strb	r3, [r7, #23]
 800aacc:	e014      	b.n	800aaf8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	695b      	ldr	r3, [r3, #20]
 800aad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aadc:	4413      	add	r3, r2
 800aade:	4619      	mov	r1, r3
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f7ff fe42 	bl	800a76a <ld_clust>
 800aae6:	4602      	mov	r2, r0
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800aaec:	e7c0      	b.n	800aa70 <follow_path+0x50>
			if (res != FR_OK) break;
 800aaee:	bf00      	nop
 800aaf0:	e002      	b.n	800aaf8 <follow_path+0xd8>
				break;
 800aaf2:	bf00      	nop
 800aaf4:	e000      	b.n	800aaf8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800aaf6:	bf00      	nop
			}
		}
	}

	return res;
 800aaf8:	7dfb      	ldrb	r3, [r7, #23]
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3718      	adds	r7, #24
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ab02:	b480      	push	{r7}
 800ab04:	b087      	sub	sp, #28
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ab0a:	f04f 33ff 	mov.w	r3, #4294967295
 800ab0e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d031      	beq.n	800ab7c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	617b      	str	r3, [r7, #20]
 800ab1e:	e002      	b.n	800ab26 <get_ldnumber+0x24>
 800ab20:	697b      	ldr	r3, [r7, #20]
 800ab22:	3301      	adds	r3, #1
 800ab24:	617b      	str	r3, [r7, #20]
 800ab26:	697b      	ldr	r3, [r7, #20]
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	2b20      	cmp	r3, #32
 800ab2c:	d903      	bls.n	800ab36 <get_ldnumber+0x34>
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	781b      	ldrb	r3, [r3, #0]
 800ab32:	2b3a      	cmp	r3, #58	; 0x3a
 800ab34:	d1f4      	bne.n	800ab20 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	781b      	ldrb	r3, [r3, #0]
 800ab3a:	2b3a      	cmp	r3, #58	; 0x3a
 800ab3c:	d11c      	bne.n	800ab78 <get_ldnumber+0x76>
			tp = *path;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	1c5a      	adds	r2, r3, #1
 800ab48:	60fa      	str	r2, [r7, #12]
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	3b30      	subs	r3, #48	; 0x30
 800ab4e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2b09      	cmp	r3, #9
 800ab54:	d80e      	bhi.n	800ab74 <get_ldnumber+0x72>
 800ab56:	68fa      	ldr	r2, [r7, #12]
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d10a      	bne.n	800ab74 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d107      	bne.n	800ab74 <get_ldnumber+0x72>
					vol = (int)i;
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	3301      	adds	r3, #1
 800ab6c:	617b      	str	r3, [r7, #20]
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	697a      	ldr	r2, [r7, #20]
 800ab72:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ab74:	693b      	ldr	r3, [r7, #16]
 800ab76:	e002      	b.n	800ab7e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ab78:	2300      	movs	r3, #0
 800ab7a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ab7c:	693b      	ldr	r3, [r7, #16]
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	371c      	adds	r7, #28
 800ab82:	46bd      	mov	sp, r7
 800ab84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab88:	4770      	bx	lr
	...

0800ab8c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b082      	sub	sp, #8
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	70da      	strb	r2, [r3, #3]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f04f 32ff 	mov.w	r2, #4294967295
 800aba2:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800aba4:	6839      	ldr	r1, [r7, #0]
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f7ff f8d8 	bl	8009d5c <move_window>
 800abac:	4603      	mov	r3, r0
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d001      	beq.n	800abb6 <check_fs+0x2a>
 800abb2:	2304      	movs	r3, #4
 800abb4:	e038      	b.n	800ac28 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	3330      	adds	r3, #48	; 0x30
 800abba:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800abbe:	4618      	mov	r0, r3
 800abc0:	f7fe fe1c 	bl	80097fc <ld_word>
 800abc4:	4603      	mov	r3, r0
 800abc6:	461a      	mov	r2, r3
 800abc8:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800abcc:	429a      	cmp	r2, r3
 800abce:	d001      	beq.n	800abd4 <check_fs+0x48>
 800abd0:	2303      	movs	r3, #3
 800abd2:	e029      	b.n	800ac28 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800abda:	2be9      	cmp	r3, #233	; 0xe9
 800abdc:	d009      	beq.n	800abf2 <check_fs+0x66>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800abe4:	2beb      	cmp	r3, #235	; 0xeb
 800abe6:	d11e      	bne.n	800ac26 <check_fs+0x9a>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800abee:	2b90      	cmp	r3, #144	; 0x90
 800abf0:	d119      	bne.n	800ac26 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	3330      	adds	r3, #48	; 0x30
 800abf6:	3336      	adds	r3, #54	; 0x36
 800abf8:	4618      	mov	r0, r3
 800abfa:	f7fe fe17 	bl	800982c <ld_dword>
 800abfe:	4603      	mov	r3, r0
 800ac00:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ac04:	4a0a      	ldr	r2, [pc, #40]	; (800ac30 <check_fs+0xa4>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d101      	bne.n	800ac0e <check_fs+0x82>
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	e00c      	b.n	800ac28 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	3330      	adds	r3, #48	; 0x30
 800ac12:	3352      	adds	r3, #82	; 0x52
 800ac14:	4618      	mov	r0, r3
 800ac16:	f7fe fe09 	bl	800982c <ld_dword>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	4a05      	ldr	r2, [pc, #20]	; (800ac34 <check_fs+0xa8>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d101      	bne.n	800ac26 <check_fs+0x9a>
 800ac22:	2300      	movs	r3, #0
 800ac24:	e000      	b.n	800ac28 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ac26:	2302      	movs	r3, #2
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3708      	adds	r7, #8
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bd80      	pop	{r7, pc}
 800ac30:	00544146 	.word	0x00544146
 800ac34:	33544146 	.word	0x33544146

0800ac38 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b096      	sub	sp, #88	; 0x58
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	60f8      	str	r0, [r7, #12]
 800ac40:	60b9      	str	r1, [r7, #8]
 800ac42:	4613      	mov	r3, r2
 800ac44:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ac4c:	68f8      	ldr	r0, [r7, #12]
 800ac4e:	f7ff ff58 	bl	800ab02 <get_ldnumber>
 800ac52:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ac54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	da01      	bge.n	800ac5e <find_volume+0x26>
 800ac5a:	230b      	movs	r3, #11
 800ac5c:	e22e      	b.n	800b0bc <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ac5e:	4aa8      	ldr	r2, [pc, #672]	; (800af00 <find_volume+0x2c8>)
 800ac60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac66:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ac68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d101      	bne.n	800ac72 <find_volume+0x3a>
 800ac6e:	230c      	movs	r3, #12
 800ac70:	e224      	b.n	800b0bc <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ac76:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ac78:	79fb      	ldrb	r3, [r7, #7]
 800ac7a:	f023 0301 	bic.w	r3, r3, #1
 800ac7e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ac80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac82:	781b      	ldrb	r3, [r3, #0]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d01a      	beq.n	800acbe <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ac88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac8a:	785b      	ldrb	r3, [r3, #1]
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7fe fd17 	bl	80096c0 <disk_status>
 800ac92:	4603      	mov	r3, r0
 800ac94:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ac98:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ac9c:	f003 0301 	and.w	r3, r3, #1
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d10c      	bne.n	800acbe <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800aca4:	79fb      	ldrb	r3, [r7, #7]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d007      	beq.n	800acba <find_volume+0x82>
 800acaa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800acae:	f003 0304 	and.w	r3, r3, #4
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d001      	beq.n	800acba <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800acb6:	230a      	movs	r3, #10
 800acb8:	e200      	b.n	800b0bc <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800acba:	2300      	movs	r3, #0
 800acbc:	e1fe      	b.n	800b0bc <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800acbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acc0:	2200      	movs	r2, #0
 800acc2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800acc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acca:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800accc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acce:	785b      	ldrb	r3, [r3, #1]
 800acd0:	4618      	mov	r0, r3
 800acd2:	f7fe fd0f 	bl	80096f4 <disk_initialize>
 800acd6:	4603      	mov	r3, r0
 800acd8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800acdc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ace0:	f003 0301 	and.w	r3, r3, #1
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d001      	beq.n	800acec <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800ace8:	2303      	movs	r3, #3
 800acea:	e1e7      	b.n	800b0bc <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800acec:	79fb      	ldrb	r3, [r7, #7]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d007      	beq.n	800ad02 <find_volume+0xca>
 800acf2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800acf6:	f003 0304 	and.w	r3, r3, #4
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d001      	beq.n	800ad02 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800acfe:	230a      	movs	r3, #10
 800ad00:	e1dc      	b.n	800b0bc <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800ad02:	2300      	movs	r3, #0
 800ad04:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800ad06:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ad08:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ad0a:	f7ff ff3f 	bl	800ab8c <check_fs>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800ad14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ad18:	2b02      	cmp	r3, #2
 800ad1a:	d14b      	bne.n	800adb4 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	643b      	str	r3, [r7, #64]	; 0x40
 800ad20:	e01f      	b.n	800ad62 <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800ad22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad24:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ad28:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad2a:	011b      	lsls	r3, r3, #4
 800ad2c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800ad30:	4413      	add	r3, r2
 800ad32:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800ad34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad36:	3304      	adds	r3, #4
 800ad38:	781b      	ldrb	r3, [r3, #0]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d006      	beq.n	800ad4c <find_volume+0x114>
 800ad3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad40:	3308      	adds	r3, #8
 800ad42:	4618      	mov	r0, r3
 800ad44:	f7fe fd72 	bl	800982c <ld_dword>
 800ad48:	4602      	mov	r2, r0
 800ad4a:	e000      	b.n	800ad4e <find_volume+0x116>
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad50:	009b      	lsls	r3, r3, #2
 800ad52:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800ad56:	440b      	add	r3, r1
 800ad58:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800ad5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad5e:	3301      	adds	r3, #1
 800ad60:	643b      	str	r3, [r7, #64]	; 0x40
 800ad62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad64:	2b03      	cmp	r3, #3
 800ad66:	d9dc      	bls.n	800ad22 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800ad68:	2300      	movs	r3, #0
 800ad6a:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800ad6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d002      	beq.n	800ad78 <find_volume+0x140>
 800ad72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad74:	3b01      	subs	r3, #1
 800ad76:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800ad78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800ad80:	4413      	add	r3, r2
 800ad82:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800ad86:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800ad88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d005      	beq.n	800ad9a <find_volume+0x162>
 800ad8e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800ad90:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ad92:	f7ff fefb 	bl	800ab8c <check_fs>
 800ad96:	4603      	mov	r3, r0
 800ad98:	e000      	b.n	800ad9c <find_volume+0x164>
 800ad9a:	2303      	movs	r3, #3
 800ad9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800ada0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800ada4:	2b01      	cmp	r3, #1
 800ada6:	d905      	bls.n	800adb4 <find_volume+0x17c>
 800ada8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800adaa:	3301      	adds	r3, #1
 800adac:	643b      	str	r3, [r7, #64]	; 0x40
 800adae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800adb0:	2b03      	cmp	r3, #3
 800adb2:	d9e1      	bls.n	800ad78 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800adb4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800adb8:	2b04      	cmp	r3, #4
 800adba:	d101      	bne.n	800adc0 <find_volume+0x188>
 800adbc:	2301      	movs	r3, #1
 800adbe:	e17d      	b.n	800b0bc <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800adc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800adc4:	2b01      	cmp	r3, #1
 800adc6:	d901      	bls.n	800adcc <find_volume+0x194>
 800adc8:	230d      	movs	r3, #13
 800adca:	e177      	b.n	800b0bc <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800adcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adce:	3330      	adds	r3, #48	; 0x30
 800add0:	330b      	adds	r3, #11
 800add2:	4618      	mov	r0, r3
 800add4:	f7fe fd12 	bl	80097fc <ld_word>
 800add8:	4603      	mov	r3, r0
 800adda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adde:	d001      	beq.n	800ade4 <find_volume+0x1ac>
 800ade0:	230d      	movs	r3, #13
 800ade2:	e16b      	b.n	800b0bc <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ade4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ade6:	3330      	adds	r3, #48	; 0x30
 800ade8:	3316      	adds	r3, #22
 800adea:	4618      	mov	r0, r3
 800adec:	f7fe fd06 	bl	80097fc <ld_word>
 800adf0:	4603      	mov	r3, r0
 800adf2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800adf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d106      	bne.n	800ae08 <find_volume+0x1d0>
 800adfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adfc:	3330      	adds	r3, #48	; 0x30
 800adfe:	3324      	adds	r3, #36	; 0x24
 800ae00:	4618      	mov	r0, r3
 800ae02:	f7fe fd13 	bl	800982c <ld_dword>
 800ae06:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800ae08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ae0c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ae0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae10:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800ae14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae16:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ae18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae1a:	789b      	ldrb	r3, [r3, #2]
 800ae1c:	2b01      	cmp	r3, #1
 800ae1e:	d005      	beq.n	800ae2c <find_volume+0x1f4>
 800ae20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae22:	789b      	ldrb	r3, [r3, #2]
 800ae24:	2b02      	cmp	r3, #2
 800ae26:	d001      	beq.n	800ae2c <find_volume+0x1f4>
 800ae28:	230d      	movs	r3, #13
 800ae2a:	e147      	b.n	800b0bc <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ae2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae2e:	789b      	ldrb	r3, [r3, #2]
 800ae30:	461a      	mov	r2, r3
 800ae32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae34:	fb02 f303 	mul.w	r3, r2, r3
 800ae38:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ae3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae40:	b29a      	uxth	r2, r3
 800ae42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae44:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ae46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae48:	895b      	ldrh	r3, [r3, #10]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d008      	beq.n	800ae60 <find_volume+0x228>
 800ae4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae50:	895b      	ldrh	r3, [r3, #10]
 800ae52:	461a      	mov	r2, r3
 800ae54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae56:	895b      	ldrh	r3, [r3, #10]
 800ae58:	3b01      	subs	r3, #1
 800ae5a:	4013      	ands	r3, r2
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d001      	beq.n	800ae64 <find_volume+0x22c>
 800ae60:	230d      	movs	r3, #13
 800ae62:	e12b      	b.n	800b0bc <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ae64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae66:	3330      	adds	r3, #48	; 0x30
 800ae68:	3311      	adds	r3, #17
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	f7fe fcc6 	bl	80097fc <ld_word>
 800ae70:	4603      	mov	r3, r0
 800ae72:	461a      	mov	r2, r3
 800ae74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae76:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ae78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae7a:	891b      	ldrh	r3, [r3, #8]
 800ae7c:	f003 030f 	and.w	r3, r3, #15
 800ae80:	b29b      	uxth	r3, r3
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d001      	beq.n	800ae8a <find_volume+0x252>
 800ae86:	230d      	movs	r3, #13
 800ae88:	e118      	b.n	800b0bc <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ae8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae8c:	3330      	adds	r3, #48	; 0x30
 800ae8e:	3313      	adds	r3, #19
 800ae90:	4618      	mov	r0, r3
 800ae92:	f7fe fcb3 	bl	80097fc <ld_word>
 800ae96:	4603      	mov	r3, r0
 800ae98:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ae9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d106      	bne.n	800aeae <find_volume+0x276>
 800aea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aea2:	3330      	adds	r3, #48	; 0x30
 800aea4:	3320      	adds	r3, #32
 800aea6:	4618      	mov	r0, r3
 800aea8:	f7fe fcc0 	bl	800982c <ld_dword>
 800aeac:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800aeae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeb0:	3330      	adds	r3, #48	; 0x30
 800aeb2:	330e      	adds	r3, #14
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	f7fe fca1 	bl	80097fc <ld_word>
 800aeba:	4603      	mov	r3, r0
 800aebc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800aebe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d101      	bne.n	800aec8 <find_volume+0x290>
 800aec4:	230d      	movs	r3, #13
 800aec6:	e0f9      	b.n	800b0bc <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800aec8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800aeca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aecc:	4413      	add	r3, r2
 800aece:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aed0:	8912      	ldrh	r2, [r2, #8]
 800aed2:	0912      	lsrs	r2, r2, #4
 800aed4:	b292      	uxth	r2, r2
 800aed6:	4413      	add	r3, r2
 800aed8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800aeda:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aede:	429a      	cmp	r2, r3
 800aee0:	d201      	bcs.n	800aee6 <find_volume+0x2ae>
 800aee2:	230d      	movs	r3, #13
 800aee4:	e0ea      	b.n	800b0bc <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800aee6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeea:	1ad3      	subs	r3, r2, r3
 800aeec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aeee:	8952      	ldrh	r2, [r2, #10]
 800aef0:	fbb3 f3f2 	udiv	r3, r3, r2
 800aef4:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800aef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d103      	bne.n	800af04 <find_volume+0x2cc>
 800aefc:	230d      	movs	r3, #13
 800aefe:	e0dd      	b.n	800b0bc <find_volume+0x484>
 800af00:	20000038 	.word	0x20000038
		fmt = FS_FAT32;
 800af04:	2303      	movs	r3, #3
 800af06:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800af0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af0c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800af10:	4293      	cmp	r3, r2
 800af12:	d802      	bhi.n	800af1a <find_volume+0x2e2>
 800af14:	2302      	movs	r3, #2
 800af16:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800af1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af1c:	f640 72f5 	movw	r2, #4085	; 0xff5
 800af20:	4293      	cmp	r3, r2
 800af22:	d802      	bhi.n	800af2a <find_volume+0x2f2>
 800af24:	2301      	movs	r3, #1
 800af26:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800af2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af2c:	1c9a      	adds	r2, r3, #2
 800af2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af30:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800af32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af34:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800af36:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800af38:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800af3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af3c:	441a      	add	r2, r3
 800af3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af40:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800af42:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800af44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af46:	441a      	add	r2, r3
 800af48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af4a:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800af4c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af50:	2b03      	cmp	r3, #3
 800af52:	d11e      	bne.n	800af92 <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800af54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af56:	3330      	adds	r3, #48	; 0x30
 800af58:	332a      	adds	r3, #42	; 0x2a
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7fe fc4e 	bl	80097fc <ld_word>
 800af60:	4603      	mov	r3, r0
 800af62:	2b00      	cmp	r3, #0
 800af64:	d001      	beq.n	800af6a <find_volume+0x332>
 800af66:	230d      	movs	r3, #13
 800af68:	e0a8      	b.n	800b0bc <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800af6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af6c:	891b      	ldrh	r3, [r3, #8]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d001      	beq.n	800af76 <find_volume+0x33e>
 800af72:	230d      	movs	r3, #13
 800af74:	e0a2      	b.n	800b0bc <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800af76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af78:	3330      	adds	r3, #48	; 0x30
 800af7a:	332c      	adds	r3, #44	; 0x2c
 800af7c:	4618      	mov	r0, r3
 800af7e:	f7fe fc55 	bl	800982c <ld_dword>
 800af82:	4602      	mov	r2, r0
 800af84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af86:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800af88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af8a:	695b      	ldr	r3, [r3, #20]
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	647b      	str	r3, [r7, #68]	; 0x44
 800af90:	e01f      	b.n	800afd2 <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800af92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af94:	891b      	ldrh	r3, [r3, #8]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d101      	bne.n	800af9e <find_volume+0x366>
 800af9a:	230d      	movs	r3, #13
 800af9c:	e08e      	b.n	800b0bc <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800af9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa0:	6a1a      	ldr	r2, [r3, #32]
 800afa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800afa4:	441a      	add	r2, r3
 800afa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800afaa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800afae:	2b02      	cmp	r3, #2
 800afb0:	d103      	bne.n	800afba <find_volume+0x382>
 800afb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afb4:	695b      	ldr	r3, [r3, #20]
 800afb6:	005b      	lsls	r3, r3, #1
 800afb8:	e00a      	b.n	800afd0 <find_volume+0x398>
 800afba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afbc:	695a      	ldr	r2, [r3, #20]
 800afbe:	4613      	mov	r3, r2
 800afc0:	005b      	lsls	r3, r3, #1
 800afc2:	4413      	add	r3, r2
 800afc4:	085a      	lsrs	r2, r3, #1
 800afc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afc8:	695b      	ldr	r3, [r3, #20]
 800afca:	f003 0301 	and.w	r3, r3, #1
 800afce:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800afd0:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800afd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afd4:	699a      	ldr	r2, [r3, #24]
 800afd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800afd8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800afdc:	0a5b      	lsrs	r3, r3, #9
 800afde:	429a      	cmp	r2, r3
 800afe0:	d201      	bcs.n	800afe6 <find_volume+0x3ae>
 800afe2:	230d      	movs	r3, #13
 800afe4:	e06a      	b.n	800b0bc <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800afe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afe8:	f04f 32ff 	mov.w	r2, #4294967295
 800afec:	611a      	str	r2, [r3, #16]
 800afee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aff0:	691a      	ldr	r2, [r3, #16]
 800aff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aff4:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800aff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aff8:	2280      	movs	r2, #128	; 0x80
 800affa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800affc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b000:	2b03      	cmp	r3, #3
 800b002:	d149      	bne.n	800b098 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b006:	3330      	adds	r3, #48	; 0x30
 800b008:	3330      	adds	r3, #48	; 0x30
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fe fbf6 	bl	80097fc <ld_word>
 800b010:	4603      	mov	r3, r0
 800b012:	2b01      	cmp	r3, #1
 800b014:	d140      	bne.n	800b098 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b016:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b018:	3301      	adds	r3, #1
 800b01a:	4619      	mov	r1, r3
 800b01c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b01e:	f7fe fe9d 	bl	8009d5c <move_window>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d137      	bne.n	800b098 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800b028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b02a:	2200      	movs	r2, #0
 800b02c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b030:	3330      	adds	r3, #48	; 0x30
 800b032:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b036:	4618      	mov	r0, r3
 800b038:	f7fe fbe0 	bl	80097fc <ld_word>
 800b03c:	4603      	mov	r3, r0
 800b03e:	461a      	mov	r2, r3
 800b040:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b044:	429a      	cmp	r2, r3
 800b046:	d127      	bne.n	800b098 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b04a:	3330      	adds	r3, #48	; 0x30
 800b04c:	4618      	mov	r0, r3
 800b04e:	f7fe fbed 	bl	800982c <ld_dword>
 800b052:	4603      	mov	r3, r0
 800b054:	4a1b      	ldr	r2, [pc, #108]	; (800b0c4 <find_volume+0x48c>)
 800b056:	4293      	cmp	r3, r2
 800b058:	d11e      	bne.n	800b098 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b05a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b05c:	3330      	adds	r3, #48	; 0x30
 800b05e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b062:	4618      	mov	r0, r3
 800b064:	f7fe fbe2 	bl	800982c <ld_dword>
 800b068:	4603      	mov	r3, r0
 800b06a:	4a17      	ldr	r2, [pc, #92]	; (800b0c8 <find_volume+0x490>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d113      	bne.n	800b098 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b072:	3330      	adds	r3, #48	; 0x30
 800b074:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800b078:	4618      	mov	r0, r3
 800b07a:	f7fe fbd7 	bl	800982c <ld_dword>
 800b07e:	4602      	mov	r2, r0
 800b080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b082:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b086:	3330      	adds	r3, #48	; 0x30
 800b088:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800b08c:	4618      	mov	r0, r3
 800b08e:	f7fe fbcd 	bl	800982c <ld_dword>
 800b092:	4602      	mov	r2, r0
 800b094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b096:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b09a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b09e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b0a0:	4b0a      	ldr	r3, [pc, #40]	; (800b0cc <find_volume+0x494>)
 800b0a2:	881b      	ldrh	r3, [r3, #0]
 800b0a4:	3301      	adds	r3, #1
 800b0a6:	b29a      	uxth	r2, r3
 800b0a8:	4b08      	ldr	r3, [pc, #32]	; (800b0cc <find_volume+0x494>)
 800b0aa:	801a      	strh	r2, [r3, #0]
 800b0ac:	4b07      	ldr	r3, [pc, #28]	; (800b0cc <find_volume+0x494>)
 800b0ae:	881a      	ldrh	r2, [r3, #0]
 800b0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b2:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b0b4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b0b6:	f7fe fde9 	bl	8009c8c <clear_lock>
#endif
	return FR_OK;
 800b0ba:	2300      	movs	r3, #0
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3758      	adds	r7, #88	; 0x58
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}
 800b0c4:	41615252 	.word	0x41615252
 800b0c8:	61417272 	.word	0x61417272
 800b0cc:	2000003c 	.word	0x2000003c

0800b0d0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b0da:	2309      	movs	r3, #9
 800b0dc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d01c      	beq.n	800b11e <validate+0x4e>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d018      	beq.n	800b11e <validate+0x4e>
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d013      	beq.n	800b11e <validate+0x4e>
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	889a      	ldrh	r2, [r3, #4]
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	88db      	ldrh	r3, [r3, #6]
 800b100:	429a      	cmp	r2, r3
 800b102:	d10c      	bne.n	800b11e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	785b      	ldrb	r3, [r3, #1]
 800b10a:	4618      	mov	r0, r3
 800b10c:	f7fe fad8 	bl	80096c0 <disk_status>
 800b110:	4603      	mov	r3, r0
 800b112:	f003 0301 	and.w	r3, r3, #1
 800b116:	2b00      	cmp	r3, #0
 800b118:	d101      	bne.n	800b11e <validate+0x4e>
			res = FR_OK;
 800b11a:	2300      	movs	r3, #0
 800b11c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b11e:	7bfb      	ldrb	r3, [r7, #15]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d102      	bne.n	800b12a <validate+0x5a>
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	e000      	b.n	800b12c <validate+0x5c>
 800b12a:	2300      	movs	r3, #0
 800b12c:	683a      	ldr	r2, [r7, #0]
 800b12e:	6013      	str	r3, [r2, #0]
	return res;
 800b130:	7bfb      	ldrb	r3, [r7, #15]
}
 800b132:	4618      	mov	r0, r3
 800b134:	3710      	adds	r7, #16
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
	...

0800b13c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b088      	sub	sp, #32
 800b140:	af00      	add	r7, sp, #0
 800b142:	60f8      	str	r0, [r7, #12]
 800b144:	60b9      	str	r1, [r7, #8]
 800b146:	4613      	mov	r3, r2
 800b148:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b14e:	f107 0310 	add.w	r3, r7, #16
 800b152:	4618      	mov	r0, r3
 800b154:	f7ff fcd5 	bl	800ab02 <get_ldnumber>
 800b158:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b15a:	69fb      	ldr	r3, [r7, #28]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	da01      	bge.n	800b164 <f_mount+0x28>
 800b160:	230b      	movs	r3, #11
 800b162:	e02b      	b.n	800b1bc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b164:	4a17      	ldr	r2, [pc, #92]	; (800b1c4 <f_mount+0x88>)
 800b166:	69fb      	ldr	r3, [r7, #28]
 800b168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b16c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b16e:	69bb      	ldr	r3, [r7, #24]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d005      	beq.n	800b180 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b174:	69b8      	ldr	r0, [r7, #24]
 800b176:	f7fe fd89 	bl	8009c8c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b17a:	69bb      	ldr	r3, [r7, #24]
 800b17c:	2200      	movs	r2, #0
 800b17e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d002      	beq.n	800b18c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2200      	movs	r2, #0
 800b18a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b18c:	68fa      	ldr	r2, [r7, #12]
 800b18e:	490d      	ldr	r1, [pc, #52]	; (800b1c4 <f_mount+0x88>)
 800b190:	69fb      	ldr	r3, [r7, #28]
 800b192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d002      	beq.n	800b1a2 <f_mount+0x66>
 800b19c:	79fb      	ldrb	r3, [r7, #7]
 800b19e:	2b01      	cmp	r3, #1
 800b1a0:	d001      	beq.n	800b1a6 <f_mount+0x6a>
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	e00a      	b.n	800b1bc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b1a6:	f107 010c 	add.w	r1, r7, #12
 800b1aa:	f107 0308 	add.w	r3, r7, #8
 800b1ae:	2200      	movs	r2, #0
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f7ff fd41 	bl	800ac38 <find_volume>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b1ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1bc:	4618      	mov	r0, r3
 800b1be:	3720      	adds	r7, #32
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}
 800b1c4:	20000038 	.word	0x20000038

0800b1c8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b098      	sub	sp, #96	; 0x60
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	4613      	mov	r3, r2
 800b1d4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d101      	bne.n	800b1e0 <f_open+0x18>
 800b1dc:	2309      	movs	r3, #9
 800b1de:	e1ad      	b.n	800b53c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b1e0:	79fb      	ldrb	r3, [r7, #7]
 800b1e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b1e6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b1e8:	79fa      	ldrb	r2, [r7, #7]
 800b1ea:	f107 0110 	add.w	r1, r7, #16
 800b1ee:	f107 0308 	add.w	r3, r7, #8
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f7ff fd20 	bl	800ac38 <find_volume>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800b1fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b202:	2b00      	cmp	r3, #0
 800b204:	f040 8191 	bne.w	800b52a <f_open+0x362>
		dj.obj.fs = fs;
 800b208:	693b      	ldr	r3, [r7, #16]
 800b20a:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b20c:	68ba      	ldr	r2, [r7, #8]
 800b20e:	f107 0314 	add.w	r3, r7, #20
 800b212:	4611      	mov	r1, r2
 800b214:	4618      	mov	r0, r3
 800b216:	f7ff fc03 	bl	800aa20 <follow_path>
 800b21a:	4603      	mov	r3, r0
 800b21c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b220:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b224:	2b00      	cmp	r3, #0
 800b226:	d11a      	bne.n	800b25e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b228:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b22c:	b25b      	sxtb	r3, r3
 800b22e:	2b00      	cmp	r3, #0
 800b230:	da03      	bge.n	800b23a <f_open+0x72>
				res = FR_INVALID_NAME;
 800b232:	2306      	movs	r3, #6
 800b234:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b238:	e011      	b.n	800b25e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b23a:	79fb      	ldrb	r3, [r7, #7]
 800b23c:	f023 0301 	bic.w	r3, r3, #1
 800b240:	2b00      	cmp	r3, #0
 800b242:	bf14      	ite	ne
 800b244:	2301      	movne	r3, #1
 800b246:	2300      	moveq	r3, #0
 800b248:	b2db      	uxtb	r3, r3
 800b24a:	461a      	mov	r2, r3
 800b24c:	f107 0314 	add.w	r3, r7, #20
 800b250:	4611      	mov	r1, r2
 800b252:	4618      	mov	r0, r3
 800b254:	f7fe fbd2 	bl	80099fc <chk_lock>
 800b258:	4603      	mov	r3, r0
 800b25a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b25e:	79fb      	ldrb	r3, [r7, #7]
 800b260:	f003 031c 	and.w	r3, r3, #28
 800b264:	2b00      	cmp	r3, #0
 800b266:	d07f      	beq.n	800b368 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800b268:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d017      	beq.n	800b2a0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b270:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b274:	2b04      	cmp	r3, #4
 800b276:	d10e      	bne.n	800b296 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b278:	f7fe fc1c 	bl	8009ab4 <enq_lock>
 800b27c:	4603      	mov	r3, r0
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d006      	beq.n	800b290 <f_open+0xc8>
 800b282:	f107 0314 	add.w	r3, r7, #20
 800b286:	4618      	mov	r0, r3
 800b288:	f7ff fb03 	bl	800a892 <dir_register>
 800b28c:	4603      	mov	r3, r0
 800b28e:	e000      	b.n	800b292 <f_open+0xca>
 800b290:	2312      	movs	r3, #18
 800b292:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b296:	79fb      	ldrb	r3, [r7, #7]
 800b298:	f043 0308 	orr.w	r3, r3, #8
 800b29c:	71fb      	strb	r3, [r7, #7]
 800b29e:	e010      	b.n	800b2c2 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b2a0:	7ebb      	ldrb	r3, [r7, #26]
 800b2a2:	f003 0311 	and.w	r3, r3, #17
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	d003      	beq.n	800b2b2 <f_open+0xea>
					res = FR_DENIED;
 800b2aa:	2307      	movs	r3, #7
 800b2ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b2b0:	e007      	b.n	800b2c2 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800b2b2:	79fb      	ldrb	r3, [r7, #7]
 800b2b4:	f003 0304 	and.w	r3, r3, #4
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d002      	beq.n	800b2c2 <f_open+0xfa>
 800b2bc:	2308      	movs	r3, #8
 800b2be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b2c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d168      	bne.n	800b39c <f_open+0x1d4>
 800b2ca:	79fb      	ldrb	r3, [r7, #7]
 800b2cc:	f003 0308 	and.w	r3, r3, #8
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d063      	beq.n	800b39c <f_open+0x1d4>
				dw = GET_FATTIME();
 800b2d4:	f7fd ffa4 	bl	8009220 <get_fattime>
 800b2d8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800b2da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2dc:	330e      	adds	r3, #14
 800b2de:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b2e0:	4618      	mov	r0, r3
 800b2e2:	f7fe fae1 	bl	80098a8 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800b2e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2e8:	3316      	adds	r3, #22
 800b2ea:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7fe fadb 	bl	80098a8 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b2f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2f4:	330b      	adds	r3, #11
 800b2f6:	2220      	movs	r2, #32
 800b2f8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b2fe:	4611      	mov	r1, r2
 800b300:	4618      	mov	r0, r3
 800b302:	f7ff fa32 	bl	800a76a <ld_clust>
 800b306:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b30c:	2200      	movs	r2, #0
 800b30e:	4618      	mov	r0, r3
 800b310:	f7ff fa4a 	bl	800a7a8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800b314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b316:	331c      	adds	r3, #28
 800b318:	2100      	movs	r1, #0
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7fe fac4 	bl	80098a8 <st_dword>
					fs->wflag = 1;
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	2201      	movs	r2, #1
 800b324:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800b326:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d037      	beq.n	800b39c <f_open+0x1d4>
						dw = fs->winsect;
 800b32c:	693b      	ldr	r3, [r7, #16]
 800b32e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b330:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800b332:	f107 0314 	add.w	r3, r7, #20
 800b336:	2200      	movs	r2, #0
 800b338:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7fe ff5d 	bl	800a1fa <remove_chain>
 800b340:	4603      	mov	r3, r0
 800b342:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800b346:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d126      	bne.n	800b39c <f_open+0x1d4>
							res = move_window(fs, dw);
 800b34e:	693b      	ldr	r3, [r7, #16]
 800b350:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b352:	4618      	mov	r0, r3
 800b354:	f7fe fd02 	bl	8009d5c <move_window>
 800b358:	4603      	mov	r3, r0
 800b35a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b35e:	693b      	ldr	r3, [r7, #16]
 800b360:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b362:	3a01      	subs	r2, #1
 800b364:	60da      	str	r2, [r3, #12]
 800b366:	e019      	b.n	800b39c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800b368:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d115      	bne.n	800b39c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b370:	7ebb      	ldrb	r3, [r7, #26]
 800b372:	f003 0310 	and.w	r3, r3, #16
 800b376:	2b00      	cmp	r3, #0
 800b378:	d003      	beq.n	800b382 <f_open+0x1ba>
					res = FR_NO_FILE;
 800b37a:	2304      	movs	r3, #4
 800b37c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b380:	e00c      	b.n	800b39c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800b382:	79fb      	ldrb	r3, [r7, #7]
 800b384:	f003 0302 	and.w	r3, r3, #2
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d007      	beq.n	800b39c <f_open+0x1d4>
 800b38c:	7ebb      	ldrb	r3, [r7, #26]
 800b38e:	f003 0301 	and.w	r3, r3, #1
 800b392:	2b00      	cmp	r3, #0
 800b394:	d002      	beq.n	800b39c <f_open+0x1d4>
						res = FR_DENIED;
 800b396:	2307      	movs	r3, #7
 800b398:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800b39c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d128      	bne.n	800b3f6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b3a4:	79fb      	ldrb	r3, [r7, #7]
 800b3a6:	f003 0308 	and.w	r3, r3, #8
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d003      	beq.n	800b3b6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800b3ae:	79fb      	ldrb	r3, [r7, #7]
 800b3b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3b4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800b3be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b3c4:	79fb      	ldrb	r3, [r7, #7]
 800b3c6:	f023 0301 	bic.w	r3, r3, #1
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	bf14      	ite	ne
 800b3ce:	2301      	movne	r3, #1
 800b3d0:	2300      	moveq	r3, #0
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	f107 0314 	add.w	r3, r7, #20
 800b3da:	4611      	mov	r1, r2
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f7fe fb8b 	bl	8009af8 <inc_lock>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	691b      	ldr	r3, [r3, #16]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d102      	bne.n	800b3f6 <f_open+0x22e>
 800b3f0:	2302      	movs	r3, #2
 800b3f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b3f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	f040 8095 	bne.w	800b52a <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b404:	4611      	mov	r1, r2
 800b406:	4618      	mov	r0, r3
 800b408:	f7ff f9af 	bl	800a76a <ld_clust>
 800b40c:	4602      	mov	r2, r0
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800b412:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b414:	331c      	adds	r3, #28
 800b416:	4618      	mov	r0, r3
 800b418:	f7fe fa08 	bl	800982c <ld_dword>
 800b41c:	4602      	mov	r2, r0
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	2200      	movs	r2, #0
 800b426:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800b428:	693a      	ldr	r2, [r7, #16]
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	88da      	ldrh	r2, [r3, #6]
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	79fa      	ldrb	r2, [r7, #7]
 800b43a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	2200      	movs	r2, #0
 800b440:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2200      	movs	r2, #0
 800b446:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	2200      	movs	r2, #0
 800b44c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	3330      	adds	r3, #48	; 0x30
 800b452:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b456:	2100      	movs	r1, #0
 800b458:	4618      	mov	r0, r3
 800b45a:	f7fe fa72 	bl	8009942 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b45e:	79fb      	ldrb	r3, [r7, #7]
 800b460:	f003 0320 	and.w	r3, r3, #32
 800b464:	2b00      	cmp	r3, #0
 800b466:	d060      	beq.n	800b52a <f_open+0x362>
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	68db      	ldr	r3, [r3, #12]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d05c      	beq.n	800b52a <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	68da      	ldr	r2, [r3, #12]
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	895b      	ldrh	r3, [r3, #10]
 800b47c:	025b      	lsls	r3, r3, #9
 800b47e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	689b      	ldr	r3, [r3, #8]
 800b484:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	68db      	ldr	r3, [r3, #12]
 800b48a:	657b      	str	r3, [r7, #84]	; 0x54
 800b48c:	e016      	b.n	800b4bc <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b492:	4618      	mov	r0, r3
 800b494:	f7fe fd1d 	bl	8009ed2 <get_fat>
 800b498:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800b49a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d802      	bhi.n	800b4a6 <f_open+0x2de>
 800b4a0:	2302      	movs	r3, #2
 800b4a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b4a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b4a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4ac:	d102      	bne.n	800b4b4 <f_open+0x2ec>
 800b4ae:	2301      	movs	r3, #1
 800b4b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b4b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b4b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4b8:	1ad3      	subs	r3, r2, r3
 800b4ba:	657b      	str	r3, [r7, #84]	; 0x54
 800b4bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d103      	bne.n	800b4cc <f_open+0x304>
 800b4c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b4c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4c8:	429a      	cmp	r2, r3
 800b4ca:	d8e0      	bhi.n	800b48e <f_open+0x2c6>
				}
				fp->clust = clst;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b4d0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b4d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d127      	bne.n	800b52a <f_open+0x362>
 800b4da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b4dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d022      	beq.n	800b52a <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f7fe fcd3 	bl	8009e94 <clust2sect>
 800b4ee:	6478      	str	r0, [r7, #68]	; 0x44
 800b4f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d103      	bne.n	800b4fe <f_open+0x336>
						res = FR_INT_ERR;
 800b4f6:	2302      	movs	r3, #2
 800b4f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b4fc:	e015      	b.n	800b52a <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b4fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b500:	0a5a      	lsrs	r2, r3, #9
 800b502:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b504:	441a      	add	r2, r3
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	7858      	ldrb	r0, [r3, #1]
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	6a1a      	ldr	r2, [r3, #32]
 800b518:	2301      	movs	r3, #1
 800b51a:	f7fe f911 	bl	8009740 <disk_read>
 800b51e:	4603      	mov	r3, r0
 800b520:	2b00      	cmp	r3, #0
 800b522:	d002      	beq.n	800b52a <f_open+0x362>
 800b524:	2301      	movs	r3, #1
 800b526:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b52a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d002      	beq.n	800b538 <f_open+0x370>
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	2200      	movs	r2, #0
 800b536:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b538:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800b53c:	4618      	mov	r0, r3
 800b53e:	3760      	adds	r7, #96	; 0x60
 800b540:	46bd      	mov	sp, r7
 800b542:	bd80      	pop	{r7, pc}

0800b544 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b08c      	sub	sp, #48	; 0x30
 800b548:	af00      	add	r7, sp, #0
 800b54a:	60f8      	str	r0, [r7, #12]
 800b54c:	60b9      	str	r1, [r7, #8]
 800b54e:	607a      	str	r2, [r7, #4]
 800b550:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	2200      	movs	r2, #0
 800b55a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	f107 0210 	add.w	r2, r7, #16
 800b562:	4611      	mov	r1, r2
 800b564:	4618      	mov	r0, r3
 800b566:	f7ff fdb3 	bl	800b0d0 <validate>
 800b56a:	4603      	mov	r3, r0
 800b56c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b570:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b574:	2b00      	cmp	r3, #0
 800b576:	d107      	bne.n	800b588 <f_write+0x44>
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	7d5b      	ldrb	r3, [r3, #21]
 800b57c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b580:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b584:	2b00      	cmp	r3, #0
 800b586:	d002      	beq.n	800b58e <f_write+0x4a>
 800b588:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b58c:	e14b      	b.n	800b826 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	7d1b      	ldrb	r3, [r3, #20]
 800b592:	f003 0302 	and.w	r3, r3, #2
 800b596:	2b00      	cmp	r3, #0
 800b598:	d101      	bne.n	800b59e <f_write+0x5a>
 800b59a:	2307      	movs	r3, #7
 800b59c:	e143      	b.n	800b826 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	699a      	ldr	r2, [r3, #24]
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	441a      	add	r2, r3
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	699b      	ldr	r3, [r3, #24]
 800b5aa:	429a      	cmp	r2, r3
 800b5ac:	f080 812d 	bcs.w	800b80a <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	699b      	ldr	r3, [r3, #24]
 800b5b4:	43db      	mvns	r3, r3
 800b5b6:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800b5b8:	e127      	b.n	800b80a <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	699b      	ldr	r3, [r3, #24]
 800b5be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	f040 80e3 	bne.w	800b78e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	699b      	ldr	r3, [r3, #24]
 800b5cc:	0a5b      	lsrs	r3, r3, #9
 800b5ce:	693a      	ldr	r2, [r7, #16]
 800b5d0:	8952      	ldrh	r2, [r2, #10]
 800b5d2:	3a01      	subs	r2, #1
 800b5d4:	4013      	ands	r3, r2
 800b5d6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b5d8:	69bb      	ldr	r3, [r7, #24]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d143      	bne.n	800b666 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	699b      	ldr	r3, [r3, #24]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d10c      	bne.n	800b600 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b5ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d11a      	bne.n	800b628 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	2100      	movs	r1, #0
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f7fe fe64 	bl	800a2c4 <create_chain>
 800b5fc:	62b8      	str	r0, [r7, #40]	; 0x28
 800b5fe:	e013      	b.n	800b628 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b604:	2b00      	cmp	r3, #0
 800b606:	d007      	beq.n	800b618 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	699b      	ldr	r3, [r3, #24]
 800b60c:	4619      	mov	r1, r3
 800b60e:	68f8      	ldr	r0, [r7, #12]
 800b610:	f7fe fef0 	bl	800a3f4 <clmt_clust>
 800b614:	62b8      	str	r0, [r7, #40]	; 0x28
 800b616:	e007      	b.n	800b628 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b618:	68fa      	ldr	r2, [r7, #12]
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	69db      	ldr	r3, [r3, #28]
 800b61e:	4619      	mov	r1, r3
 800b620:	4610      	mov	r0, r2
 800b622:	f7fe fe4f 	bl	800a2c4 <create_chain>
 800b626:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	f000 80f2 	beq.w	800b814 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b632:	2b01      	cmp	r3, #1
 800b634:	d104      	bne.n	800b640 <f_write+0xfc>
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	2202      	movs	r2, #2
 800b63a:	755a      	strb	r2, [r3, #21]
 800b63c:	2302      	movs	r3, #2
 800b63e:	e0f2      	b.n	800b826 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b642:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b646:	d104      	bne.n	800b652 <f_write+0x10e>
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	2201      	movs	r2, #1
 800b64c:	755a      	strb	r2, [r3, #21]
 800b64e:	2301      	movs	r3, #1
 800b650:	e0e9      	b.n	800b826 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b656:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d102      	bne.n	800b666 <f_write+0x122>
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b664:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	7d1b      	ldrb	r3, [r3, #20]
 800b66a:	b25b      	sxtb	r3, r3
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	da18      	bge.n	800b6a2 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	7858      	ldrb	r0, [r3, #1]
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	6a1a      	ldr	r2, [r3, #32]
 800b67e:	2301      	movs	r3, #1
 800b680:	f7fe f87e 	bl	8009780 <disk_write>
 800b684:	4603      	mov	r3, r0
 800b686:	2b00      	cmp	r3, #0
 800b688:	d004      	beq.n	800b694 <f_write+0x150>
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2201      	movs	r2, #1
 800b68e:	755a      	strb	r2, [r3, #21]
 800b690:	2301      	movs	r3, #1
 800b692:	e0c8      	b.n	800b826 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	7d1b      	ldrb	r3, [r3, #20]
 800b698:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b69c:	b2da      	uxtb	r2, r3
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b6a2:	693a      	ldr	r2, [r7, #16]
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	69db      	ldr	r3, [r3, #28]
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	4610      	mov	r0, r2
 800b6ac:	f7fe fbf2 	bl	8009e94 <clust2sect>
 800b6b0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d104      	bne.n	800b6c2 <f_write+0x17e>
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2202      	movs	r2, #2
 800b6bc:	755a      	strb	r2, [r3, #21]
 800b6be:	2302      	movs	r3, #2
 800b6c0:	e0b1      	b.n	800b826 <f_write+0x2e2>
			sect += csect;
 800b6c2:	697a      	ldr	r2, [r7, #20]
 800b6c4:	69bb      	ldr	r3, [r7, #24]
 800b6c6:	4413      	add	r3, r2
 800b6c8:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	0a5b      	lsrs	r3, r3, #9
 800b6ce:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800b6d0:	6a3b      	ldr	r3, [r7, #32]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d03c      	beq.n	800b750 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800b6d6:	69ba      	ldr	r2, [r7, #24]
 800b6d8:	6a3b      	ldr	r3, [r7, #32]
 800b6da:	4413      	add	r3, r2
 800b6dc:	693a      	ldr	r2, [r7, #16]
 800b6de:	8952      	ldrh	r2, [r2, #10]
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d905      	bls.n	800b6f0 <f_write+0x1ac>
					cc = fs->csize - csect;
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	895b      	ldrh	r3, [r3, #10]
 800b6e8:	461a      	mov	r2, r3
 800b6ea:	69bb      	ldr	r3, [r7, #24]
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b6f0:	693b      	ldr	r3, [r7, #16]
 800b6f2:	7858      	ldrb	r0, [r3, #1]
 800b6f4:	6a3b      	ldr	r3, [r7, #32]
 800b6f6:	697a      	ldr	r2, [r7, #20]
 800b6f8:	69f9      	ldr	r1, [r7, #28]
 800b6fa:	f7fe f841 	bl	8009780 <disk_write>
 800b6fe:	4603      	mov	r3, r0
 800b700:	2b00      	cmp	r3, #0
 800b702:	d004      	beq.n	800b70e <f_write+0x1ca>
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2201      	movs	r2, #1
 800b708:	755a      	strb	r2, [r3, #21]
 800b70a:	2301      	movs	r3, #1
 800b70c:	e08b      	b.n	800b826 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	6a1a      	ldr	r2, [r3, #32]
 800b712:	697b      	ldr	r3, [r7, #20]
 800b714:	1ad3      	subs	r3, r2, r3
 800b716:	6a3a      	ldr	r2, [r7, #32]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d915      	bls.n	800b748 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	6a1a      	ldr	r2, [r3, #32]
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	1ad3      	subs	r3, r2, r3
 800b72a:	025b      	lsls	r3, r3, #9
 800b72c:	69fa      	ldr	r2, [r7, #28]
 800b72e:	4413      	add	r3, r2
 800b730:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b734:	4619      	mov	r1, r3
 800b736:	f7fe f8e3 	bl	8009900 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	7d1b      	ldrb	r3, [r3, #20]
 800b73e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b742:	b2da      	uxtb	r2, r3
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800b748:	6a3b      	ldr	r3, [r7, #32]
 800b74a:	025b      	lsls	r3, r3, #9
 800b74c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800b74e:	e03f      	b.n	800b7d0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	6a1b      	ldr	r3, [r3, #32]
 800b754:	697a      	ldr	r2, [r7, #20]
 800b756:	429a      	cmp	r2, r3
 800b758:	d016      	beq.n	800b788 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	699a      	ldr	r2, [r3, #24]
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800b762:	429a      	cmp	r2, r3
 800b764:	d210      	bcs.n	800b788 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	7858      	ldrb	r0, [r3, #1]
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b770:	2301      	movs	r3, #1
 800b772:	697a      	ldr	r2, [r7, #20]
 800b774:	f7fd ffe4 	bl	8009740 <disk_read>
 800b778:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d004      	beq.n	800b788 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2201      	movs	r2, #1
 800b782:	755a      	strb	r2, [r3, #21]
 800b784:	2301      	movs	r3, #1
 800b786:	e04e      	b.n	800b826 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	697a      	ldr	r2, [r7, #20]
 800b78c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	699b      	ldr	r3, [r3, #24]
 800b792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b796:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800b79a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800b79c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	429a      	cmp	r2, r3
 800b7a2:	d901      	bls.n	800b7a8 <f_write+0x264>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	699b      	ldr	r3, [r3, #24]
 800b7b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7b6:	4413      	add	r3, r2
 800b7b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7ba:	69f9      	ldr	r1, [r7, #28]
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f7fe f89f 	bl	8009900 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	7d1b      	ldrb	r3, [r3, #20]
 800b7c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b7ca:	b2da      	uxtb	r2, r3
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800b7d0:	69fa      	ldr	r2, [r7, #28]
 800b7d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7d4:	4413      	add	r3, r2
 800b7d6:	61fb      	str	r3, [r7, #28]
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	699a      	ldr	r2, [r3, #24]
 800b7dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7de:	441a      	add	r2, r3
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	619a      	str	r2, [r3, #24]
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	68da      	ldr	r2, [r3, #12]
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	699b      	ldr	r3, [r3, #24]
 800b7ec:	429a      	cmp	r2, r3
 800b7ee:	bf38      	it	cc
 800b7f0:	461a      	movcc	r2, r3
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	60da      	str	r2, [r3, #12]
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	681a      	ldr	r2, [r3, #0]
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7fc:	441a      	add	r2, r3
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	601a      	str	r2, [r3, #0]
 800b802:	687a      	ldr	r2, [r7, #4]
 800b804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b806:	1ad3      	subs	r3, r2, r3
 800b808:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	f47f aed4 	bne.w	800b5ba <f_write+0x76>
 800b812:	e000      	b.n	800b816 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b814:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	7d1b      	ldrb	r3, [r3, #20]
 800b81a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b81e:	b2da      	uxtb	r2, r3
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800b824:	2300      	movs	r3, #0
}
 800b826:	4618      	mov	r0, r3
 800b828:	3730      	adds	r7, #48	; 0x30
 800b82a:	46bd      	mov	sp, r7
 800b82c:	bd80      	pop	{r7, pc}

0800b82e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800b82e:	b580      	push	{r7, lr}
 800b830:	b086      	sub	sp, #24
 800b832:	af00      	add	r7, sp, #0
 800b834:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	f107 0208 	add.w	r2, r7, #8
 800b83c:	4611      	mov	r1, r2
 800b83e:	4618      	mov	r0, r3
 800b840:	f7ff fc46 	bl	800b0d0 <validate>
 800b844:	4603      	mov	r3, r0
 800b846:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b848:	7dfb      	ldrb	r3, [r7, #23]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d168      	bne.n	800b920 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	7d1b      	ldrb	r3, [r3, #20]
 800b852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b856:	2b00      	cmp	r3, #0
 800b858:	d062      	beq.n	800b920 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	7d1b      	ldrb	r3, [r3, #20]
 800b85e:	b25b      	sxtb	r3, r3
 800b860:	2b00      	cmp	r3, #0
 800b862:	da15      	bge.n	800b890 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	7858      	ldrb	r0, [r3, #1]
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6a1a      	ldr	r2, [r3, #32]
 800b872:	2301      	movs	r3, #1
 800b874:	f7fd ff84 	bl	8009780 <disk_write>
 800b878:	4603      	mov	r3, r0
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d001      	beq.n	800b882 <f_sync+0x54>
 800b87e:	2301      	movs	r3, #1
 800b880:	e04f      	b.n	800b922 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	7d1b      	ldrb	r3, [r3, #20]
 800b886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b88a:	b2da      	uxtb	r2, r3
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b890:	f7fd fcc6 	bl	8009220 <get_fattime>
 800b894:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b896:	68ba      	ldr	r2, [r7, #8]
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b89c:	4619      	mov	r1, r3
 800b89e:	4610      	mov	r0, r2
 800b8a0:	f7fe fa5c 	bl	8009d5c <move_window>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b8a8:	7dfb      	ldrb	r3, [r7, #23]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d138      	bne.n	800b920 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	330b      	adds	r3, #11
 800b8b8:	781a      	ldrb	r2, [r3, #0]
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	330b      	adds	r3, #11
 800b8be:	f042 0220 	orr.w	r2, r2, #32
 800b8c2:	b2d2      	uxtb	r2, r2
 800b8c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6818      	ldr	r0, [r3, #0]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	689b      	ldr	r3, [r3, #8]
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	68f9      	ldr	r1, [r7, #12]
 800b8d2:	f7fe ff69 	bl	800a7a8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	f103 021c 	add.w	r2, r3, #28
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	68db      	ldr	r3, [r3, #12]
 800b8e0:	4619      	mov	r1, r3
 800b8e2:	4610      	mov	r0, r2
 800b8e4:	f7fd ffe0 	bl	80098a8 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	3316      	adds	r3, #22
 800b8ec:	6939      	ldr	r1, [r7, #16]
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7fd ffda 	bl	80098a8 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	3312      	adds	r3, #18
 800b8f8:	2100      	movs	r1, #0
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7fd ffb9 	bl	8009872 <st_word>
					fs->wflag = 1;
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	2201      	movs	r2, #1
 800b904:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	4618      	mov	r0, r3
 800b90a:	f7fe fa55 	bl	8009db8 <sync_fs>
 800b90e:	4603      	mov	r3, r0
 800b910:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	7d1b      	ldrb	r3, [r3, #20]
 800b916:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b91a:	b2da      	uxtb	r2, r3
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b920:	7dfb      	ldrb	r3, [r7, #23]
}
 800b922:	4618      	mov	r0, r3
 800b924:	3718      	adds	r7, #24
 800b926:	46bd      	mov	sp, r7
 800b928:	bd80      	pop	{r7, pc}

0800b92a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b92a:	b580      	push	{r7, lr}
 800b92c:	b084      	sub	sp, #16
 800b92e:	af00      	add	r7, sp, #0
 800b930:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f7ff ff7b 	bl	800b82e <f_sync>
 800b938:	4603      	mov	r3, r0
 800b93a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d118      	bne.n	800b974 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f107 0208 	add.w	r2, r7, #8
 800b948:	4611      	mov	r1, r2
 800b94a:	4618      	mov	r0, r3
 800b94c:	f7ff fbc0 	bl	800b0d0 <validate>
 800b950:	4603      	mov	r3, r0
 800b952:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b954:	7bfb      	ldrb	r3, [r7, #15]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d10c      	bne.n	800b974 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	691b      	ldr	r3, [r3, #16]
 800b95e:	4618      	mov	r0, r3
 800b960:	f7fe f958 	bl	8009c14 <dec_lock>
 800b964:	4603      	mov	r3, r0
 800b966:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b968:	7bfb      	ldrb	r3, [r7, #15]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d102      	bne.n	800b974 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2200      	movs	r2, #0
 800b972:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b974:	7bfb      	ldrb	r3, [r7, #15]
}
 800b976:	4618      	mov	r0, r3
 800b978:	3710      	adds	r7, #16
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
	...

0800b980 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 800b980:	b590      	push	{r4, r7, lr}
 800b982:	b09d      	sub	sp, #116	; 0x74
 800b984:	af00      	add	r7, sp, #0
 800b986:	60f8      	str	r0, [r7, #12]
 800b988:	607a      	str	r2, [r7, #4]
 800b98a:	603b      	str	r3, [r7, #0]
 800b98c:	460b      	mov	r3, r1
 800b98e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 800b990:	2301      	movs	r3, #1
 800b992:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 800b994:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b998:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 800b99a:	f107 030c 	add.w	r3, r7, #12
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f7ff f8af 	bl	800ab02 <get_ldnumber>
 800b9a4:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b9a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	da02      	bge.n	800b9b2 <f_mkfs+0x32>
 800b9ac:	230b      	movs	r3, #11
 800b9ae:	f000 bc0d 	b.w	800c1cc <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 800b9b2:	4a94      	ldr	r2, [pc, #592]	; (800bc04 <f_mkfs+0x284>)
 800b9b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d005      	beq.n	800b9ca <f_mkfs+0x4a>
 800b9be:	4a91      	ldr	r2, [pc, #580]	; (800bc04 <f_mkfs+0x284>)
 800b9c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 800b9ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9cc:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 800b9d6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f7fd fe8a 	bl	80096f4 <disk_initialize>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 800b9e6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800b9ea:	f003 0301 	and.w	r3, r3, #1
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d001      	beq.n	800b9f6 <f_mkfs+0x76>
 800b9f2:	2303      	movs	r3, #3
 800b9f4:	e3ea      	b.n	800c1cc <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 800b9f6:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800b9fa:	f003 0304 	and.w	r3, r3, #4
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d001      	beq.n	800ba06 <f_mkfs+0x86>
 800ba02:	230a      	movs	r3, #10
 800ba04:	e3e2      	b.n	800c1cc <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 800ba06:	f107 0214 	add.w	r2, r7, #20
 800ba0a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ba0e:	2103      	movs	r1, #3
 800ba10:	4618      	mov	r0, r3
 800ba12:	f7fd fed5 	bl	80097c0 <disk_ioctl>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d10c      	bne.n	800ba36 <f_mkfs+0xb6>
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d009      	beq.n	800ba36 <f_mkfs+0xb6>
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba28:	d805      	bhi.n	800ba36 <f_mkfs+0xb6>
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	1e5a      	subs	r2, r3, #1
 800ba2e:	697b      	ldr	r3, [r7, #20]
 800ba30:	4013      	ands	r3, r2
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d001      	beq.n	800ba3a <f_mkfs+0xba>
 800ba36:	2301      	movs	r3, #1
 800ba38:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 800ba3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba3e:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d003      	beq.n	800ba4e <f_mkfs+0xce>
 800ba46:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ba48:	687a      	ldr	r2, [r7, #4]
 800ba4a:	429a      	cmp	r2, r3
 800ba4c:	d309      	bcc.n	800ba62 <f_mkfs+0xe2>
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ba54:	d805      	bhi.n	800ba62 <f_mkfs+0xe2>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	1e5a      	subs	r2, r3, #1
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	4013      	ands	r3, r2
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d001      	beq.n	800ba66 <f_mkfs+0xe6>
 800ba62:	2313      	movs	r3, #19
 800ba64:	e3b2      	b.n	800c1cc <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 800ba66:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba6e:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 800ba74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ba76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ba7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 800ba80:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800ba82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba84:	fb02 f303 	mul.w	r3, r2, r3
 800ba88:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 800ba8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d101      	bne.n	800ba94 <f_mkfs+0x114>
 800ba90:	230e      	movs	r3, #14
 800ba92:	e39b      	b.n	800c1cc <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 800ba94:	f107 0210 	add.w	r2, r7, #16
 800ba98:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ba9c:	2101      	movs	r1, #1
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f7fd fe8e 	bl	80097c0 <disk_ioctl>
 800baa4:	4603      	mov	r3, r0
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d001      	beq.n	800baae <f_mkfs+0x12e>
 800baaa:	2301      	movs	r3, #1
 800baac:	e38e      	b.n	800c1cc <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 800baae:	7afb      	ldrb	r3, [r7, #11]
 800bab0:	f003 0308 	and.w	r3, r3, #8
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d001      	beq.n	800babc <f_mkfs+0x13c>
 800bab8:	2300      	movs	r3, #0
 800baba:	e000      	b.n	800babe <f_mkfs+0x13e>
 800babc:	233f      	movs	r3, #63	; 0x3f
 800babe:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 800bac0:	693b      	ldr	r3, [r7, #16]
 800bac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d901      	bls.n	800bacc <f_mkfs+0x14c>
 800bac8:	230e      	movs	r3, #14
 800baca:	e37f      	b.n	800c1cc <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 800bacc:	693a      	ldr	r2, [r7, #16]
 800bace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bad0:	1ad3      	subs	r3, r2, r3
 800bad2:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 800bad4:	693b      	ldr	r3, [r7, #16]
 800bad6:	2b7f      	cmp	r3, #127	; 0x7f
 800bad8:	d801      	bhi.n	800bade <f_mkfs+0x15e>
 800bada:	230e      	movs	r3, #14
 800badc:	e376      	b.n	800c1cc <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2b80      	cmp	r3, #128	; 0x80
 800bae2:	d901      	bls.n	800bae8 <f_mkfs+0x168>
 800bae4:	2313      	movs	r3, #19
 800bae6:	e371      	b.n	800c1cc <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 800bae8:	7afb      	ldrb	r3, [r7, #11]
 800baea:	f003 0302 	and.w	r3, r3, #2
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d00d      	beq.n	800bb0e <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 800baf2:	7afb      	ldrb	r3, [r7, #11]
 800baf4:	f003 0307 	and.w	r3, r3, #7
 800baf8:	2b02      	cmp	r3, #2
 800bafa:	d004      	beq.n	800bb06 <f_mkfs+0x186>
 800bafc:	7afb      	ldrb	r3, [r7, #11]
 800bafe:	f003 0301 	and.w	r3, r3, #1
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d103      	bne.n	800bb0e <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 800bb06:	2303      	movs	r3, #3
 800bb08:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800bb0c:	e009      	b.n	800bb22 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 800bb0e:	7afb      	ldrb	r3, [r7, #11]
 800bb10:	f003 0301 	and.w	r3, r3, #1
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	d101      	bne.n	800bb1c <f_mkfs+0x19c>
 800bb18:	2313      	movs	r3, #19
 800bb1a:	e357      	b.n	800c1cc <f_mkfs+0x84c>
		fmt = FS_FAT16;
 800bb1c:	2302      	movs	r3, #2
 800bb1e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	653b      	str	r3, [r7, #80]	; 0x50
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 800bb26:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bb2a:	2b03      	cmp	r3, #3
 800bb2c:	d13c      	bne.n	800bba8 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 800bb2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d11b      	bne.n	800bb6c <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800bb34:	693b      	ldr	r3, [r7, #16]
 800bb36:	0c5b      	lsrs	r3, r3, #17
 800bb38:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb3e:	2301      	movs	r3, #1
 800bb40:	653b      	str	r3, [r7, #80]	; 0x50
 800bb42:	e005      	b.n	800bb50 <f_mkfs+0x1d0>
 800bb44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb46:	3301      	adds	r3, #1
 800bb48:	64bb      	str	r3, [r7, #72]	; 0x48
 800bb4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bb4c:	005b      	lsls	r3, r3, #1
 800bb4e:	653b      	str	r3, [r7, #80]	; 0x50
 800bb50:	4a2d      	ldr	r2, [pc, #180]	; (800bc08 <f_mkfs+0x288>)
 800bb52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d007      	beq.n	800bb6c <f_mkfs+0x1ec>
 800bb5c:	4a2a      	ldr	r2, [pc, #168]	; (800bc08 <f_mkfs+0x288>)
 800bb5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bb60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb64:	461a      	mov	r2, r3
 800bb66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bb68:	4293      	cmp	r3, r2
 800bb6a:	d2eb      	bcs.n	800bb44 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 800bb6c:	693a      	ldr	r2, [r7, #16]
 800bb6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bb70:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb74:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800bb76:	6a3b      	ldr	r3, [r7, #32]
 800bb78:	3302      	adds	r3, #2
 800bb7a:	009a      	lsls	r2, r3, #2
 800bb7c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bb7e:	4413      	add	r3, r2
 800bb80:	1e5a      	subs	r2, r3, #1
 800bb82:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bb84:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb88:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 32;	/* Number of reserved sectors */
 800bb8a:	2320      	movs	r3, #32
 800bb8c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = 0;		/* No static directory */
 800bb8e:	2300      	movs	r3, #0
 800bb90:	66fb      	str	r3, [r7, #108]	; 0x6c
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 800bb92:	6a3b      	ldr	r3, [r7, #32]
 800bb94:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d903      	bls.n	800bba4 <f_mkfs+0x224>
 800bb9c:	6a3b      	ldr	r3, [r7, #32]
 800bb9e:	4a1b      	ldr	r2, [pc, #108]	; (800bc0c <f_mkfs+0x28c>)
 800bba0:	4293      	cmp	r3, r2
 800bba2:	d952      	bls.n	800bc4a <f_mkfs+0x2ca>
 800bba4:	230e      	movs	r3, #14
 800bba6:	e311      	b.n	800c1cc <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 800bba8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d11b      	bne.n	800bbe6 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800bbae:	693b      	ldr	r3, [r7, #16]
 800bbb0:	0b1b      	lsrs	r3, r3, #12
 800bbb2:	65fb      	str	r3, [r7, #92]	; 0x5c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	64bb      	str	r3, [r7, #72]	; 0x48
 800bbb8:	2301      	movs	r3, #1
 800bbba:	653b      	str	r3, [r7, #80]	; 0x50
 800bbbc:	e005      	b.n	800bbca <f_mkfs+0x24a>
 800bbbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbc0:	3301      	adds	r3, #1
 800bbc2:	64bb      	str	r3, [r7, #72]	; 0x48
 800bbc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbc6:	005b      	lsls	r3, r3, #1
 800bbc8:	653b      	str	r3, [r7, #80]	; 0x50
 800bbca:	4a11      	ldr	r2, [pc, #68]	; (800bc10 <f_mkfs+0x290>)
 800bbcc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d007      	beq.n	800bbe6 <f_mkfs+0x266>
 800bbd6:	4a0e      	ldr	r2, [pc, #56]	; (800bc10 <f_mkfs+0x290>)
 800bbd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bbda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbde:	461a      	mov	r2, r3
 800bbe0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbe2:	4293      	cmp	r3, r2
 800bbe4:	d2eb      	bcs.n	800bbbe <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 800bbe6:	693a      	ldr	r2, [r7, #16]
 800bbe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbea:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbee:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 800bbf0:	6a3b      	ldr	r3, [r7, #32]
 800bbf2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d90c      	bls.n	800bc14 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800bbfa:	6a3b      	ldr	r3, [r7, #32]
 800bbfc:	3302      	adds	r3, #2
 800bbfe:	005b      	lsls	r3, r3, #1
 800bc00:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bc02:	e012      	b.n	800bc2a <f_mkfs+0x2aa>
 800bc04:	20000038 	.word	0x20000038
 800bc08:	0800c93c 	.word	0x0800c93c
 800bc0c:	0ffffff5 	.word	0x0ffffff5
 800bc10:	0800c94c 	.word	0x0800c94c
				} else {
					fmt = FS_FAT12;
 800bc14:	2301      	movs	r3, #1
 800bc16:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800bc1a:	6a3a      	ldr	r2, [r7, #32]
 800bc1c:	4613      	mov	r3, r2
 800bc1e:	005b      	lsls	r3, r3, #1
 800bc20:	4413      	add	r3, r2
 800bc22:	3301      	adds	r3, #1
 800bc24:	085b      	lsrs	r3, r3, #1
 800bc26:	3303      	adds	r3, #3
 800bc28:	65fb      	str	r3, [r7, #92]	; 0x5c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800bc2a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800bc2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc2e:	4413      	add	r3, r2
 800bc30:	1e5a      	subs	r2, r3, #1
 800bc32:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bc34:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc38:	66bb      	str	r3, [r7, #104]	; 0x68
				sz_rsv = 1;						/* Number of reserved sectors */
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	657b      	str	r3, [r7, #84]	; 0x54
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 800bc3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bc40:	015a      	lsls	r2, r3, #5
 800bc42:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bc44:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc48:	66fb      	str	r3, [r7, #108]	; 0x6c
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800bc4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bc4e:	4413      	add	r3, r2
 800bc50:	65bb      	str	r3, [r7, #88]	; 0x58
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 800bc52:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bc54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bc56:	fb02 f203 	mul.w	r2, r2, r3
 800bc5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bc5c:	4413      	add	r3, r2
 800bc5e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bc60:	4413      	add	r3, r2
 800bc62:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 800bc64:	697a      	ldr	r2, [r7, #20]
 800bc66:	69fb      	ldr	r3, [r7, #28]
 800bc68:	4413      	add	r3, r2
 800bc6a:	1e5a      	subs	r2, r3, #1
 800bc6c:	697b      	ldr	r3, [r7, #20]
 800bc6e:	425b      	negs	r3, r3
 800bc70:	401a      	ands	r2, r3
 800bc72:	69fb      	ldr	r3, [r7, #28]
 800bc74:	1ad3      	subs	r3, r2, r3
 800bc76:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 800bc78:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bc7c:	2b03      	cmp	r3, #3
 800bc7e:	d108      	bne.n	800bc92 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 800bc80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bc82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc84:	4413      	add	r3, r2
 800bc86:	657b      	str	r3, [r7, #84]	; 0x54
 800bc88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bc8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc8c:	4413      	add	r3, r2
 800bc8e:	65bb      	str	r3, [r7, #88]	; 0x58
 800bc90:	e006      	b.n	800bca0 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 800bc92:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bc94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bc96:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc9a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bc9c:	4413      	add	r3, r2
 800bc9e:	66bb      	str	r3, [r7, #104]	; 0x68
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 800bca0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bca2:	011a      	lsls	r2, r3, #4
 800bca4:	69fb      	ldr	r3, [r7, #28]
 800bca6:	441a      	add	r2, r3
 800bca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcaa:	1ad2      	subs	r2, r2, r3
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	429a      	cmp	r2, r3
 800bcb0:	d901      	bls.n	800bcb6 <f_mkfs+0x336>
 800bcb2:	230e      	movs	r3, #14
 800bcb4:	e28a      	b.n	800c1cc <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 800bcb6:	693a      	ldr	r2, [r7, #16]
 800bcb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bcba:	1ad2      	subs	r2, r2, r3
 800bcbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bcbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bcc0:	fb01 f303 	mul.w	r3, r1, r3
 800bcc4:	1ad2      	subs	r2, r2, r3
 800bcc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bcc8:	1ad2      	subs	r2, r2, r3
 800bcca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bccc:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcd0:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 800bcd2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bcd6:	2b03      	cmp	r3, #3
 800bcd8:	d10f      	bne.n	800bcfa <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 800bcda:	6a3b      	ldr	r3, [r7, #32]
 800bcdc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800bce0:	4293      	cmp	r3, r2
 800bce2:	d80a      	bhi.n	800bcfa <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d105      	bne.n	800bcf6 <f_mkfs+0x376>
 800bcea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bcec:	085b      	lsrs	r3, r3, #1
 800bcee:	607b      	str	r3, [r7, #4]
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d144      	bne.n	800bd80 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 800bcf6:	230e      	movs	r3, #14
 800bcf8:	e268      	b.n	800c1cc <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 800bcfa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	d133      	bne.n	800bd6a <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800bd02:	6a3b      	ldr	r3, [r7, #32]
 800bd04:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	d91e      	bls.n	800bd4a <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d107      	bne.n	800bd22 <f_mkfs+0x3a2>
 800bd12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd14:	005b      	lsls	r3, r3, #1
 800bd16:	2b40      	cmp	r3, #64	; 0x40
 800bd18:	d803      	bhi.n	800bd22 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 800bd1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd1c:	005b      	lsls	r3, r3, #1
 800bd1e:	607b      	str	r3, [r7, #4]
 800bd20:	e033      	b.n	800bd8a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 800bd22:	7afb      	ldrb	r3, [r7, #11]
 800bd24:	f003 0302 	and.w	r3, r3, #2
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d003      	beq.n	800bd34 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800bd2c:	2303      	movs	r3, #3
 800bd2e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800bd32:	e02a      	b.n	800bd8a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d105      	bne.n	800bd46 <f_mkfs+0x3c6>
 800bd3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd3c:	005b      	lsls	r3, r3, #1
 800bd3e:	607b      	str	r3, [r7, #4]
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2b80      	cmp	r3, #128	; 0x80
 800bd44:	d91e      	bls.n	800bd84 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 800bd46:	230e      	movs	r3, #14
 800bd48:	e240      	b.n	800c1cc <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800bd4a:	6a3b      	ldr	r3, [r7, #32]
 800bd4c:	f640 72f5 	movw	r2, #4085	; 0xff5
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d80a      	bhi.n	800bd6a <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d105      	bne.n	800bd66 <f_mkfs+0x3e6>
 800bd5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd5c:	005b      	lsls	r3, r3, #1
 800bd5e:	607b      	str	r3, [r7, #4]
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2b80      	cmp	r3, #128	; 0x80
 800bd64:	d910      	bls.n	800bd88 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 800bd66:	230e      	movs	r3, #14
 800bd68:	e230      	b.n	800c1cc <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 800bd6a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bd6e:	2b01      	cmp	r3, #1
 800bd70:	d10c      	bne.n	800bd8c <f_mkfs+0x40c>
 800bd72:	6a3b      	ldr	r3, [r7, #32]
 800bd74:	f640 72f5 	movw	r2, #4085	; 0xff5
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d907      	bls.n	800bd8c <f_mkfs+0x40c>
 800bd7c:	230e      	movs	r3, #14
 800bd7e:	e225      	b.n	800c1cc <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800bd80:	bf00      	nop
 800bd82:	e6ce      	b.n	800bb22 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd84:	bf00      	nop
 800bd86:	e6cc      	b.n	800bb22 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800bd88:	bf00      	nop
			pau = au;
 800bd8a:	e6ca      	b.n	800bb22 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 800bd8c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 800bd8e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bd90:	461a      	mov	r2, r3
 800bd92:	2100      	movs	r1, #0
 800bd94:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd96:	f7fd fdd4 	bl	8009942 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 800bd9a:	220b      	movs	r2, #11
 800bd9c:	49bc      	ldr	r1, [pc, #752]	; (800c090 <f_mkfs+0x710>)
 800bd9e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bda0:	f7fd fdae 	bl	8009900 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800bda4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda6:	330b      	adds	r3, #11
 800bda8:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800bdaa:	4611      	mov	r1, r2
 800bdac:	4618      	mov	r0, r3
 800bdae:	f7fd fd60 	bl	8009872 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800bdb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb4:	330d      	adds	r3, #13
 800bdb6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bdb8:	b2d2      	uxtb	r2, r2
 800bdba:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 800bdbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdbe:	330e      	adds	r3, #14
 800bdc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bdc2:	b292      	uxth	r2, r2
 800bdc4:	4611      	mov	r1, r2
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f7fd fd53 	bl	8009872 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 800bdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdce:	3310      	adds	r3, #16
 800bdd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800bdd2:	b2d2      	uxtb	r2, r2
 800bdd4:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 800bdd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd8:	f103 0211 	add.w	r2, r3, #17
 800bddc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bde0:	2b03      	cmp	r3, #3
 800bde2:	d002      	beq.n	800bdea <f_mkfs+0x46a>
 800bde4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bde6:	b29b      	uxth	r3, r3
 800bde8:	e000      	b.n	800bdec <f_mkfs+0x46c>
 800bdea:	2300      	movs	r3, #0
 800bdec:	4619      	mov	r1, r3
 800bdee:	4610      	mov	r0, r2
 800bdf0:	f7fd fd3f 	bl	8009872 <st_word>
		if (sz_vol < 0x10000) {
 800bdf4:	693b      	ldr	r3, [r7, #16]
 800bdf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bdfa:	d208      	bcs.n	800be0e <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800bdfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdfe:	3313      	adds	r3, #19
 800be00:	693a      	ldr	r2, [r7, #16]
 800be02:	b292      	uxth	r2, r2
 800be04:	4611      	mov	r1, r2
 800be06:	4618      	mov	r0, r3
 800be08:	f7fd fd33 	bl	8009872 <st_word>
 800be0c:	e006      	b.n	800be1c <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 800be0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be10:	3320      	adds	r3, #32
 800be12:	693a      	ldr	r2, [r7, #16]
 800be14:	4611      	mov	r1, r2
 800be16:	4618      	mov	r0, r3
 800be18:	f7fd fd46 	bl	80098a8 <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800be1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1e:	3315      	adds	r3, #21
 800be20:	22f8      	movs	r2, #248	; 0xf8
 800be22:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 800be24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be26:	3318      	adds	r3, #24
 800be28:	213f      	movs	r1, #63	; 0x3f
 800be2a:	4618      	mov	r0, r3
 800be2c:	f7fd fd21 	bl	8009872 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 800be30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be32:	331a      	adds	r3, #26
 800be34:	21ff      	movs	r1, #255	; 0xff
 800be36:	4618      	mov	r0, r3
 800be38:	f7fd fd1b 	bl	8009872 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 800be3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be3e:	331c      	adds	r3, #28
 800be40:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800be42:	4618      	mov	r0, r3
 800be44:	f7fd fd30 	bl	80098a8 <st_dword>
		if (fmt == FS_FAT32) {
 800be48:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800be4c:	2b03      	cmp	r3, #3
 800be4e:	d131      	bne.n	800beb4 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 800be50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be52:	f103 0443 	add.w	r4, r3, #67	; 0x43
 800be56:	f7fd f9e3 	bl	8009220 <get_fattime>
 800be5a:	4603      	mov	r3, r0
 800be5c:	4619      	mov	r1, r3
 800be5e:	4620      	mov	r0, r4
 800be60:	f7fd fd22 	bl	80098a8 <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 800be64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be66:	3324      	adds	r3, #36	; 0x24
 800be68:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7fd fd1c 	bl	80098a8 <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 800be70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be72:	332c      	adds	r3, #44	; 0x2c
 800be74:	2102      	movs	r1, #2
 800be76:	4618      	mov	r0, r3
 800be78:	f7fd fd16 	bl	80098a8 <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800be7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7e:	3330      	adds	r3, #48	; 0x30
 800be80:	2101      	movs	r1, #1
 800be82:	4618      	mov	r0, r3
 800be84:	f7fd fcf5 	bl	8009872 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800be88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be8a:	3332      	adds	r3, #50	; 0x32
 800be8c:	2106      	movs	r1, #6
 800be8e:	4618      	mov	r0, r3
 800be90:	f7fd fcef 	bl	8009872 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800be94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be96:	3340      	adds	r3, #64	; 0x40
 800be98:	2280      	movs	r2, #128	; 0x80
 800be9a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800be9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9e:	3342      	adds	r3, #66	; 0x42
 800bea0:	2229      	movs	r2, #41	; 0x29
 800bea2:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800bea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea6:	3347      	adds	r3, #71	; 0x47
 800bea8:	2213      	movs	r2, #19
 800beaa:	497a      	ldr	r1, [pc, #488]	; (800c094 <f_mkfs+0x714>)
 800beac:	4618      	mov	r0, r3
 800beae:	f7fd fd27 	bl	8009900 <mem_cpy>
 800beb2:	e020      	b.n	800bef6 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 800beb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beb6:	f103 0427 	add.w	r4, r3, #39	; 0x27
 800beba:	f7fd f9b1 	bl	8009220 <get_fattime>
 800bebe:	4603      	mov	r3, r0
 800bec0:	4619      	mov	r1, r3
 800bec2:	4620      	mov	r0, r4
 800bec4:	f7fd fcf0 	bl	80098a8 <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 800bec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beca:	3316      	adds	r3, #22
 800becc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bece:	b292      	uxth	r2, r2
 800bed0:	4611      	mov	r1, r2
 800bed2:	4618      	mov	r0, r3
 800bed4:	f7fd fccd 	bl	8009872 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800bed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beda:	3324      	adds	r3, #36	; 0x24
 800bedc:	2280      	movs	r2, #128	; 0x80
 800bede:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800bee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bee2:	3326      	adds	r3, #38	; 0x26
 800bee4:	2229      	movs	r2, #41	; 0x29
 800bee6:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800bee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beea:	332b      	adds	r3, #43	; 0x2b
 800beec:	2213      	movs	r2, #19
 800beee:	496a      	ldr	r1, [pc, #424]	; (800c098 <f_mkfs+0x718>)
 800bef0:	4618      	mov	r0, r3
 800bef2:	f7fd fd05 	bl	8009900 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800bef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800befc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bf00:	4618      	mov	r0, r3
 800bf02:	f7fd fcb6 	bl	8009872 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 800bf06:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bf10:	f7fd fc36 	bl	8009780 <disk_write>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d001      	beq.n	800bf1e <f_mkfs+0x59e>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e156      	b.n	800c1cc <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 800bf1e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bf22:	2b03      	cmp	r3, #3
 800bf24:	d140      	bne.n	800bfa8 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800bf26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf28:	1d9a      	adds	r2, r3, #6
 800bf2a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800bf2e:	2301      	movs	r3, #1
 800bf30:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bf32:	f7fd fc25 	bl	8009780 <disk_write>
			mem_set(buf, 0, ss);
 800bf36:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800bf38:	461a      	mov	r2, r3
 800bf3a:	2100      	movs	r1, #0
 800bf3c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bf3e:	f7fd fd00 	bl	8009942 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 800bf42:	4956      	ldr	r1, [pc, #344]	; (800c09c <f_mkfs+0x71c>)
 800bf44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bf46:	f7fd fcaf 	bl	80098a8 <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 800bf4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf4c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bf50:	4953      	ldr	r1, [pc, #332]	; (800c0a0 <f_mkfs+0x720>)
 800bf52:	4618      	mov	r0, r3
 800bf54:	f7fd fca8 	bl	80098a8 <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800bf58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf5a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800bf5e:	6a3b      	ldr	r3, [r7, #32]
 800bf60:	3b01      	subs	r3, #1
 800bf62:	4619      	mov	r1, r3
 800bf64:	4610      	mov	r0, r2
 800bf66:	f7fd fc9f 	bl	80098a8 <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 800bf6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf6c:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800bf70:	2102      	movs	r1, #2
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fd fc98 	bl	80098a8 <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 800bf78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf7a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bf7e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bf82:	4618      	mov	r0, r3
 800bf84:	f7fd fc75 	bl	8009872 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800bf88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf8a:	1dda      	adds	r2, r3, #7
 800bf8c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800bf90:	2301      	movs	r3, #1
 800bf92:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bf94:	f7fd fbf4 	bl	8009780 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800bf98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf9a:	1c5a      	adds	r2, r3, #1
 800bf9c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800bfa0:	2301      	movs	r3, #1
 800bfa2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bfa4:	f7fd fbec 	bl	8009780 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 800bfa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bfaa:	2100      	movs	r1, #0
 800bfac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bfae:	f7fd fcc8 	bl	8009942 <mem_set>
		sect = b_fat;		/* FAT start sector */
 800bfb2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bfb4:	667b      	str	r3, [r7, #100]	; 0x64
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	64bb      	str	r3, [r7, #72]	; 0x48
 800bfba:	e04b      	b.n	800c054 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 800bfbc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bfc0:	2b03      	cmp	r3, #3
 800bfc2:	d113      	bne.n	800bfec <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 800bfc4:	f06f 0107 	mvn.w	r1, #7
 800bfc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bfca:	f7fd fc6d 	bl	80098a8 <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 800bfce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd0:	3304      	adds	r3, #4
 800bfd2:	f04f 31ff 	mov.w	r1, #4294967295
 800bfd6:	4618      	mov	r0, r3
 800bfd8:	f7fd fc66 	bl	80098a8 <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 800bfdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfde:	3308      	adds	r3, #8
 800bfe0:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	f7fd fc5f 	bl	80098a8 <st_dword>
 800bfea:	e00b      	b.n	800c004 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 800bfec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	d101      	bne.n	800bff8 <f_mkfs+0x678>
 800bff4:	4b2b      	ldr	r3, [pc, #172]	; (800c0a4 <f_mkfs+0x724>)
 800bff6:	e001      	b.n	800bffc <f_mkfs+0x67c>
 800bff8:	f06f 0307 	mvn.w	r3, #7
 800bffc:	4619      	mov	r1, r3
 800bffe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c000:	f7fd fc52 	bl	80098a8 <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800c004:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c006:	663b      	str	r3, [r7, #96]	; 0x60
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800c008:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c00a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c00c:	4293      	cmp	r3, r2
 800c00e:	bf28      	it	cs
 800c010:	4613      	movcs	r3, r2
 800c012:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800c014:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800c018:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c01a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c01c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c01e:	f7fd fbaf 	bl	8009780 <disk_write>
 800c022:	4603      	mov	r3, r0
 800c024:	2b00      	cmp	r3, #0
 800c026:	d001      	beq.n	800c02c <f_mkfs+0x6ac>
 800c028:	2301      	movs	r3, #1
 800c02a:	e0cf      	b.n	800c1cc <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 800c02c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c02e:	461a      	mov	r2, r3
 800c030:	2100      	movs	r1, #0
 800c032:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c034:	f7fd fc85 	bl	8009942 <mem_set>
				sect += n; nsect -= n;
 800c038:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c03a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c03c:	4413      	add	r3, r2
 800c03e:	667b      	str	r3, [r7, #100]	; 0x64
 800c040:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c042:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c044:	1ad3      	subs	r3, r2, r3
 800c046:	663b      	str	r3, [r7, #96]	; 0x60
			} while (nsect);
 800c048:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d1dc      	bne.n	800c008 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 800c04e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c050:	3301      	adds	r3, #1
 800c052:	64bb      	str	r3, [r7, #72]	; 0x48
 800c054:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c058:	429a      	cmp	r2, r3
 800c05a:	d3af      	bcc.n	800bfbc <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800c05c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c060:	2b03      	cmp	r3, #3
 800c062:	d101      	bne.n	800c068 <f_mkfs+0x6e8>
 800c064:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c066:	e000      	b.n	800c06a <f_mkfs+0x6ea>
 800c068:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c06a:	663b      	str	r3, [r7, #96]	; 0x60
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800c06c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c070:	4293      	cmp	r3, r2
 800c072:	bf28      	it	cs
 800c074:	4613      	movcs	r3, r2
 800c076:	65fb      	str	r3, [r7, #92]	; 0x5c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 800c078:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800c07c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c07e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c080:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c082:	f7fd fb7d 	bl	8009780 <disk_write>
 800c086:	4603      	mov	r3, r0
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d00d      	beq.n	800c0a8 <f_mkfs+0x728>
 800c08c:	2301      	movs	r3, #1
 800c08e:	e09d      	b.n	800c1cc <f_mkfs+0x84c>
 800c090:	0800c854 	.word	0x0800c854
 800c094:	0800c860 	.word	0x0800c860
 800c098:	0800c874 	.word	0x0800c874
 800c09c:	41615252 	.word	0x41615252
 800c0a0:	61417272 	.word	0x61417272
 800c0a4:	00fffff8 	.word	0x00fffff8
			sect += n; nsect -= n;
 800c0a8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800c0aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0ac:	4413      	add	r3, r2
 800c0ae:	667b      	str	r3, [r7, #100]	; 0x64
 800c0b0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c0b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c0b4:	1ad3      	subs	r3, r2, r3
 800c0b6:	663b      	str	r3, [r7, #96]	; 0x60
		} while (nsect);
 800c0b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	d1d6      	bne.n	800c06c <f_mkfs+0x6ec>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 800c0be:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c0c2:	2b03      	cmp	r3, #3
 800c0c4:	d103      	bne.n	800c0ce <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 800c0c6:	230c      	movs	r3, #12
 800c0c8:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800c0cc:	e010      	b.n	800c0f0 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0d4:	d303      	bcc.n	800c0de <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 800c0d6:	2306      	movs	r3, #6
 800c0d8:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800c0dc:	e008      	b.n	800c0f0 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 800c0de:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800c0e2:	2b02      	cmp	r3, #2
 800c0e4:	d101      	bne.n	800c0ea <f_mkfs+0x76a>
 800c0e6:	2304      	movs	r3, #4
 800c0e8:	e000      	b.n	800c0ec <f_mkfs+0x76c>
 800c0ea:	2301      	movs	r3, #1
 800c0ec:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 800c0f0:	7afb      	ldrb	r3, [r7, #11]
 800c0f2:	f003 0308 	and.w	r3, r3, #8
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d15b      	bne.n	800c1b2 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 800c0fa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800c0fc:	461a      	mov	r2, r3
 800c0fe:	2100      	movs	r1, #0
 800c100:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c102:	f7fd fc1e 	bl	8009942 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800c106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c108:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c10c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c110:	4618      	mov	r0, r3
 800c112:	f7fd fbae 	bl	8009872 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 800c116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c118:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800c11c:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 800c11e:	69bb      	ldr	r3, [r7, #24]
 800c120:	2200      	movs	r2, #0
 800c122:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 800c124:	69bb      	ldr	r3, [r7, #24]
 800c126:	3301      	adds	r3, #1
 800c128:	2201      	movs	r2, #1
 800c12a:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 800c12c:	69bb      	ldr	r3, [r7, #24]
 800c12e:	3302      	adds	r3, #2
 800c130:	2201      	movs	r2, #1
 800c132:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 800c134:	69bb      	ldr	r3, [r7, #24]
 800c136:	3303      	adds	r3, #3
 800c138:	2200      	movs	r2, #0
 800c13a:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 800c13c:	69bb      	ldr	r3, [r7, #24]
 800c13e:	3304      	adds	r3, #4
 800c140:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 800c144:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 800c146:	693a      	ldr	r2, [r7, #16]
 800c148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c14a:	441a      	add	r2, r3
 800c14c:	4b21      	ldr	r3, [pc, #132]	; (800c1d4 <f_mkfs+0x854>)
 800c14e:	fba3 1302 	umull	r1, r3, r3, r2
 800c152:	1ad2      	subs	r2, r2, r3
 800c154:	0852      	lsrs	r2, r2, #1
 800c156:	4413      	add	r3, r2
 800c158:	0b5b      	lsrs	r3, r3, #13
 800c15a:	65fb      	str	r3, [r7, #92]	; 0x5c
			pte[PTE_EdHead] = 254;				/* End head */
 800c15c:	69bb      	ldr	r3, [r7, #24]
 800c15e:	3305      	adds	r3, #5
 800c160:	22fe      	movs	r2, #254	; 0xfe
 800c162:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 800c164:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c166:	089b      	lsrs	r3, r3, #2
 800c168:	b2da      	uxtb	r2, r3
 800c16a:	69bb      	ldr	r3, [r7, #24]
 800c16c:	3306      	adds	r3, #6
 800c16e:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 800c172:	b2d2      	uxtb	r2, r2
 800c174:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 800c176:	69bb      	ldr	r3, [r7, #24]
 800c178:	3307      	adds	r3, #7
 800c17a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c17c:	b2d2      	uxtb	r2, r2
 800c17e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 800c180:	69bb      	ldr	r3, [r7, #24]
 800c182:	3308      	adds	r3, #8
 800c184:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c186:	4618      	mov	r0, r3
 800c188:	f7fd fb8e 	bl	80098a8 <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 800c18c:	69bb      	ldr	r3, [r7, #24]
 800c18e:	330c      	adds	r3, #12
 800c190:	693a      	ldr	r2, [r7, #16]
 800c192:	4611      	mov	r1, r2
 800c194:	4618      	mov	r0, r3
 800c196:	f7fd fb87 	bl	80098a8 <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800c19a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 800c19e:	2301      	movs	r3, #1
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c1a4:	f7fd faec 	bl	8009780 <disk_write>
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d001      	beq.n	800c1b2 <f_mkfs+0x832>
 800c1ae:	2301      	movs	r3, #1
 800c1b0:	e00c      	b.n	800c1cc <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 800c1b2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c1b6:	2200      	movs	r2, #0
 800c1b8:	2100      	movs	r1, #0
 800c1ba:	4618      	mov	r0, r3
 800c1bc:	f7fd fb00 	bl	80097c0 <disk_ioctl>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d001      	beq.n	800c1ca <f_mkfs+0x84a>
 800c1c6:	2301      	movs	r3, #1
 800c1c8:	e000      	b.n	800c1cc <f_mkfs+0x84c>

	return FR_OK;
 800c1ca:	2300      	movs	r3, #0
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3774      	adds	r7, #116	; 0x74
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd90      	pop	{r4, r7, pc}
 800c1d4:	0515565b 	.word	0x0515565b

0800c1d8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c1d8:	b480      	push	{r7}
 800c1da:	b087      	sub	sp, #28
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	4613      	mov	r3, r2
 800c1e4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c1ee:	4b1f      	ldr	r3, [pc, #124]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c1f0:	7a5b      	ldrb	r3, [r3, #9]
 800c1f2:	b2db      	uxtb	r3, r3
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d131      	bne.n	800c25c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c1f8:	4b1c      	ldr	r3, [pc, #112]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c1fa:	7a5b      	ldrb	r3, [r3, #9]
 800c1fc:	b2db      	uxtb	r3, r3
 800c1fe:	461a      	mov	r2, r3
 800c200:	4b1a      	ldr	r3, [pc, #104]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c202:	2100      	movs	r1, #0
 800c204:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c206:	4b19      	ldr	r3, [pc, #100]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c208:	7a5b      	ldrb	r3, [r3, #9]
 800c20a:	b2db      	uxtb	r3, r3
 800c20c:	4a17      	ldr	r2, [pc, #92]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c20e:	009b      	lsls	r3, r3, #2
 800c210:	4413      	add	r3, r2
 800c212:	68fa      	ldr	r2, [r7, #12]
 800c214:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c216:	4b15      	ldr	r3, [pc, #84]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c218:	7a5b      	ldrb	r3, [r3, #9]
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	461a      	mov	r2, r3
 800c21e:	4b13      	ldr	r3, [pc, #76]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c220:	4413      	add	r3, r2
 800c222:	79fa      	ldrb	r2, [r7, #7]
 800c224:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c226:	4b11      	ldr	r3, [pc, #68]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c228:	7a5b      	ldrb	r3, [r3, #9]
 800c22a:	b2db      	uxtb	r3, r3
 800c22c:	1c5a      	adds	r2, r3, #1
 800c22e:	b2d1      	uxtb	r1, r2
 800c230:	4a0e      	ldr	r2, [pc, #56]	; (800c26c <FATFS_LinkDriverEx+0x94>)
 800c232:	7251      	strb	r1, [r2, #9]
 800c234:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c236:	7dbb      	ldrb	r3, [r7, #22]
 800c238:	3330      	adds	r3, #48	; 0x30
 800c23a:	b2da      	uxtb	r2, r3
 800c23c:	68bb      	ldr	r3, [r7, #8]
 800c23e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c240:	68bb      	ldr	r3, [r7, #8]
 800c242:	3301      	adds	r3, #1
 800c244:	223a      	movs	r2, #58	; 0x3a
 800c246:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	3302      	adds	r3, #2
 800c24c:	222f      	movs	r2, #47	; 0x2f
 800c24e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	3303      	adds	r3, #3
 800c254:	2200      	movs	r2, #0
 800c256:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c258:	2300      	movs	r3, #0
 800c25a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c25c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c25e:	4618      	mov	r0, r3
 800c260:	371c      	adds	r7, #28
 800c262:	46bd      	mov	sp, r7
 800c264:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c268:	4770      	bx	lr
 800c26a:	bf00      	nop
 800c26c:	20000060 	.word	0x20000060

0800c270 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c27a:	2200      	movs	r2, #0
 800c27c:	6839      	ldr	r1, [r7, #0]
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f7ff ffaa 	bl	800c1d8 <FATFS_LinkDriverEx>
 800c284:	4603      	mov	r3, r0
}
 800c286:	4618      	mov	r0, r3
 800c288:	3708      	adds	r7, #8
 800c28a:	46bd      	mov	sp, r7
 800c28c:	bd80      	pop	{r7, pc}
	...

0800c290 <__libc_init_array>:
 800c290:	b570      	push	{r4, r5, r6, lr}
 800c292:	4d0d      	ldr	r5, [pc, #52]	; (800c2c8 <__libc_init_array+0x38>)
 800c294:	4c0d      	ldr	r4, [pc, #52]	; (800c2cc <__libc_init_array+0x3c>)
 800c296:	1b64      	subs	r4, r4, r5
 800c298:	10a4      	asrs	r4, r4, #2
 800c29a:	2600      	movs	r6, #0
 800c29c:	42a6      	cmp	r6, r4
 800c29e:	d109      	bne.n	800c2b4 <__libc_init_array+0x24>
 800c2a0:	4d0b      	ldr	r5, [pc, #44]	; (800c2d0 <__libc_init_array+0x40>)
 800c2a2:	4c0c      	ldr	r4, [pc, #48]	; (800c2d4 <__libc_init_array+0x44>)
 800c2a4:	f000 f864 	bl	800c370 <_init>
 800c2a8:	1b64      	subs	r4, r4, r5
 800c2aa:	10a4      	asrs	r4, r4, #2
 800c2ac:	2600      	movs	r6, #0
 800c2ae:	42a6      	cmp	r6, r4
 800c2b0:	d105      	bne.n	800c2be <__libc_init_array+0x2e>
 800c2b2:	bd70      	pop	{r4, r5, r6, pc}
 800c2b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2b8:	4798      	blx	r3
 800c2ba:	3601      	adds	r6, #1
 800c2bc:	e7ee      	b.n	800c29c <__libc_init_array+0xc>
 800c2be:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2c2:	4798      	blx	r3
 800c2c4:	3601      	adds	r6, #1
 800c2c6:	e7f2      	b.n	800c2ae <__libc_init_array+0x1e>
 800c2c8:	0800c988 	.word	0x0800c988
 800c2cc:	0800c988 	.word	0x0800c988
 800c2d0:	0800c988 	.word	0x0800c988
 800c2d4:	0800c98c 	.word	0x0800c98c

0800c2d8 <memset>:
 800c2d8:	4402      	add	r2, r0
 800c2da:	4603      	mov	r3, r0
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	d100      	bne.n	800c2e2 <memset+0xa>
 800c2e0:	4770      	bx	lr
 800c2e2:	f803 1b01 	strb.w	r1, [r3], #1
 800c2e6:	e7f9      	b.n	800c2dc <memset+0x4>

0800c2e8 <__utoa>:
 800c2e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2ea:	4c1f      	ldr	r4, [pc, #124]	; (800c368 <__utoa+0x80>)
 800c2ec:	b08b      	sub	sp, #44	; 0x2c
 800c2ee:	4605      	mov	r5, r0
 800c2f0:	460b      	mov	r3, r1
 800c2f2:	466e      	mov	r6, sp
 800c2f4:	f104 0c20 	add.w	ip, r4, #32
 800c2f8:	6820      	ldr	r0, [r4, #0]
 800c2fa:	6861      	ldr	r1, [r4, #4]
 800c2fc:	4637      	mov	r7, r6
 800c2fe:	c703      	stmia	r7!, {r0, r1}
 800c300:	3408      	adds	r4, #8
 800c302:	4564      	cmp	r4, ip
 800c304:	463e      	mov	r6, r7
 800c306:	d1f7      	bne.n	800c2f8 <__utoa+0x10>
 800c308:	7921      	ldrb	r1, [r4, #4]
 800c30a:	7139      	strb	r1, [r7, #4]
 800c30c:	1e91      	subs	r1, r2, #2
 800c30e:	6820      	ldr	r0, [r4, #0]
 800c310:	6038      	str	r0, [r7, #0]
 800c312:	2922      	cmp	r1, #34	; 0x22
 800c314:	f04f 0100 	mov.w	r1, #0
 800c318:	d904      	bls.n	800c324 <__utoa+0x3c>
 800c31a:	7019      	strb	r1, [r3, #0]
 800c31c:	460b      	mov	r3, r1
 800c31e:	4618      	mov	r0, r3
 800c320:	b00b      	add	sp, #44	; 0x2c
 800c322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c324:	1e58      	subs	r0, r3, #1
 800c326:	4684      	mov	ip, r0
 800c328:	fbb5 f7f2 	udiv	r7, r5, r2
 800c32c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800c330:	fb02 5617 	mls	r6, r2, r7, r5
 800c334:	4476      	add	r6, lr
 800c336:	460c      	mov	r4, r1
 800c338:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800c33c:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800c340:	462e      	mov	r6, r5
 800c342:	42b2      	cmp	r2, r6
 800c344:	f101 0101 	add.w	r1, r1, #1
 800c348:	463d      	mov	r5, r7
 800c34a:	d9ed      	bls.n	800c328 <__utoa+0x40>
 800c34c:	2200      	movs	r2, #0
 800c34e:	545a      	strb	r2, [r3, r1]
 800c350:	1919      	adds	r1, r3, r4
 800c352:	1aa5      	subs	r5, r4, r2
 800c354:	42aa      	cmp	r2, r5
 800c356:	dae2      	bge.n	800c31e <__utoa+0x36>
 800c358:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800c35c:	780e      	ldrb	r6, [r1, #0]
 800c35e:	7006      	strb	r6, [r0, #0]
 800c360:	3201      	adds	r2, #1
 800c362:	f801 5901 	strb.w	r5, [r1], #-1
 800c366:	e7f4      	b.n	800c352 <__utoa+0x6a>
 800c368:	0800c95a 	.word	0x0800c95a

0800c36c <utoa>:
 800c36c:	f7ff bfbc 	b.w	800c2e8 <__utoa>

0800c370 <_init>:
 800c370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c372:	bf00      	nop
 800c374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c376:	bc08      	pop	{r3}
 800c378:	469e      	mov	lr, r3
 800c37a:	4770      	bx	lr

0800c37c <_fini>:
 800c37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c37e:	bf00      	nop
 800c380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c382:	bc08      	pop	{r3}
 800c384:	469e      	mov	lr, r3
 800c386:	4770      	bx	lr
