Design and Verification of a 1x3 Packet Router Using SystemVerilog and UVM