// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module adpcm_main_decode (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        dec_del_bpl_address0,
        dec_del_bpl_ce0,
        dec_del_bpl_we0,
        dec_del_bpl_d0,
        dec_del_bpl_q0,
        dec_del_dltx_address0,
        dec_del_dltx_ce0,
        dec_del_dltx_we0,
        dec_del_dltx_d0,
        dec_del_dltx_q0,
        dec_del_dltx_address1,
        dec_del_dltx_ce1,
        dec_del_dltx_we1,
        dec_del_dltx_d1,
        dec_del_dltx_q1,
        dec_rlt1_i,
        dec_rlt1_o,
        dec_rlt1_o_ap_vld,
        dec_al1_i,
        dec_al1_o,
        dec_al1_o_ap_vld,
        dec_rlt2_i,
        dec_rlt2_o,
        dec_rlt2_o_ap_vld,
        dec_al2_i,
        dec_al2_o,
        dec_al2_o_ap_vld,
        dec_detl_i,
        dec_detl_o,
        dec_detl_o_ap_vld,
        qq4_code4_table_address0,
        qq4_code4_table_ce0,
        qq4_code4_table_q0,
        il,
        dec_nbl_i,
        dec_nbl_o,
        dec_nbl_o_ap_vld,
        wl_code_table_address0,
        wl_code_table_ce0,
        wl_code_table_q0,
        ilb_table_address0,
        ilb_table_ce0,
        ilb_table_q0,
        dec_plt1_i,
        dec_plt1_o,
        dec_plt1_o_ap_vld,
        dec_plt2_i,
        dec_plt2_o,
        dec_plt2_o_ap_vld,
        dec_del_bph_address0,
        dec_del_bph_ce0,
        dec_del_bph_we0,
        dec_del_bph_d0,
        dec_del_bph_q0,
        dec_del_dhx_address0,
        dec_del_dhx_ce0,
        dec_del_dhx_we0,
        dec_del_dhx_d0,
        dec_del_dhx_q0,
        dec_del_dhx_address1,
        dec_del_dhx_ce1,
        dec_del_dhx_we1,
        dec_del_dhx_d1,
        dec_del_dhx_q1,
        dec_rh1_i,
        dec_rh1_o,
        dec_rh1_o_ap_vld,
        dec_ah1_i,
        dec_ah1_o,
        dec_ah1_o_ap_vld,
        dec_rh2_i,
        dec_rh2_o,
        dec_rh2_o_ap_vld,
        dec_ah2_i,
        dec_ah2_o,
        dec_ah2_o_ap_vld,
        dec_deth_i,
        dec_deth_o,
        dec_deth_o_ap_vld,
        dec_nbh_i,
        dec_nbh_o,
        dec_nbh_o_ap_vld,
        dec_ph1_i,
        dec_ph1_o,
        dec_ph1_o_ap_vld,
        dec_ph2_i,
        dec_ph2_o,
        dec_ph2_o_ap_vld,
        accumc_address0,
        accumc_ce0,
        accumc_we0,
        accumc_d0,
        accumc_q0,
        h_address0,
        h_ce0,
        h_q0,
        h_address1,
        h_ce1,
        h_q1,
        accumd_address0,
        accumd_ce0,
        accumd_we0,
        accumd_d0,
        accumd_q0,
        xout1,
        xout1_ap_vld,
        xout2,
        xout2_ap_vld
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r;
output  [2:0] dec_del_bpl_address0;
output   dec_del_bpl_ce0;
output   dec_del_bpl_we0;
output  [31:0] dec_del_bpl_d0;
input  [31:0] dec_del_bpl_q0;
output  [2:0] dec_del_dltx_address0;
output   dec_del_dltx_ce0;
output   dec_del_dltx_we0;
output  [15:0] dec_del_dltx_d0;
input  [15:0] dec_del_dltx_q0;
output  [2:0] dec_del_dltx_address1;
output   dec_del_dltx_ce1;
output   dec_del_dltx_we1;
output  [15:0] dec_del_dltx_d1;
input  [15:0] dec_del_dltx_q1;
input  [30:0] dec_rlt1_i;
output  [30:0] dec_rlt1_o;
output   dec_rlt1_o_ap_vld;
input  [15:0] dec_al1_i;
output  [15:0] dec_al1_o;
output   dec_al1_o_ap_vld;
input  [30:0] dec_rlt2_i;
output  [30:0] dec_rlt2_o;
output   dec_rlt2_o_ap_vld;
input  [14:0] dec_al2_i;
output  [14:0] dec_al2_o;
output   dec_al2_o_ap_vld;
input  [14:0] dec_detl_i;
output  [14:0] dec_detl_o;
output   dec_detl_o_ap_vld;
output  [3:0] qq4_code4_table_address0;
output   qq4_code4_table_ce0;
input  [15:0] qq4_code4_table_q0;
input  [5:0] il;
input  [14:0] dec_nbl_i;
output  [14:0] dec_nbl_o;
output   dec_nbl_o_ap_vld;
output  [3:0] wl_code_table_address0;
output   wl_code_table_ce0;
input  [12:0] wl_code_table_q0;
output  [4:0] ilb_table_address0;
output   ilb_table_ce0;
input  [11:0] ilb_table_q0;
input  [31:0] dec_plt1_i;
output  [31:0] dec_plt1_o;
output   dec_plt1_o_ap_vld;
input  [31:0] dec_plt2_i;
output  [31:0] dec_plt2_o;
output   dec_plt2_o_ap_vld;
output  [2:0] dec_del_bph_address0;
output   dec_del_bph_ce0;
output   dec_del_bph_we0;
output  [31:0] dec_del_bph_d0;
input  [31:0] dec_del_bph_q0;
output  [2:0] dec_del_dhx_address0;
output   dec_del_dhx_ce0;
output   dec_del_dhx_we0;
output  [13:0] dec_del_dhx_d0;
input  [13:0] dec_del_dhx_q0;
output  [2:0] dec_del_dhx_address1;
output   dec_del_dhx_ce1;
output   dec_del_dhx_we1;
output  [13:0] dec_del_dhx_d1;
input  [13:0] dec_del_dhx_q1;
input  [30:0] dec_rh1_i;
output  [30:0] dec_rh1_o;
output   dec_rh1_o_ap_vld;
input  [15:0] dec_ah1_i;
output  [15:0] dec_ah1_o;
output   dec_ah1_o_ap_vld;
input  [30:0] dec_rh2_i;
output  [30:0] dec_rh2_o;
output   dec_rh2_o_ap_vld;
input  [14:0] dec_ah2_i;
output  [14:0] dec_ah2_o;
output   dec_ah2_o_ap_vld;
input  [14:0] dec_deth_i;
output  [14:0] dec_deth_o;
output   dec_deth_o_ap_vld;
input  [14:0] dec_nbh_i;
output  [14:0] dec_nbh_o;
output   dec_nbh_o_ap_vld;
input  [31:0] dec_ph1_i;
output  [31:0] dec_ph1_o;
output   dec_ph1_o_ap_vld;
input  [31:0] dec_ph2_i;
output  [31:0] dec_ph2_o;
output   dec_ph2_o_ap_vld;
output  [3:0] accumc_address0;
output   accumc_ce0;
output   accumc_we0;
output  [31:0] accumc_d0;
input  [31:0] accumc_q0;
output  [4:0] h_address0;
output   h_ce0;
input  [14:0] h_q0;
output  [4:0] h_address1;
output   h_ce1;
input  [14:0] h_q1;
output  [3:0] accumd_address0;
output   accumd_ce0;
output   accumd_we0;
output  [31:0] accumd_d0;
input  [31:0] accumd_q0;
output  [31:0] xout1;
output   xout1_ap_vld;
output  [31:0] xout2;
output   xout2_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] dec_del_bpl_address0;
reg dec_del_bpl_ce0;
reg dec_del_bpl_we0;
reg[31:0] dec_del_bpl_d0;
reg[2:0] dec_del_dltx_address0;
reg dec_del_dltx_ce0;
reg dec_del_dltx_we0;
reg[15:0] dec_del_dltx_d0;
reg[2:0] dec_del_dltx_address1;
reg dec_del_dltx_ce1;
reg dec_del_dltx_we1;
reg[15:0] dec_del_dltx_d1;
reg[30:0] dec_rlt1_o;
reg dec_rlt1_o_ap_vld;
reg[15:0] dec_al1_o;
reg dec_al1_o_ap_vld;
reg[30:0] dec_rlt2_o;
reg dec_rlt2_o_ap_vld;
reg[14:0] dec_al2_o;
reg dec_al2_o_ap_vld;
reg[14:0] dec_detl_o;
reg dec_detl_o_ap_vld;
reg qq4_code4_table_ce0;
reg[14:0] dec_nbl_o;
reg dec_nbl_o_ap_vld;
reg wl_code_table_ce0;
reg[4:0] ilb_table_address0;
reg ilb_table_ce0;
reg[31:0] dec_plt1_o;
reg dec_plt1_o_ap_vld;
reg[31:0] dec_plt2_o;
reg dec_plt2_o_ap_vld;
reg[2:0] dec_del_bph_address0;
reg dec_del_bph_ce0;
reg dec_del_bph_we0;
reg[31:0] dec_del_bph_d0;
reg[2:0] dec_del_dhx_address0;
reg dec_del_dhx_ce0;
reg dec_del_dhx_we0;
reg[13:0] dec_del_dhx_d0;
reg[2:0] dec_del_dhx_address1;
reg dec_del_dhx_ce1;
reg dec_del_dhx_we1;
reg[13:0] dec_del_dhx_d1;
reg[30:0] dec_rh1_o;
reg dec_rh1_o_ap_vld;
reg[15:0] dec_ah1_o;
reg dec_ah1_o_ap_vld;
reg[30:0] dec_rh2_o;
reg dec_rh2_o_ap_vld;
reg[14:0] dec_ah2_o;
reg dec_ah2_o_ap_vld;
reg[14:0] dec_deth_o;
reg dec_deth_o_ap_vld;
reg[14:0] dec_nbh_o;
reg dec_nbh_o_ap_vld;
reg[31:0] dec_ph1_o;
reg dec_ph1_o_ap_vld;
reg[31:0] dec_ph2_o;
reg dec_ph2_o_ap_vld;
reg[3:0] accumc_address0;
reg accumc_ce0;
reg accumc_we0;
reg[31:0] accumc_d0;
reg h_ce0;
reg h_ce1;
reg[3:0] accumd_address0;
reg accumd_ce0;
reg accumd_we0;
reg[31:0] accumd_d0;
reg xout1_ap_vld;
reg xout2_ap_vld;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] qq6_code6_table_address0;
reg    qq6_code6_table_ce0;
wire  signed [15:0] qq6_code6_table_q0;
reg  signed [15:0] reg_754;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg   [31:0] reg_761;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state16;
reg  signed [13:0] reg_765;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state3;
reg   [1:0] lshr_ln_reg_2785;
reg  signed [15:0] qq4_code4_table_load_reg_2818;
reg   [3:0] trunc_ln15_reg_2828;
wire  signed [24:0] sext_ln477_fu_1085_p1;
reg  signed [24:0] sext_ln477_reg_2838;
wire    ap_CS_fsm_state6;
wire  signed [22:0] sext_ln479_fu_1088_p1;
reg  signed [22:0] sext_ln479_reg_2843;
wire   [30:0] trunc_ln345_fu_1097_p1;
reg   [30:0] trunc_ln345_reg_2848;
wire  signed [15:0] trunc_ln345_2_fu_1118_p4;
reg  signed [15:0] trunc_ln345_2_reg_2853;
wire  signed [31:0] sext_ln345_1_fu_1128_p1;
reg  signed [31:0] sext_ln345_1_reg_2858;
wire  signed [30:0] sext_ln346_1_fu_1132_p1;
reg  signed [30:0] sext_ln346_1_reg_2863;
wire   [31:0] add_ln347_fu_1160_p2;
reg   [31:0] add_ln347_reg_2868;
wire  signed [31:0] add_ln350_fu_1195_p2;
reg  signed [31:0] add_ln350_reg_2874;
wire   [0:0] icmp_ln535_fu_1201_p2;
reg   [0:0] icmp_ln535_reg_2880;
wire    ap_CS_fsm_state7;
reg   [2:0] dec_del_bpl_addr_1_reg_2892;
reg   [2:0] dec_del_bpl_addr_reg_2900;
wire   [16:0] apl2_fu_1339_p2;
reg   [16:0] apl2_reg_2926;
wire   [17:0] apl1_fu_1383_p2;
reg   [17:0] apl1_reg_2932;
reg   [15:0] dec_del_dltx_load_3_reg_2938;
reg   [15:0] dec_del_dltx_load_5_reg_2943;
wire    ap_CS_fsm_state14;
reg   [3:0] trunc_ln522_2_reg_2961;
wire  signed [24:0] sext_ln477_2_fu_1869_p1;
reg  signed [24:0] sext_ln477_2_reg_2989;
wire  signed [22:0] sext_ln479_5_fu_1891_p1;
reg  signed [22:0] sext_ln479_5_reg_2994;
wire  signed [13:0] trunc_ln364_1_fu_1931_p4;
reg  signed [13:0] trunc_ln364_1_reg_2999;
wire  signed [31:0] add_ln367_fu_1974_p2;
reg  signed [31:0] add_ln367_reg_3004;
wire   [0:0] icmp_ln535_2_fu_1980_p2;
reg   [0:0] icmp_ln535_2_reg_3011;
wire  signed [27:0] sext_ln543_fu_1986_p1;
reg  signed [27:0] sext_ln543_reg_3015;
wire    ap_CS_fsm_state17;
reg   [2:0] dec_del_bph_addr_1_reg_3028;
reg   [2:0] dec_del_bph_addr_reg_3036;
wire   [16:0] apl2_8_fu_2132_p2;
reg   [16:0] apl2_8_reg_3069;
wire   [17:0] apl1_11_fu_2176_p2;
reg   [17:0] apl1_11_reg_3075;
wire   [31:0] add_ln371_fu_2182_p2;
reg   [31:0] add_ln371_reg_3081;
reg   [13:0] dec_del_dhx_load_3_reg_3087;
reg   [13:0] dec_del_dhx_load_5_reg_3092;
wire   [31:0] sub_ln378_fu_2412_p2;
reg   [31:0] sub_ln378_reg_3097;
wire    ap_CS_fsm_state23;
wire  signed [31:0] add_ln379_fu_2416_p2;
reg  signed [31:0] add_ln379_reg_3102;
wire    ap_CS_fsm_state24;
wire   [3:0] trunc_ln405_fu_2702_p1;
reg   [3:0] trunc_ln405_reg_3147;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln460_fu_813_p1;
wire   [0:0] icmp_ln464_fu_804_p2;
wire   [63:0] zext_ln345_fu_859_p1;
wire   [63:0] zext_ln346_fu_951_p1;
wire   [63:0] zext_ln525_fu_1070_p1;
wire   [63:0] zext_ln543_fu_1207_p1;
wire   [0:0] grp_fu_694_p2;
wire   [63:0] zext_ln537_fu_1218_p1;
wire   [63:0] zext_ln460_2_fu_1645_p1;
wire   [0:0] icmp_ln464_2_fu_1636_p2;
wire   [63:0] zext_ln525_2_fu_1800_p1;
wire   [63:0] zext_ln543_2_fu_2000_p1;
wire   [0:0] grp_fu_736_p2;
wire   [63:0] zext_ln537_2_fu_2011_p1;
wire   [63:0] zext_ln389_fu_2491_p1;
wire   [0:0] icmp_ln389_fu_2476_p2;
wire   [63:0] zext_ln335_fu_2503_p1;
wire   [63:0] zext_ln391_fu_2514_p1;
wire   [63:0] zext_ln335_2_fu_2712_p1;
wire   [0:0] icmp_ln405_fu_2687_p2;
wire   [63:0] zext_ln335_1_fu_2739_p1;
wire    ap_CS_fsm_state28;
wire   [30:0] add_ln354_fu_1389_p2;
wire   [15:0] apl1_10_fu_1600_p3;
wire   [14:0] apl2_7_fu_1540_p3;
wire   [14:0] shl_ln9_fu_1181_p3;
wire   [14:0] select_ln515_fu_1036_p3;
wire   [30:0] trunc_ln372_fu_2187_p1;
wire   [15:0] apl1_14_fu_2398_p3;
wire   [14:0] apl2_10_fu_2338_p3;
wire   [14:0] shl_ln526_2_fu_1960_p3;
wire   [14:0] select_ln624_fu_1766_p3;
wire    ap_CS_fsm_state26;
reg   [2:0] idx_fu_298;
wire   [2:0] add_ln464_fu_825_p2;
reg   [49:0] zl_6_fu_302;
wire   [49:0] zl_11_fu_884_p2;
wire  signed [49:0] sext_ln460_fu_792_p1;
wire    ap_CS_fsm_state4;
reg   [2:0] i_fu_306;
wire   [2:0] i_23_fu_819_p2;
reg   [2:0] i_13_fu_310;
wire   [2:0] grp_fu_700_p2;
reg   [2:0] idx198_fu_314;
wire   [2:0] add_ln464_4_fu_1657_p2;
reg   [47:0] zl_9_fu_318;
wire   [47:0] zl_13_fu_1819_p2;
wire  signed [47:0] sext_ln460_2_fu_1624_p1;
wire    ap_CS_fsm_state15;
reg   [2:0] i_16_fu_322;
wire   [2:0] i_27_fu_1651_p2;
reg   [2:0] i_18_fu_326;
wire   [2:0] grp_fu_742_p2;
reg   [4:0] idx204_fu_330;
wire   [4:0] add_ln335_fu_2497_p2;
reg   [49:0] xa2_2_fu_334;
wire   [49:0] xa2_5_fu_2573_p2;
wire  signed [49:0] sext_ln333_1_fu_2459_p1;
wire    ap_CS_fsm_state25;
reg   [49:0] xa1_2_fu_338;
wire   [49:0] xa1_5_fu_2553_p2;
wire  signed [49:0] sext_ln333_fu_2450_p1;
reg   [3:0] i_012_fu_342;
wire   [3:0] i_31_fu_2482_p2;
reg   [4:0] idx213_fu_346;
wire   [4:0] add_ln405_fu_2718_p2;
reg   [3:0] i_15_fu_350;
wire   [3:0] i_33_fu_2693_p2;
wire    ap_CS_fsm_state8;
wire   [31:0] add_ln550_fu_1482_p2;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state18;
wire   [31:0] add_ln550_2_fu_2280_p2;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state22;
reg  signed [13:0] grp_fu_639_p0;
wire  signed [45:0] sext_ln461_6_fu_1619_p1;
wire  signed [45:0] sext_ln466_9_fu_1810_p1;
reg  signed [31:0] grp_fu_639_p1;
wire  signed [45:0] sext_ln461_5_fu_1614_p1;
wire  signed [45:0] sext_ln466_8_fu_1805_p1;
reg  signed [14:0] grp_fu_643_p0;
wire  signed [46:0] sext_ln479_4_fu_942_p1;
wire  signed [46:0] sext_ln479_6_fu_1895_p1;
wire  signed [46:0] sext_ln391_1_fu_2544_p1;
reg  signed [31:0] grp_fu_643_p1;
wire  signed [46:0] sext_ln475_7_fu_937_p1;
wire  signed [46:0] sext_ln475_10_fu_1886_p1;
wire  signed [46:0] sext_ln391_fu_2539_p1;
reg  signed [15:0] grp_fu_651_p0;
wire  signed [46:0] sext_ln475_6_fu_924_p1;
wire  signed [46:0] sext_ln475_9_fu_1873_p1;
reg  signed [31:0] grp_fu_651_p1;
wire  signed [46:0] sext_ln475_fu_919_p1;
wire  signed [46:0] sext_ln475_8_fu_1864_p1;
reg  signed [15:0] grp_fu_655_p0;
wire  signed [47:0] sext_ln461_4_fu_787_p1;
wire  signed [47:0] sext_ln466_6_fu_875_p1;
reg  signed [31:0] grp_fu_655_p1;
wire  signed [47:0] sext_ln461_fu_782_p1;
wire  signed [47:0] sext_ln466_fu_870_p1;
reg  signed [31:0] grp_fu_659_p0;
wire  signed [63:0] sext_ln570_4_fu_1252_p1;
wire  signed [63:0] sext_ln570_6_fu_2045_p1;
reg  signed [31:0] grp_fu_659_p1;
wire  signed [63:0] sext_ln570_fu_1247_p1;
wire  signed [63:0] sext_ln570_5_fu_2040_p1;
reg  signed [31:0] grp_fu_663_p0;
wire  signed [63:0] sext_ln574_fu_1298_p1;
wire  signed [63:0] sext_ln574_2_fu_2091_p1;
reg  signed [31:0] grp_fu_663_p1;
reg  signed [31:0] grp_fu_667_p0;
wire  signed [38:0] sext_ln386_fu_2454_p1;
wire  signed [38:0] sext_ln395_fu_2597_p1;
wire  signed [6:0] grp_fu_667_p1;
wire   [46:0] grp_fu_643_p2;
wire   [46:0] grp_fu_651_p2;
wire   [46:0] grp_fu_675_p2;
wire   [63:0] grp_fu_659_p2;
wire   [63:0] grp_fu_663_p2;
wire   [0:0] grp_fu_714_p3;
wire  signed [15:0] sext_ln461_4_fu_787_p0;
wire   [47:0] grp_fu_655_p2;
wire   [3:0] trunc_ln345_1_fu_850_p4;
wire  signed [49:0] sext_ln466_7_fu_880_p1;
wire   [31:0] pl_fu_911_p3;
wire  signed [15:0] sext_ln475_6_fu_924_p0;
wire   [31:0] pl2_fu_929_p3;
wire  signed [14:0] sext_ln479_4_fu_942_p0;
wire   [21:0] shl_ln_fu_964_p3;
wire   [22:0] zext_ln511_2_fu_972_p1;
wire   [22:0] zext_ln511_fu_960_p1;
wire   [22:0] sub_ln511_fu_976_p2;
wire   [15:0] trunc_ln14_fu_982_p4;
wire  signed [16:0] sext_ln512_2_fu_996_p1;
wire  signed [16:0] sext_ln512_fu_992_p1;
wire  signed [16:0] add_ln512_fu_1000_p2;
wire  signed [31:0] sext_ln509_fu_1006_p1;
wire   [0:0] tmp_16_fu_1010_p3;
wire   [16:0] select_ln513_fu_1018_p3;
wire   [0:0] icmp_ln515_fu_1030_p2;
wire   [14:0] trunc_ln509_fu_1026_p1;
wire   [4:0] wd1_fu_1050_p4;
wire  signed [15:0] sext_ln477_fu_1085_p0;
wire  signed [14:0] sext_ln479_fu_1088_p0;
wire   [31:0] trunc_ln_fu_1075_p4;
wire   [31:0] add_ln344_fu_1091_p2;
wire   [14:0] mul_ln345_fu_1112_p1;
wire   [30:0] zext_ln345_1_fu_1105_p1;
wire   [30:0] mul_ln345_fu_1112_p2;
wire   [14:0] mul_ln346_fu_1140_p1;
wire   [30:0] mul_ln346_fu_1140_p2;
wire   [15:0] trunc_ln13_fu_1146_p4;
wire  signed [31:0] sext_ln346_2_fu_1156_p1;
wire   [3:0] sub_ln525_fu_1166_p2;
wire   [11:0] sub_ln525cast_fu_1171_p1;
wire   [11:0] wd3_fu_1175_p2;
wire  signed [15:0] wd2_fu_1236_p1;
wire   [17:0] wd2_fu_1236_p3;
wire  signed [31:0] sext_ln570_4_fu_1252_p0;
wire  signed [18:0] sext_ln566_fu_1243_p1;
wire  signed [15:0] tmp_9_fu_1263_p1;
wire   [10:0] tmp_9_fu_1263_p4;
wire   [18:0] sub_ln571_fu_1257_p2;
wire   [0:0] grp_fu_706_p3;
wire  signed [11:0] sext_ln572_fu_1272_p1;
wire   [11:0] tmp_s_fu_1276_p4;
wire   [11:0] select_ln570_fu_1286_p3;
wire  signed [31:0] sext_ln574_fu_1298_p0;
wire  signed [14:0] shl_ln3_fu_1303_p1;
wire   [21:0] shl_ln3_fu_1303_p3;
wire  signed [22:0] sext_ln580_fu_1310_p1;
wire   [22:0] sub_ln580_fu_1314_p2;
wire   [15:0] trunc_ln17_fu_1319_p4;
wire  signed [16:0] sext_ln580_4_fu_1329_p1;
wire   [16:0] grp_fu_722_p3;
wire   [16:0] add_ln580_fu_1333_p2;
wire  signed [16:0] sext_ln574_4_fu_1294_p1;
wire  signed [15:0] shl_ln4_fu_1345_p1;
wire   [23:0] shl_ln4_fu_1345_p3;
wire  signed [24:0] sext_ln597_fu_1352_p1;
wire   [24:0] sub_ln597_fu_1356_p2;
wire   [16:0] trunc_ln18_fu_1361_p4;
wire   [17:0] select_ln599_fu_1375_p3;
wire  signed [17:0] sext_ln599_fu_1371_p1;
wire  signed [15:0] mul_ln545_fu_1429_p1;
wire   [31:0] mul_ln545_fu_1429_p2;
wire  signed [63:0] sext_ln545_4_fu_1434_p1;
wire   [0:0] tmp_17_fu_1438_p3;
wire  signed [31:0] sext_ln549_fu_1454_p0;
wire  signed [31:0] shl_ln2_fu_1458_p1;
wire   [39:0] shl_ln2_fu_1458_p3;
wire  signed [39:0] sext_ln549_fu_1454_p1;
wire   [39:0] sub_ln549_fu_1466_p2;
wire   [31:0] wd3_6_fu_1472_p4;
wire   [31:0] select_ln549_fu_1446_p3;
wire  signed [31:0] sext_ln539_fu_1489_p0;
wire  signed [31:0] shl_ln1_fu_1493_p1;
wire   [39:0] shl_ln1_fu_1493_p3;
wire  signed [39:0] sext_ln539_fu_1489_p1;
wire   [39:0] sub_ln539_fu_1501_p2;
wire   [0:0] icmp_ln583_fu_1518_p2;
wire   [16:0] apl2_6_fu_1523_p3;
wire   [0:0] icmp_ln585_fu_1534_p2;
wire   [14:0] trunc_ln567_fu_1530_p1;
wire   [14:0] wd3_7_fu_1554_p2;
wire   [17:0] zext_ln595_fu_1560_p1;
wire   [0:0] icmp_ln607_fu_1568_p2;
wire   [17:0] apl1_8_fu_1573_p3;
wire   [15:0] zext_ln595_4_fu_1564_p1;
wire  signed [15:0] apl1_9_fu_1584_p2;
wire  signed [17:0] sext_ln609_fu_1590_p1;
wire   [0:0] icmp_ln609_fu_1594_p2;
wire   [15:0] trunc_ln595_fu_1580_p1;
wire  signed [13:0] sext_ln461_6_fu_1619_p0;
wire   [45:0] grp_fu_639_p2;
wire   [21:0] shl_ln5_fu_1681_p3;
wire   [22:0] zext_ln620_2_fu_1689_p1;
wire   [22:0] zext_ln620_fu_1677_p1;
wire   [22:0] sub_ln620_fu_1693_p2;
wire   [15:0] wd_fu_1699_p4;
wire   [10:0] tmp_2_fu_1713_p6;
wire  signed [16:0] sext_ln618_fu_1709_p1;
wire  signed [16:0] sext_ln621_fu_1726_p1;
wire  signed [16:0] add_ln621_fu_1730_p2;
wire  signed [31:0] sext_ln617_fu_1736_p1;
wire   [0:0] tmp_20_fu_1740_p3;
wire   [16:0] select_ln622_fu_1748_p3;
wire   [0:0] icmp_ln624_fu_1760_p2;
wire   [14:0] trunc_ln617_fu_1756_p1;
wire   [4:0] wd1_2_fu_1780_p4;
wire  signed [47:0] sext_ln466_10_fu_1815_p1;
wire   [31:0] pl_5_fu_1856_p3;
wire  signed [15:0] sext_ln477_2_fu_1869_p0;
wire  signed [15:0] sext_ln475_9_fu_1873_p0;
wire   [31:0] pl2_2_fu_1878_p3;
wire  signed [14:0] sext_ln479_5_fu_1891_p0;
wire  signed [14:0] sext_ln479_6_fu_1895_p0;
wire  signed [13:0] tmp_fu_1908_p6;
wire   [14:0] mul_ln364_fu_1925_p1;
wire   [28:0] mul_ln364_fu_1925_p2;
wire   [3:0] sub_ln525_2_fu_1945_p2;
wire   [11:0] sub_ln525_2cast_fu_1950_p1;
wire   [11:0] wd3_8_fu_1954_p2;
wire  signed [31:0] sext_ln364_1_fu_1941_p1;
wire   [31:0] trunc_ln469_2_fu_1830_p4;
wire  signed [15:0] wd2_2_fu_2029_p1;
wire   [17:0] wd2_2_fu_2029_p3;
wire  signed [31:0] sext_ln570_6_fu_2045_p0;
wire  signed [18:0] sext_ln566_2_fu_2036_p1;
wire  signed [15:0] tmp_1_fu_2056_p1;
wire   [10:0] tmp_1_fu_2056_p4;
wire   [18:0] sub_ln571_2_fu_2050_p2;
wire  signed [11:0] sext_ln572_2_fu_2065_p1;
wire   [11:0] tmp_3_fu_2069_p4;
wire   [11:0] select_ln570_2_fu_2079_p3;
wire  signed [31:0] sext_ln574_2_fu_2091_p0;
wire  signed [14:0] shl_ln580_2_fu_2096_p1;
wire   [21:0] shl_ln580_2_fu_2096_p3;
wire  signed [22:0] sext_ln580_5_fu_2103_p1;
wire   [22:0] sub_ln580_2_fu_2107_p2;
wire   [15:0] trunc_ln580_2_fu_2112_p4;
wire  signed [16:0] sext_ln580_6_fu_2122_p1;
wire   [16:0] add_ln580_5_fu_2126_p2;
wire  signed [16:0] sext_ln574_5_fu_2087_p1;
wire  signed [15:0] shl_ln597_2_fu_2138_p1;
wire   [23:0] shl_ln597_2_fu_2138_p3;
wire  signed [24:0] sext_ln597_2_fu_2145_p1;
wire   [24:0] sub_ln597_2_fu_2149_p2;
wire   [16:0] trunc_ln597_2_fu_2154_p4;
wire   [17:0] select_ln599_2_fu_2168_p3;
wire  signed [17:0] sext_ln599_2_fu_2164_p1;
wire  signed [13:0] mul_ln545_2_fu_2227_p1;
wire   [27:0] mul_ln545_2_fu_2227_p2;
wire  signed [63:0] sext_ln545_6_fu_2232_p1;
wire   [0:0] tmp_21_fu_2236_p3;
wire  signed [31:0] sext_ln549_2_fu_2252_p0;
wire  signed [31:0] shl_ln549_2_fu_2256_p1;
wire   [39:0] shl_ln549_2_fu_2256_p3;
wire  signed [39:0] sext_ln549_2_fu_2252_p1;
wire   [39:0] sub_ln549_2_fu_2264_p2;
wire   [31:0] wd3_9_fu_2270_p4;
wire   [31:0] select_ln549_2_fu_2244_p3;
wire  signed [31:0] sext_ln539_2_fu_2287_p0;
wire  signed [31:0] shl_ln539_2_fu_2291_p1;
wire   [39:0] shl_ln539_2_fu_2291_p3;
wire  signed [39:0] sext_ln539_2_fu_2287_p1;
wire   [39:0] sub_ln539_2_fu_2299_p2;
wire   [0:0] icmp_ln583_2_fu_2316_p2;
wire   [16:0] apl2_9_fu_2321_p3;
wire   [0:0] icmp_ln585_2_fu_2332_p2;
wire   [14:0] trunc_ln567_2_fu_2328_p1;
wire   [14:0] wd3_10_fu_2352_p2;
wire   [17:0] zext_ln595_5_fu_2358_p1;
wire   [0:0] icmp_ln607_2_fu_2366_p2;
wire   [17:0] apl1_12_fu_2371_p3;
wire   [15:0] zext_ln595_6_fu_2362_p1;
wire  signed [15:0] apl1_13_fu_2382_p2;
wire  signed [17:0] sext_ln609_2_fu_2388_p1;
wire   [0:0] icmp_ln609_2_fu_2392_p2;
wire   [15:0] trunc_ln595_2_fu_2378_p1;
wire   [35:0] shl_ln6_fu_2420_p3;
wire   [33:0] shl_ln385_1_fu_2432_p3;
wire  signed [36:0] sext_ln385_fu_2428_p1;
wire  signed [36:0] sext_ln385_1_fu_2440_p1;
wire   [36:0] xa1_fu_2444_p2;
wire   [38:0] grp_fu_667_p2;
wire   [4:0] add_ln391_fu_2508_p2;
wire  signed [49:0] sext_ln391_2_fu_2549_p1;
wire   [46:0] mul_ln392_fu_647_p2;
wire  signed [49:0] sext_ln392_2_fu_2569_p1;
wire  signed [45:0] sext_ln395_1_fu_2602_p1;
wire   [45:0] trunc_ln389_1_fu_2593_p1;
wire   [35:0] shl_ln7_fu_2612_p3;
wire   [33:0] shl_ln396_1_fu_2624_p3;
wire  signed [36:0] sext_ln396_fu_2620_p1;
wire  signed [36:0] sext_ln396_1_fu_2632_p1;
wire   [36:0] sub_ln396_fu_2636_p2;
wire  signed [45:0] sext_ln396_2_fu_2642_p1;
wire   [45:0] trunc_ln389_fu_2589_p1;
wire   [45:0] xa1_4_fu_2606_p2;
wire   [45:0] xa2_4_fu_2646_p2;
wire   [3:0] add_ln335_2_fu_2706_p2;
wire   [3:0] add_ln335_1_fu_2734_p2;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire   [28:0] mul_ln364_fu_1925_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 idx_fu_298 = 3'd0;
#0 zl_6_fu_302 = 50'd0;
#0 i_fu_306 = 3'd0;
#0 i_13_fu_310 = 3'd0;
#0 idx198_fu_314 = 3'd0;
#0 zl_9_fu_318 = 48'd0;
#0 i_16_fu_322 = 3'd0;
#0 i_18_fu_326 = 3'd0;
#0 idx204_fu_330 = 5'd0;
#0 xa2_2_fu_334 = 50'd0;
#0 xa1_2_fu_338 = 50'd0;
#0 i_012_fu_342 = 4'd0;
#0 idx213_fu_346 = 5'd0;
#0 i_15_fu_350 = 4'd0;
end

adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
qq6_code6_table_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(qq6_code6_table_address0),
    .ce0(qq6_code6_table_ce0),
    .q0(qq6_code6_table_q0)
);

adpcm_main_mul_14s_32s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
mul_14s_32s_46_1_1_U62(
    .din0(grp_fu_639_p0),
    .din1(grp_fu_639_p1),
    .dout(grp_fu_639_p2)
);

adpcm_main_mul_15s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_1_1_U63(
    .din0(grp_fu_643_p0),
    .din1(grp_fu_643_p1),
    .dout(grp_fu_643_p2)
);

adpcm_main_mul_15s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_15s_32s_47_1_1_U64(
    .din0(h_q0),
    .din1(accumd_q0),
    .dout(mul_ln392_fu_647_p2)
);

adpcm_main_mul_16s_32s_47_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 47 ))
mul_16s_32s_47_1_1_U65(
    .din0(grp_fu_651_p0),
    .din1(grp_fu_651_p1),
    .dout(grp_fu_651_p2)
);

adpcm_main_mul_16s_32s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_16s_32s_48_1_1_U66(
    .din0(grp_fu_655_p0),
    .din1(grp_fu_655_p1),
    .dout(grp_fu_655_p2)
);

adpcm_main_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U67(
    .din0(grp_fu_659_p0),
    .din1(grp_fu_659_p1),
    .dout(grp_fu_659_p2)
);

adpcm_main_mul_32s_32s_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32s_32s_64_1_1_U68(
    .din0(grp_fu_663_p0),
    .din1(grp_fu_663_p1),
    .dout(grp_fu_663_p2)
);

adpcm_main_mul_32s_7s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 39 ))
mul_32s_7s_39_1_1_U69(
    .din0(grp_fu_667_p0),
    .din1(grp_fu_667_p1),
    .dout(grp_fu_667_p2)
);

adpcm_main_mul_16s_15ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_1_U70(
    .din0(qq4_code4_table_load_reg_2818),
    .din1(mul_ln345_fu_1112_p1),
    .dout(mul_ln345_fu_1112_p2)
);

adpcm_main_mul_16s_15ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15ns_31_1_1_U71(
    .din0(qq6_code6_table_q0),
    .din1(mul_ln346_fu_1140_p1),
    .dout(mul_ln346_fu_1140_p2)
);

adpcm_main_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U72(
    .din0(dec_del_dltx_q0),
    .din1(mul_ln545_fu_1429_p1),
    .dout(mul_ln545_fu_1429_p2)
);

adpcm_main_mux_4_2_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
mux_4_2_11_1_1_U73(
    .din0(11'd798),
    .din1(11'd1834),
    .din2(11'd798),
    .din3(11'd1834),
    .din4(lshr_ln_reg_2785),
    .dout(tmp_2_fu_1713_p6)
);

adpcm_main_mux_4_2_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 14 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 14 ))
mux_4_2_14_1_1_U74(
    .din0(14'd8976),
    .din1(14'd14768),
    .din2(14'd7408),
    .din3(14'd1616),
    .din4(lshr_ln_reg_2785),
    .dout(tmp_fu_1908_p6)
);

adpcm_main_mul_14s_15ns_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 29 ))
mul_14s_15ns_29_1_1_U75(
    .din0(tmp_fu_1908_p6),
    .din1(mul_ln364_fu_1925_p1),
    .dout(mul_ln364_fu_1925_p2)
);

adpcm_main_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14s_14s_28_1_1_U76(
    .din0(dec_del_dhx_q0),
    .din1(mul_ln545_2_fu_2227_p1),
    .dout(mul_ln545_2_fu_2227_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        i_012_fu_342 <= 4'd0;
    end else if (((icmp_ln389_fu_2476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        i_012_fu_342 <= i_31_fu_2482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln464_fu_804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_13_fu_310 <= 3'd0;
    end else if ((((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        i_13_fu_310 <= grp_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_fu_2476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        i_15_fu_350 <= 4'd0;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        i_15_fu_350 <= i_33_fu_2693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        i_16_fu_322 <= 3'd1;
    end else if (((icmp_ln464_2_fu_1636_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        i_16_fu_322 <= i_27_fu_1651_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln535_2_fu_1980_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16)) | ((icmp_ln535_2_fu_1980_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        i_18_fu_326 <= 3'd0;
    end else if ((((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd0) & (1'b1 == ap_CS_fsm_state17)))) begin
        i_18_fu_326 <= grp_fu_742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_306 <= 3'd1;
    end else if (((icmp_ln464_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_306 <= i_23_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        idx198_fu_314 <= 3'd1;
    end else if (((icmp_ln464_2_fu_1636_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        idx198_fu_314 <= add_ln464_4_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        idx204_fu_330 <= 5'd0;
    end else if (((icmp_ln389_fu_2476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        idx204_fu_330 <= add_ln335_fu_2497_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_fu_2476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        idx213_fu_346 <= 5'd0;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        idx213_fu_346 <= add_ln405_fu_2718_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        idx_fu_298 <= 3'd1;
    end else if (((icmp_ln464_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        idx_fu_298 <= add_ln464_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        reg_754 <= dec_del_dltx_q1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_754 <= dec_del_dltx_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        reg_765 <= dec_del_dhx_q1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_765 <= dec_del_dhx_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        xa1_2_fu_338 <= sext_ln333_fu_2450_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xa1_2_fu_338 <= xa1_5_fu_2553_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        xa2_2_fu_334 <= sext_ln333_1_fu_2459_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xa2_2_fu_334 <= xa2_5_fu_2573_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        zl_6_fu_302 <= sext_ln460_fu_792_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        zl_6_fu_302 <= zl_11_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        zl_9_fu_318 <= sext_ln460_2_fu_1624_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        zl_9_fu_318 <= zl_13_fu_1819_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln347_reg_2868 <= add_ln347_fu_1160_p2;
        add_ln350_reg_2874 <= add_ln350_fu_1195_p2;
        icmp_ln535_reg_2880 <= icmp_ln535_fu_1201_p2;
        sext_ln345_1_reg_2858 <= sext_ln345_1_fu_1128_p1;
        sext_ln346_1_reg_2863 <= sext_ln346_1_fu_1132_p1;
        sext_ln477_reg_2838 <= sext_ln477_fu_1085_p1;
        sext_ln479_reg_2843 <= sext_ln479_fu_1088_p1;
        trunc_ln345_2_reg_2853 <= {{mul_ln345_fu_1112_p2[30:15]}};
        trunc_ln345_reg_2848 <= trunc_ln345_fu_1097_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln367_reg_3004 <= add_ln367_fu_1974_p2;
        icmp_ln535_2_reg_3011 <= icmp_ln535_2_fu_1980_p2;
        sext_ln477_2_reg_2989 <= sext_ln477_2_fu_1869_p1;
        sext_ln479_5_reg_2994 <= sext_ln479_5_fu_1891_p1;
        sext_ln543_reg_3015 <= sext_ln543_fu_1986_p1;
        trunc_ln364_1_reg_2999 <= {{mul_ln364_fu_1925_p2[28:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln371_reg_3081 <= add_ln371_fu_2182_p2;
        apl1_11_reg_3075 <= apl1_11_fu_2176_p2;
        apl2_8_reg_3069 <= apl2_8_fu_2132_p2;
        dec_del_bph_addr_1_reg_3028 <= zext_ln543_2_fu_2000_p1;
        dec_del_bph_addr_reg_3036 <= zext_ln537_2_fu_2011_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln379_reg_3102 <= add_ln379_fu_2416_p2;
        sub_ln378_reg_3097 <= sub_ln378_fu_2412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        apl1_reg_2932 <= apl1_fu_1383_p2;
        apl2_reg_2926 <= apl2_fu_1339_p2;
        dec_del_bpl_addr_1_reg_2892 <= zext_ln543_fu_1207_p1;
        dec_del_bpl_addr_reg_2900 <= zext_ln537_fu_1218_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dec_del_dhx_load_3_reg_3087 <= dec_del_dhx_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        dec_del_dhx_load_5_reg_3092 <= dec_del_dhx_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_del_dltx_load_3_reg_2938 <= dec_del_dltx_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        dec_del_dltx_load_5_reg_2943 <= dec_del_dltx_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        lshr_ln_reg_2785 <= {{input_r[7:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        qq4_code4_table_load_reg_2818 <= qq4_code4_table_q0;
        trunc_ln15_reg_2828 <= {{select_ln515_fu_1036_p3[14:11]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_761 <= {{grp_fu_675_p2[46:15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        trunc_ln405_reg_3147 <= trunc_ln405_fu_2702_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln522_2_reg_2961 <= {{select_ln624_fu_1766_p3[14:11]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        accumc_address0 = zext_ln335_1_fu_2739_p1;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        accumc_address0 = 4'd0;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        accumc_address0 = zext_ln335_2_fu_2712_p1;
    end else if (((icmp_ln389_fu_2476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        accumc_address0 = 4'd10;
    end else if (((icmp_ln389_fu_2476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        accumc_address0 = zext_ln389_fu_2491_p1;
    end else begin
        accumc_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((icmp_ln389_fu_2476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln405_fu_2687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27)) | ((icmp_ln389_fu_2476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        accumc_ce0 = 1'b1;
    end else begin
        accumc_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        accumc_d0 = accumc_q0;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        accumc_d0 = sub_ln378_reg_3097;
    end else begin
        accumc_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        accumc_we0 = 1'b1;
    end else begin
        accumc_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        accumd_address0 = zext_ln335_1_fu_2739_p1;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        accumd_address0 = 4'd0;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        accumd_address0 = zext_ln335_2_fu_2712_p1;
    end else if (((icmp_ln389_fu_2476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        accumd_address0 = 4'd10;
    end else if (((icmp_ln389_fu_2476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        accumd_address0 = zext_ln389_fu_2491_p1;
    end else begin
        accumd_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((icmp_ln389_fu_2476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)) | ((icmp_ln405_fu_2687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27)) | ((icmp_ln389_fu_2476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        accumd_ce0 = 1'b1;
    end else begin
        accumd_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        accumd_d0 = accumd_q0;
    end else if (((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        accumd_d0 = add_ln379_reg_3102;
    end else begin
        accumd_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | ((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27)))) begin
        accumd_we0 = 1'b1;
    end else begin
        accumd_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dec_ah1_o = apl1_14_fu_2398_p3;
    end else begin
        dec_ah1_o = dec_ah1_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dec_ah1_o_ap_vld = 1'b1;
    end else begin
        dec_ah1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dec_ah2_o = apl2_10_fu_2338_p3;
    end else begin
        dec_ah2_o = dec_ah2_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dec_ah2_o_ap_vld = 1'b1;
    end else begin
        dec_ah2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_al1_o = apl1_10_fu_1600_p3;
    end else begin
        dec_al1_o = dec_al1_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_al1_o_ap_vld = 1'b1;
    end else begin
        dec_al1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_al2_o = apl2_7_fu_1540_p3;
    end else begin
        dec_al2_o = dec_al2_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_al2_o_ap_vld = 1'b1;
    end else begin
        dec_al2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dec_del_bph_address0 = dec_del_bph_addr_reg_3036;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dec_del_bph_address0 = dec_del_bph_addr_1_reg_3028;
    end else if (((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        dec_del_bph_address0 = zext_ln537_2_fu_2011_p1;
    end else if (((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        dec_del_bph_address0 = zext_ln543_2_fu_2000_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_bph_address0 = zext_ln460_2_fu_1645_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_bph_address0 = 3'd0;
    end else begin
        dec_del_bph_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14) | ((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_state17)) | ((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd0) & (1'b1 == ap_CS_fsm_state17)))) begin
        dec_del_bph_ce0 = 1'b1;
    end else begin
        dec_del_bph_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        dec_del_bph_d0 = {{sub_ln539_2_fu_2299_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dec_del_bph_d0 = add_ln550_2_fu_2280_p2;
    end else begin
        dec_del_bph_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        dec_del_bph_we0 = 1'b1;
    end else begin
        dec_del_bph_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        dec_del_bpl_address0 = dec_del_bpl_addr_reg_2900;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dec_del_bpl_address0 = dec_del_bpl_addr_1_reg_2892;
    end else if (((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        dec_del_bpl_address0 = zext_ln537_fu_1218_p1;
    end else if (((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        dec_del_bpl_address0 = zext_ln543_fu_1207_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dec_del_bpl_address0 = zext_ln460_fu_813_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        dec_del_bpl_address0 = 3'd0;
    end else begin
        dec_del_bpl_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd1) & (1'b1 == ap_CS_fsm_state7)) | ((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        dec_del_bpl_ce0 = 1'b1;
    end else begin
        dec_del_bpl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        dec_del_bpl_d0 = {{sub_ln539_fu_1501_p2[39:8]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dec_del_bpl_d0 = add_ln550_fu_1482_p2;
    end else begin
        dec_del_bpl_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        dec_del_bpl_we0 = 1'b1;
    end else begin
        dec_del_bpl_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dec_del_dhx_address0 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dec_del_dhx_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dec_del_dhx_address0 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_del_dhx_address0 = 3'd3;
    end else if (((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        dec_del_dhx_address0 = zext_ln543_2_fu_2000_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dec_del_dhx_address0 = zext_ln460_2_fu_1645_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dhx_address0 = 3'd0;
    end else begin
        dec_del_dhx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        dec_del_dhx_address1 = 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dec_del_dhx_address1 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dec_del_dhx_address1 = 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dec_del_dhx_address1 = 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dec_del_dhx_address1 = 3'd4;
    end else begin
        dec_del_dhx_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0)))))) begin
        dec_del_dhx_ce0 = 1'b1;
    end else begin
        dec_del_dhx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        dec_del_dhx_ce1 = 1'b1;
    end else begin
        dec_del_dhx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dec_del_dhx_d0 = dec_del_dhx_load_3_reg_3087;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dec_del_dhx_d0 = reg_765;
    end else begin
        dec_del_dhx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        dec_del_dhx_d1 = dec_del_dhx_load_5_reg_3092;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dec_del_dhx_d1 = trunc_ln364_1_reg_2999;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20))) begin
        dec_del_dhx_d1 = reg_765;
    end else begin
        dec_del_dhx_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21))) begin
        dec_del_dhx_we0 = 1'b1;
    end else begin
        dec_del_dhx_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        dec_del_dhx_we1 = 1'b1;
    end else begin
        dec_del_dhx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dltx_address0 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dec_del_dltx_address0 = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_del_dltx_address0 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_del_dltx_address0 = 3'd3;
    end else if (((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        dec_del_dltx_address0 = zext_ln543_fu_1207_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        dec_del_dltx_address0 = zext_ln460_fu_813_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        dec_del_dltx_address0 = 3'd0;
    end else begin
        dec_del_dltx_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        dec_del_dltx_address1 = 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dltx_address1 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dec_del_dltx_address1 = 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dec_del_dltx_address1 = 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dec_del_dltx_address1 = 3'd4;
    end else begin
        dec_del_dltx_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0)))))) begin
        dec_del_dltx_ce0 = 1'b1;
    end else begin
        dec_del_dltx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        dec_del_dltx_ce1 = 1'b1;
    end else begin
        dec_del_dltx_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dec_del_dltx_d0 = dec_del_dltx_load_3_reg_2938;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dec_del_dltx_d0 = reg_754;
    end else begin
        dec_del_dltx_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        dec_del_dltx_d1 = dec_del_dltx_load_5_reg_2943;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dec_del_dltx_d1 = trunc_ln345_2_reg_2853;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        dec_del_dltx_d1 = reg_754;
    end else begin
        dec_del_dltx_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        dec_del_dltx_we0 = 1'b1;
    end else begin
        dec_del_dltx_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        dec_del_dltx_we1 = 1'b1;
    end else begin
        dec_del_dltx_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dec_deth_o = shl_ln526_2_fu_1960_p3;
    end else begin
        dec_deth_o = dec_deth_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        dec_deth_o_ap_vld = 1'b1;
    end else begin
        dec_deth_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dec_detl_o = shl_ln9_fu_1181_p3;
    end else begin
        dec_detl_o = dec_detl_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dec_detl_o_ap_vld = 1'b1;
    end else begin
        dec_detl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln464_2_fu_1636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        dec_nbh_o = select_ln624_fu_1766_p3;
    end else begin
        dec_nbh_o = dec_nbh_i;
    end
end

always @ (*) begin
    if (((icmp_ln464_2_fu_1636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        dec_nbh_o_ap_vld = 1'b1;
    end else begin
        dec_nbh_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dec_nbl_o = select_ln515_fu_1036_p3;
    end else begin
        dec_nbl_o = dec_nbl_i;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        dec_nbl_o_ap_vld = 1'b1;
    end else begin
        dec_nbl_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_ph1_o = add_ln367_reg_3004;
    end else begin
        dec_ph1_o = dec_ph1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_ph1_o_ap_vld = 1'b1;
    end else begin
        dec_ph1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_ph2_o = dec_ph1_i;
    end else begin
        dec_ph2_o = dec_ph2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_ph2_o_ap_vld = 1'b1;
    end else begin
        dec_ph2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_plt1_o = add_ln350_reg_2874;
    end else begin
        dec_plt1_o = dec_plt1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_plt1_o_ap_vld = 1'b1;
    end else begin
        dec_plt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_plt2_o = dec_plt1_i;
    end else begin
        dec_plt2_o = dec_plt2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_plt2_o_ap_vld = 1'b1;
    end else begin
        dec_plt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_rh1_o = trunc_ln372_fu_2187_p1;
    end else begin
        dec_rh1_o = dec_rh1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_rh1_o_ap_vld = 1'b1;
    end else begin
        dec_rh1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_rh2_o = dec_rh1_i;
    end else begin
        dec_rh2_o = dec_rh2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
        dec_rh2_o_ap_vld = 1'b1;
    end else begin
        dec_rh2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_rlt1_o = add_ln354_fu_1389_p2;
    end else begin
        dec_rlt1_o = dec_rlt1_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_rlt1_o_ap_vld = 1'b1;
    end else begin
        dec_rlt1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_rlt2_o = dec_rlt1_i;
    end else begin
        dec_rlt2_o = dec_rlt2_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
        dec_rlt2_o_ap_vld = 1'b1;
    end else begin
        dec_rlt2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_639_p0 = sext_ln466_9_fu_1810_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_639_p0 = sext_ln461_6_fu_1619_p1;
    end else begin
        grp_fu_639_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_639_p1 = sext_ln466_8_fu_1805_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_639_p1 = sext_ln461_5_fu_1614_p1;
    end else begin
        grp_fu_639_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_643_p0 = sext_ln391_1_fu_2544_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_643_p0 = sext_ln479_6_fu_1895_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_643_p0 = sext_ln479_4_fu_942_p1;
    end else begin
        grp_fu_643_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_643_p1 = sext_ln391_fu_2539_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_643_p1 = sext_ln475_10_fu_1886_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_643_p1 = sext_ln475_7_fu_937_p1;
    end else begin
        grp_fu_643_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_651_p0 = sext_ln475_9_fu_1873_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_651_p0 = sext_ln475_6_fu_924_p1;
    end else begin
        grp_fu_651_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_651_p1 = sext_ln475_8_fu_1864_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_651_p1 = sext_ln475_fu_919_p1;
    end else begin
        grp_fu_651_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_655_p0 = sext_ln466_6_fu_875_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_655_p0 = sext_ln461_4_fu_787_p1;
    end else begin
        grp_fu_655_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_655_p1 = sext_ln466_fu_870_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_655_p1 = sext_ln461_fu_782_p1;
    end else begin
        grp_fu_655_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_659_p0 = sext_ln570_6_fu_2045_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_659_p0 = sext_ln570_4_fu_1252_p1;
    end else begin
        grp_fu_659_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_659_p1 = sext_ln570_5_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_659_p1 = sext_ln570_fu_1247_p1;
    end else begin
        grp_fu_659_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_663_p0 = sext_ln574_2_fu_2091_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_663_p0 = sext_ln574_fu_1298_p1;
    end else begin
        grp_fu_663_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_663_p1 = sext_ln570_5_fu_2040_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_663_p1 = sext_ln570_fu_1247_p1;
    end else begin
        grp_fu_663_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_667_p0 = sext_ln395_fu_2597_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_667_p0 = sext_ln386_fu_2454_p1;
    end else begin
        grp_fu_667_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        h_ce0 = 1'b1;
    end else begin
        h_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        h_ce1 = 1'b1;
    end else begin
        h_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ilb_table_address0 = zext_ln525_2_fu_1800_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ilb_table_address0 = zext_ln525_fu_1070_p1;
    end else begin
        ilb_table_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state5))) begin
        ilb_table_ce0 = 1'b1;
    end else begin
        ilb_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        qq4_code4_table_ce0 = 1'b1;
    end else begin
        qq4_code4_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        qq6_code6_table_ce0 = 1'b1;
    end else begin
        qq6_code6_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wl_code_table_ce0 = 1'b1;
    end else begin
        wl_code_table_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        xout1_ap_vld = 1'b1;
    end else begin
        xout1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        xout2_ap_vld = 1'b1;
    end else begin
        xout2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln464_fu_804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_fu_694_p2 == 1'd0) & (icmp_ln535_reg_2880 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state7) & (((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd1)) | ((grp_fu_694_p2 == 1'd1) & (icmp_ln535_reg_2880 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln464_2_fu_1636_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_fu_736_p2 == 1'd0) & (icmp_ln535_2_reg_3011 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((1'b1 == ap_CS_fsm_state17) & (((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd1)) | ((grp_fu_736_p2 == 1'd1) & (icmp_ln535_2_reg_3011 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln389_fu_2476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((icmp_ln405_fu_2687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln335_1_fu_2734_p2 = (trunc_ln405_reg_3147 + 4'd10);

assign add_ln335_2_fu_2706_p2 = ($signed(trunc_ln405_fu_2702_p1) + $signed(4'd9));

assign add_ln335_fu_2497_p2 = (idx204_fu_330 + 5'd2);

assign add_ln344_fu_1091_p2 = (reg_761 + trunc_ln_fu_1075_p4);

assign add_ln347_fu_1160_p2 = ($signed(sext_ln346_2_fu_1156_p1) + $signed(add_ln344_fu_1091_p2));

assign add_ln350_fu_1195_p2 = ($signed(sext_ln345_1_fu_1128_p1) + $signed(trunc_ln_fu_1075_p4));

assign add_ln354_fu_1389_p2 = ($signed(trunc_ln345_reg_2848) + $signed(sext_ln346_1_reg_2863));

assign add_ln367_fu_1974_p2 = ($signed(sext_ln364_1_fu_1941_p1) + $signed(trunc_ln469_2_fu_1830_p4));

assign add_ln371_fu_2182_p2 = ($signed(add_ln367_reg_3004) + $signed(reg_761));

assign add_ln379_fu_2416_p2 = (add_ln371_reg_3081 + add_ln347_reg_2868);

assign add_ln391_fu_2508_p2 = (idx204_fu_330 + 5'd3);

assign add_ln405_fu_2718_p2 = ($signed(idx213_fu_346) + $signed(5'd31));

assign add_ln464_4_fu_1657_p2 = (idx198_fu_314 + 3'd1);

assign add_ln464_fu_825_p2 = (idx_fu_298 + 3'd1);

assign add_ln512_fu_1000_p2 = ($signed(sext_ln512_2_fu_996_p1) + $signed(sext_ln512_fu_992_p1));

assign add_ln550_2_fu_2280_p2 = (wd3_9_fu_2270_p4 + select_ln549_2_fu_2244_p3);

assign add_ln550_fu_1482_p2 = (wd3_6_fu_1472_p4 + select_ln549_fu_1446_p3);

assign add_ln580_5_fu_2126_p2 = ($signed(sext_ln580_6_fu_2122_p1) + $signed(grp_fu_722_p3));

assign add_ln580_fu_1333_p2 = ($signed(sext_ln580_4_fu_1329_p1) + $signed(grp_fu_722_p3));

assign add_ln621_fu_1730_p2 = ($signed(sext_ln618_fu_1709_p1) + $signed(sext_ln621_fu_1726_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign apl1_10_fu_1600_p3 = ((icmp_ln609_fu_1594_p2[0:0] == 1'b1) ? apl1_9_fu_1584_p2 : trunc_ln595_fu_1580_p1);

assign apl1_11_fu_2176_p2 = ($signed(select_ln599_2_fu_2168_p3) + $signed(sext_ln599_2_fu_2164_p1));

assign apl1_12_fu_2371_p3 = ((icmp_ln607_2_fu_2366_p2[0:0] == 1'b1) ? zext_ln595_5_fu_2358_p1 : apl1_11_reg_3075);

assign apl1_13_fu_2382_p2 = (16'd0 - zext_ln595_6_fu_2362_p1);

assign apl1_14_fu_2398_p3 = ((icmp_ln609_2_fu_2392_p2[0:0] == 1'b1) ? apl1_13_fu_2382_p2 : trunc_ln595_2_fu_2378_p1);

assign apl1_8_fu_1573_p3 = ((icmp_ln607_fu_1568_p2[0:0] == 1'b1) ? zext_ln595_fu_1560_p1 : apl1_reg_2932);

assign apl1_9_fu_1584_p2 = (16'd0 - zext_ln595_4_fu_1564_p1);

assign apl1_fu_1383_p2 = ($signed(select_ln599_fu_1375_p3) + $signed(sext_ln599_fu_1371_p1));

assign apl2_10_fu_2338_p3 = ((icmp_ln585_2_fu_2332_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln567_2_fu_2328_p1);

assign apl2_6_fu_1523_p3 = ((icmp_ln583_fu_1518_p2[0:0] == 1'b1) ? 17'd12288 : apl2_reg_2926);

assign apl2_7_fu_1540_p3 = ((icmp_ln585_fu_1534_p2[0:0] == 1'b1) ? 15'd20480 : trunc_ln567_fu_1530_p1);

assign apl2_8_fu_2132_p2 = ($signed(add_ln580_5_fu_2126_p2) + $signed(sext_ln574_5_fu_2087_p1));

assign apl2_9_fu_2321_p3 = ((icmp_ln583_2_fu_2316_p2[0:0] == 1'b1) ? 17'd12288 : apl2_8_reg_3069);

assign apl2_fu_1339_p2 = ($signed(add_ln580_fu_1333_p2) + $signed(sext_ln574_4_fu_1294_p1));

assign grp_fu_667_p1 = 39'd549755813844;

assign grp_fu_675_p2 = (grp_fu_643_p2 + grp_fu_651_p2);

assign grp_fu_694_p2 = ((i_13_fu_310 == 3'd6) ? 1'b1 : 1'b0);

assign grp_fu_700_p2 = (i_13_fu_310 + 3'd1);

assign grp_fu_706_p3 = grp_fu_659_p2[32'd63];

assign grp_fu_714_p3 = grp_fu_663_p2[32'd63];

assign grp_fu_722_p3 = ((grp_fu_714_p3[0:0] == 1'b1) ? 17'd130944 : 17'd128);

assign grp_fu_736_p2 = ((i_18_fu_326 == 3'd6) ? 1'b1 : 1'b0);

assign grp_fu_742_p2 = (i_18_fu_326 + 3'd1);

assign h_address0 = zext_ln391_fu_2514_p1;

assign h_address1 = zext_ln335_fu_2503_p1;

assign i_23_fu_819_p2 = (i_fu_306 + 3'd1);

assign i_27_fu_1651_p2 = (i_16_fu_322 + 3'd1);

assign i_31_fu_2482_p2 = (i_012_fu_342 + 4'd1);

assign i_33_fu_2693_p2 = (i_15_fu_350 + 4'd1);

assign icmp_ln389_fu_2476_p2 = ((i_012_fu_342 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln405_fu_2687_p2 = ((i_15_fu_350 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln464_2_fu_1636_p2 = ((i_16_fu_322 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln464_fu_804_p2 = ((i_fu_306 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln515_fu_1030_p2 = ((select_ln513_fu_1018_p3 > 17'd18432) ? 1'b1 : 1'b0);

assign icmp_ln535_2_fu_1980_p2 = ((trunc_ln364_1_fu_1931_p4 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln535_fu_1201_p2 = ((trunc_ln345_2_fu_1118_p4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln583_2_fu_2316_p2 = (($signed(apl2_8_reg_3069) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln583_fu_1518_p2 = (($signed(apl2_reg_2926) > $signed(17'd12288)) ? 1'b1 : 1'b0);

assign icmp_ln585_2_fu_2332_p2 = (($signed(apl2_9_fu_2321_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_1534_p2 = (($signed(apl2_6_fu_1523_p3) < $signed(17'd118784)) ? 1'b1 : 1'b0);

assign icmp_ln607_2_fu_2366_p2 = (($signed(apl1_11_reg_3075) > $signed(zext_ln595_5_fu_2358_p1)) ? 1'b1 : 1'b0);

assign icmp_ln607_fu_1568_p2 = (($signed(apl1_reg_2932) > $signed(zext_ln595_fu_1560_p1)) ? 1'b1 : 1'b0);

assign icmp_ln609_2_fu_2392_p2 = (($signed(apl1_12_fu_2371_p3) < $signed(sext_ln609_2_fu_2388_p1)) ? 1'b1 : 1'b0);

assign icmp_ln609_fu_1594_p2 = (($signed(apl1_8_fu_1573_p3) < $signed(sext_ln609_fu_1590_p1)) ? 1'b1 : 1'b0);

assign icmp_ln624_fu_1760_p2 = ((select_ln622_fu_1748_p3 > 17'd22528) ? 1'b1 : 1'b0);

assign mul_ln345_fu_1112_p1 = zext_ln345_1_fu_1105_p1;

assign mul_ln346_fu_1140_p1 = zext_ln345_1_fu_1105_p1;

assign mul_ln364_fu_1925_p1 = mul_ln364_fu_1925_p10;

assign mul_ln364_fu_1925_p10 = dec_deth_i;

assign mul_ln545_2_fu_2227_p1 = sext_ln543_reg_3015;

assign mul_ln545_fu_1429_p1 = sext_ln345_1_reg_2858;

assign pl2_2_fu_1878_p3 = {{dec_rh2_i}, {1'd0}};

assign pl2_fu_929_p3 = {{dec_rlt2_i}, {1'd0}};

assign pl_5_fu_1856_p3 = {{dec_rh1_i}, {1'd0}};

assign pl_fu_911_p3 = {{dec_rlt1_i}, {1'd0}};

assign qq4_code4_table_address0 = zext_ln345_fu_859_p1;

assign qq6_code6_table_address0 = zext_ln346_fu_951_p1;

assign select_ln513_fu_1018_p3 = ((tmp_16_fu_1010_p3[0:0] == 1'b1) ? 17'd0 : add_ln512_fu_1000_p2);

assign select_ln515_fu_1036_p3 = ((icmp_ln515_fu_1030_p2[0:0] == 1'b1) ? 15'd18432 : trunc_ln509_fu_1026_p1);

assign select_ln549_2_fu_2244_p3 = ((tmp_21_fu_2236_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln549_fu_1446_p3 = ((tmp_17_fu_1438_p3[0:0] == 1'b1) ? 32'd4294967168 : 32'd128);

assign select_ln570_2_fu_2079_p3 = ((grp_fu_706_p3[0:0] == 1'b1) ? sext_ln572_2_fu_2065_p1 : tmp_3_fu_2069_p4);

assign select_ln570_fu_1286_p3 = ((grp_fu_706_p3[0:0] == 1'b1) ? sext_ln572_fu_1272_p1 : tmp_s_fu_1276_p4);

assign select_ln599_2_fu_2168_p3 = ((grp_fu_706_p3[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln599_fu_1375_p3 = ((grp_fu_706_p3[0:0] == 1'b1) ? 18'd261952 : 18'd192);

assign select_ln622_fu_1748_p3 = ((tmp_20_fu_1740_p3[0:0] == 1'b1) ? 17'd0 : add_ln621_fu_1730_p2);

assign select_ln624_fu_1766_p3 = ((icmp_ln624_fu_1760_p2[0:0] == 1'b1) ? 15'd22528 : trunc_ln617_fu_1756_p1);

assign sext_ln333_1_fu_2459_p1 = $signed(grp_fu_667_p2);

assign sext_ln333_fu_2450_p1 = $signed(xa1_fu_2444_p2);

assign sext_ln345_1_fu_1128_p1 = trunc_ln345_2_fu_1118_p4;

assign sext_ln346_1_fu_1132_p1 = trunc_ln345_2_fu_1118_p4;

assign sext_ln346_2_fu_1156_p1 = $signed(trunc_ln13_fu_1146_p4);

assign sext_ln364_1_fu_1941_p1 = trunc_ln364_1_fu_1931_p4;

assign sext_ln385_1_fu_2440_p1 = $signed(shl_ln385_1_fu_2432_p3);

assign sext_ln385_fu_2428_p1 = $signed(shl_ln6_fu_2420_p3);

assign sext_ln386_fu_2454_p1 = add_ln379_fu_2416_p2;

assign sext_ln391_1_fu_2544_p1 = $signed(h_q1);

assign sext_ln391_2_fu_2549_p1 = $signed(grp_fu_643_p2);

assign sext_ln391_fu_2539_p1 = $signed(accumc_q0);

assign sext_ln392_2_fu_2569_p1 = $signed(mul_ln392_fu_647_p2);

assign sext_ln395_1_fu_2602_p1 = $signed(grp_fu_667_p2);

assign sext_ln395_fu_2597_p1 = $signed(accumc_q0);

assign sext_ln396_1_fu_2632_p1 = $signed(shl_ln396_1_fu_2624_p3);

assign sext_ln396_2_fu_2642_p1 = $signed(sub_ln396_fu_2636_p2);

assign sext_ln396_fu_2620_p1 = $signed(shl_ln7_fu_2612_p3);

assign sext_ln460_2_fu_1624_p1 = $signed(grp_fu_639_p2);

assign sext_ln460_fu_792_p1 = $signed(grp_fu_655_p2);

assign sext_ln461_4_fu_787_p0 = dec_del_dltx_q0;

assign sext_ln461_4_fu_787_p1 = sext_ln461_4_fu_787_p0;

assign sext_ln461_5_fu_1614_p1 = $signed(dec_del_bph_q0);

assign sext_ln461_6_fu_1619_p0 = dec_del_dhx_q0;

assign sext_ln461_6_fu_1619_p1 = sext_ln461_6_fu_1619_p0;

assign sext_ln461_fu_782_p1 = $signed(dec_del_bpl_q0);

assign sext_ln466_10_fu_1815_p1 = $signed(grp_fu_639_p2);

assign sext_ln466_6_fu_875_p1 = $signed(dec_del_dltx_q0);

assign sext_ln466_7_fu_880_p1 = $signed(grp_fu_655_p2);

assign sext_ln466_8_fu_1805_p1 = $signed(dec_del_bph_q0);

assign sext_ln466_9_fu_1810_p1 = $signed(dec_del_dhx_q0);

assign sext_ln466_fu_870_p1 = $signed(dec_del_bpl_q0);

assign sext_ln475_10_fu_1886_p1 = $signed(pl2_2_fu_1878_p3);

assign sext_ln475_6_fu_924_p0 = dec_al1_i;

assign sext_ln475_6_fu_924_p1 = sext_ln475_6_fu_924_p0;

assign sext_ln475_7_fu_937_p1 = $signed(pl2_fu_929_p3);

assign sext_ln475_8_fu_1864_p1 = $signed(pl_5_fu_1856_p3);

assign sext_ln475_9_fu_1873_p0 = dec_ah1_i;

assign sext_ln475_9_fu_1873_p1 = sext_ln475_9_fu_1873_p0;

assign sext_ln475_fu_919_p1 = $signed(pl_fu_911_p3);

assign sext_ln477_2_fu_1869_p0 = dec_ah1_i;

assign sext_ln477_2_fu_1869_p1 = sext_ln477_2_fu_1869_p0;

assign sext_ln477_fu_1085_p0 = dec_al1_i;

assign sext_ln477_fu_1085_p1 = sext_ln477_fu_1085_p0;

assign sext_ln479_4_fu_942_p0 = dec_al2_i;

assign sext_ln479_4_fu_942_p1 = sext_ln479_4_fu_942_p0;

assign sext_ln479_5_fu_1891_p0 = dec_ah2_i;

assign sext_ln479_5_fu_1891_p1 = sext_ln479_5_fu_1891_p0;

assign sext_ln479_6_fu_1895_p0 = dec_ah2_i;

assign sext_ln479_6_fu_1895_p1 = sext_ln479_6_fu_1895_p0;

assign sext_ln479_fu_1088_p0 = dec_al2_i;

assign sext_ln479_fu_1088_p1 = sext_ln479_fu_1088_p0;

assign sext_ln509_fu_1006_p1 = add_ln512_fu_1000_p2;

assign sext_ln512_2_fu_996_p1 = $signed(wl_code_table_q0);

assign sext_ln512_fu_992_p1 = $signed(trunc_ln14_fu_982_p4);

assign sext_ln539_2_fu_2287_p0 = dec_del_bph_q0;

assign sext_ln539_2_fu_2287_p1 = sext_ln539_2_fu_2287_p0;

assign sext_ln539_fu_1489_p0 = dec_del_bpl_q0;

assign sext_ln539_fu_1489_p1 = sext_ln539_fu_1489_p0;

assign sext_ln543_fu_1986_p1 = trunc_ln364_1_fu_1931_p4;

assign sext_ln545_4_fu_1434_p1 = $signed(mul_ln545_fu_1429_p2);

assign sext_ln545_6_fu_2232_p1 = $signed(mul_ln545_2_fu_2227_p2);

assign sext_ln549_2_fu_2252_p0 = dec_del_bph_q0;

assign sext_ln549_2_fu_2252_p1 = sext_ln549_2_fu_2252_p0;

assign sext_ln549_fu_1454_p0 = dec_del_bpl_q0;

assign sext_ln549_fu_1454_p1 = sext_ln549_fu_1454_p0;

assign sext_ln566_2_fu_2036_p1 = $signed(wd2_2_fu_2029_p3);

assign sext_ln566_fu_1243_p1 = $signed(wd2_fu_1236_p3);

assign sext_ln570_4_fu_1252_p0 = dec_plt1_i;

assign sext_ln570_4_fu_1252_p1 = sext_ln570_4_fu_1252_p0;

assign sext_ln570_5_fu_2040_p1 = add_ln367_reg_3004;

assign sext_ln570_6_fu_2045_p0 = dec_ph1_i;

assign sext_ln570_6_fu_2045_p1 = sext_ln570_6_fu_2045_p0;

assign sext_ln570_fu_1247_p1 = add_ln350_reg_2874;

assign sext_ln572_2_fu_2065_p1 = $signed(tmp_1_fu_2056_p4);

assign sext_ln572_fu_1272_p1 = $signed(tmp_9_fu_1263_p4);

assign sext_ln574_2_fu_2091_p0 = dec_ph2_i;

assign sext_ln574_2_fu_2091_p1 = sext_ln574_2_fu_2091_p0;

assign sext_ln574_4_fu_1294_p1 = $signed(select_ln570_fu_1286_p3);

assign sext_ln574_5_fu_2087_p1 = $signed(select_ln570_2_fu_2079_p3);

assign sext_ln574_fu_1298_p0 = dec_plt2_i;

assign sext_ln574_fu_1298_p1 = sext_ln574_fu_1298_p0;

assign sext_ln580_4_fu_1329_p1 = $signed(trunc_ln17_fu_1319_p4);

assign sext_ln580_5_fu_2103_p1 = $signed(shl_ln580_2_fu_2096_p3);

assign sext_ln580_6_fu_2122_p1 = $signed(trunc_ln580_2_fu_2112_p4);

assign sext_ln580_fu_1310_p1 = $signed(shl_ln3_fu_1303_p3);

assign sext_ln597_2_fu_2145_p1 = $signed(shl_ln597_2_fu_2138_p3);

assign sext_ln597_fu_1352_p1 = $signed(shl_ln4_fu_1345_p3);

assign sext_ln599_2_fu_2164_p1 = $signed(trunc_ln597_2_fu_2154_p4);

assign sext_ln599_fu_1371_p1 = $signed(trunc_ln18_fu_1361_p4);

assign sext_ln609_2_fu_2388_p1 = apl1_13_fu_2382_p2;

assign sext_ln609_fu_1590_p1 = apl1_9_fu_1584_p2;

assign sext_ln617_fu_1736_p1 = add_ln621_fu_1730_p2;

assign sext_ln618_fu_1709_p1 = $signed(wd_fu_1699_p4);

assign sext_ln621_fu_1726_p1 = $signed(tmp_2_fu_1713_p6);

assign shl_ln1_fu_1493_p1 = dec_del_bpl_q0;

assign shl_ln1_fu_1493_p3 = {{shl_ln1_fu_1493_p1}, {8'd0}};

assign shl_ln2_fu_1458_p1 = dec_del_bpl_q0;

assign shl_ln2_fu_1458_p3 = {{shl_ln2_fu_1458_p1}, {8'd0}};

assign shl_ln385_1_fu_2432_p3 = {{sub_ln378_fu_2412_p2}, {2'd0}};

assign shl_ln396_1_fu_2624_p3 = {{accumd_q0}, {2'd0}};

assign shl_ln3_fu_1303_p1 = dec_al2_i;

assign shl_ln3_fu_1303_p3 = {{shl_ln3_fu_1303_p1}, {7'd0}};

assign shl_ln4_fu_1345_p1 = dec_al1_i;

assign shl_ln4_fu_1345_p3 = {{shl_ln4_fu_1345_p1}, {8'd0}};

assign shl_ln526_2_fu_1960_p3 = {{wd3_8_fu_1954_p2}, {3'd0}};

assign shl_ln539_2_fu_2291_p1 = dec_del_bph_q0;

assign shl_ln539_2_fu_2291_p3 = {{shl_ln539_2_fu_2291_p1}, {8'd0}};

assign shl_ln549_2_fu_2256_p1 = dec_del_bph_q0;

assign shl_ln549_2_fu_2256_p3 = {{shl_ln549_2_fu_2256_p1}, {8'd0}};

assign shl_ln580_2_fu_2096_p1 = dec_ah2_i;

assign shl_ln580_2_fu_2096_p3 = {{shl_ln580_2_fu_2096_p1}, {7'd0}};

assign shl_ln597_2_fu_2138_p1 = dec_ah1_i;

assign shl_ln597_2_fu_2138_p3 = {{shl_ln597_2_fu_2138_p1}, {8'd0}};

assign shl_ln5_fu_1681_p3 = {{dec_nbh_i}, {7'd0}};

assign shl_ln6_fu_2420_p3 = {{sub_ln378_fu_2412_p2}, {4'd0}};

assign shl_ln7_fu_2612_p3 = {{accumd_q0}, {4'd0}};

assign shl_ln9_fu_1181_p3 = {{wd3_fu_1175_p2}, {3'd0}};

assign shl_ln_fu_964_p3 = {{dec_nbl_i}, {7'd0}};

assign sub_ln378_fu_2412_p2 = (add_ln347_reg_2868 - add_ln371_reg_3081);

assign sub_ln396_fu_2636_p2 = ($signed(sext_ln396_fu_2620_p1) - $signed(sext_ln396_1_fu_2632_p1));

assign sub_ln511_fu_976_p2 = (zext_ln511_2_fu_972_p1 - zext_ln511_fu_960_p1);

assign sub_ln525_2_fu_1945_p2 = ($signed(4'd11) - $signed(trunc_ln522_2_reg_2961));

assign sub_ln525_2cast_fu_1950_p1 = sub_ln525_2_fu_1945_p2;

assign sub_ln525_fu_1166_p2 = ($signed(4'd9) - $signed(trunc_ln15_reg_2828));

assign sub_ln525cast_fu_1171_p1 = sub_ln525_fu_1166_p2;

assign sub_ln539_2_fu_2299_p2 = ($signed(shl_ln539_2_fu_2291_p3) - $signed(sext_ln539_2_fu_2287_p1));

assign sub_ln539_fu_1501_p2 = ($signed(shl_ln1_fu_1493_p3) - $signed(sext_ln539_fu_1489_p1));

assign sub_ln549_2_fu_2264_p2 = ($signed(shl_ln549_2_fu_2256_p3) - $signed(sext_ln549_2_fu_2252_p1));

assign sub_ln549_fu_1466_p2 = ($signed(shl_ln2_fu_1458_p3) - $signed(sext_ln549_fu_1454_p1));

assign sub_ln571_2_fu_2050_p2 = ($signed(19'd0) - $signed(sext_ln566_2_fu_2036_p1));

assign sub_ln571_fu_1257_p2 = ($signed(19'd0) - $signed(sext_ln566_fu_1243_p1));

assign sub_ln580_2_fu_2107_p2 = ($signed(sext_ln580_5_fu_2103_p1) - $signed(sext_ln479_5_reg_2994));

assign sub_ln580_fu_1314_p2 = ($signed(sext_ln580_fu_1310_p1) - $signed(sext_ln479_reg_2843));

assign sub_ln597_2_fu_2149_p2 = ($signed(sext_ln597_2_fu_2145_p1) - $signed(sext_ln477_2_reg_2989));

assign sub_ln597_fu_1356_p2 = ($signed(sext_ln597_fu_1352_p1) - $signed(sext_ln477_reg_2838));

assign sub_ln620_fu_1693_p2 = (zext_ln620_2_fu_1689_p1 - zext_ln620_fu_1677_p1);

assign tmp_16_fu_1010_p3 = sext_ln509_fu_1006_p1[32'd31];

assign tmp_17_fu_1438_p3 = sext_ln545_4_fu_1434_p1[32'd63];

assign tmp_1_fu_2056_p1 = dec_ah1_i;

assign tmp_1_fu_2056_p4 = {{tmp_1_fu_2056_p1[15:5]}};

assign tmp_20_fu_1740_p3 = sext_ln617_fu_1736_p1[32'd31];

assign tmp_21_fu_2236_p3 = sext_ln545_6_fu_2232_p1[32'd63];

assign tmp_3_fu_2069_p4 = {{sub_ln571_2_fu_2050_p2[18:7]}};

assign tmp_9_fu_1263_p1 = dec_al1_i;

assign tmp_9_fu_1263_p4 = {{tmp_9_fu_1263_p1[15:5]}};

assign tmp_s_fu_1276_p4 = {{sub_ln571_fu_1257_p2[18:7]}};

assign trunc_ln13_fu_1146_p4 = {{mul_ln346_fu_1140_p2[30:15]}};

assign trunc_ln14_fu_982_p4 = {{sub_ln511_fu_976_p2[22:7]}};

assign trunc_ln17_fu_1319_p4 = {{sub_ln580_fu_1314_p2[22:7]}};

assign trunc_ln18_fu_1361_p4 = {{sub_ln597_fu_1356_p2[24:8]}};

assign trunc_ln345_1_fu_850_p4 = {{input_r[5:2]}};

assign trunc_ln345_2_fu_1118_p4 = {{mul_ln345_fu_1112_p2[30:15]}};

assign trunc_ln345_fu_1097_p1 = add_ln344_fu_1091_p2[30:0];

assign trunc_ln364_1_fu_1931_p4 = {{mul_ln364_fu_1925_p2[28:15]}};

assign trunc_ln372_fu_2187_p1 = add_ln371_fu_2182_p2[30:0];

assign trunc_ln389_1_fu_2593_p1 = xa1_2_fu_338[45:0];

assign trunc_ln389_fu_2589_p1 = xa2_2_fu_334[45:0];

assign trunc_ln405_fu_2702_p1 = idx213_fu_346[3:0];

assign trunc_ln469_2_fu_1830_p4 = {{zl_9_fu_318[45:14]}};

assign trunc_ln509_fu_1026_p1 = select_ln513_fu_1018_p3[14:0];

assign trunc_ln567_2_fu_2328_p1 = apl2_9_fu_2321_p3[14:0];

assign trunc_ln567_fu_1530_p1 = apl2_6_fu_1523_p3[14:0];

assign trunc_ln580_2_fu_2112_p4 = {{sub_ln580_2_fu_2107_p2[22:7]}};

assign trunc_ln595_2_fu_2378_p1 = apl1_12_fu_2371_p3[15:0];

assign trunc_ln595_fu_1580_p1 = apl1_8_fu_1573_p3[15:0];

assign trunc_ln597_2_fu_2154_p4 = {{sub_ln597_2_fu_2149_p2[24:8]}};

assign trunc_ln617_fu_1756_p1 = select_ln622_fu_1748_p3[14:0];

assign trunc_ln_fu_1075_p4 = {{zl_6_fu_302[45:14]}};

assign wd1_2_fu_1780_p4 = {{select_ln624_fu_1766_p3[10:6]}};

assign wd1_fu_1050_p4 = {{select_ln515_fu_1036_p3[10:6]}};

assign wd2_2_fu_2029_p1 = dec_ah1_i;

assign wd2_2_fu_2029_p3 = {{wd2_2_fu_2029_p1}, {2'd0}};

assign wd2_fu_1236_p1 = dec_al1_i;

assign wd2_fu_1236_p3 = {{wd2_fu_1236_p1}, {2'd0}};

assign wd3_10_fu_2352_p2 = (15'd15360 - apl2_10_fu_2338_p3);

assign wd3_6_fu_1472_p4 = {{sub_ln549_fu_1466_p2[39:8]}};

assign wd3_7_fu_1554_p2 = (15'd15360 - apl2_7_fu_1540_p3);

assign wd3_8_fu_1954_p2 = ilb_table_q0 >> sub_ln525_2cast_fu_1950_p1;

assign wd3_9_fu_2270_p4 = {{sub_ln549_2_fu_2264_p2[39:8]}};

assign wd3_fu_1175_p2 = ilb_table_q0 >> sub_ln525cast_fu_1171_p1;

assign wd_fu_1699_p4 = {{sub_ln620_fu_1693_p2[22:7]}};

assign wl_code_table_address0 = zext_ln345_fu_859_p1;

assign xa1_4_fu_2606_p2 = ($signed(sext_ln395_1_fu_2602_p1) + $signed(trunc_ln389_1_fu_2593_p1));

assign xa1_5_fu_2553_p2 = ($signed(sext_ln391_2_fu_2549_p1) + $signed(xa1_2_fu_338));

assign xa1_fu_2444_p2 = ($signed(sext_ln385_fu_2428_p1) - $signed(sext_ln385_1_fu_2440_p1));

assign xa2_4_fu_2646_p2 = ($signed(sext_ln396_2_fu_2642_p1) + $signed(trunc_ln389_fu_2589_p1));

assign xa2_5_fu_2573_p2 = ($signed(sext_ln392_2_fu_2569_p1) + $signed(xa2_2_fu_334));

assign xout1 = {{xa1_4_fu_2606_p2[45:14]}};

assign xout2 = {{xa2_4_fu_2646_p2[45:14]}};

assign zext_ln335_1_fu_2739_p1 = add_ln335_1_fu_2734_p2;

assign zext_ln335_2_fu_2712_p1 = add_ln335_2_fu_2706_p2;

assign zext_ln335_fu_2503_p1 = add_ln335_fu_2497_p2;

assign zext_ln345_1_fu_1105_p1 = dec_detl_i;

assign zext_ln345_fu_859_p1 = trunc_ln345_1_fu_850_p4;

assign zext_ln346_fu_951_p1 = il;

assign zext_ln389_fu_2491_p1 = i_012_fu_342;

assign zext_ln391_fu_2514_p1 = add_ln391_fu_2508_p2;

assign zext_ln460_2_fu_1645_p1 = idx198_fu_314;

assign zext_ln460_fu_813_p1 = idx_fu_298;

assign zext_ln511_2_fu_972_p1 = shl_ln_fu_964_p3;

assign zext_ln511_fu_960_p1 = dec_nbl_i;

assign zext_ln525_2_fu_1800_p1 = wd1_2_fu_1780_p4;

assign zext_ln525_fu_1070_p1 = wd1_fu_1050_p4;

assign zext_ln537_2_fu_2011_p1 = i_18_fu_326;

assign zext_ln537_fu_1218_p1 = i_13_fu_310;

assign zext_ln543_2_fu_2000_p1 = i_18_fu_326;

assign zext_ln543_fu_1207_p1 = i_13_fu_310;

assign zext_ln595_4_fu_1564_p1 = wd3_7_fu_1554_p2;

assign zext_ln595_5_fu_2358_p1 = wd3_10_fu_2352_p2;

assign zext_ln595_6_fu_2362_p1 = wd3_10_fu_2352_p2;

assign zext_ln595_fu_1560_p1 = wd3_7_fu_1554_p2;

assign zext_ln620_2_fu_1689_p1 = shl_ln5_fu_1681_p3;

assign zext_ln620_fu_1677_p1 = dec_nbh_i;

assign zl_11_fu_884_p2 = ($signed(sext_ln466_7_fu_880_p1) + $signed(zl_6_fu_302));

assign zl_13_fu_1819_p2 = ($signed(sext_ln466_10_fu_1815_p1) + $signed(zl_9_fu_318));

endmodule //adpcm_main_decode
